Timing Analyzer report for openMSP430_fpga
Sat Apr  6 04:41:19 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'
 15. Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 24. Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 25. Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 26. Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 34. Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 35. Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 36. Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Sat Apr  6 04:41:13 2019 ;
+-----------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 50.29 MHz ; 50.29 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.114 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.344 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; FPGA_CLK1_50 ; 16.201 ; 0.000          ;
+--------------+--------+----------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------------+-------+----------------+
; Clock        ; Slack ; End Point TNS  ;
+--------------+-------+----------------+
; FPGA_CLK1_50 ; 0.926 ; 0.000          ;
+--------------+-------+----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+-------+----------------------------+
; Clock        ; Slack ; End Point TNS              ;
+--------------+-------+----------------------------+
; FPGA_CLK1_50 ; 9.485 ; 0.000                      ;
+--------------+-------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.114 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.242      ; 20.156     ;
; 0.143 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.244      ; 20.129     ;
; 0.153 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.239      ; 20.114     ;
; 0.164 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.243      ; 20.107     ;
; 0.164 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.261      ; 20.125     ;
; 0.182 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.259      ; 20.105     ;
; 0.202 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.242      ; 20.068     ;
; 0.212 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.253      ; 20.069     ;
; 0.219 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.266      ; 20.075     ;
; 0.231 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.244      ; 20.041     ;
; 0.235 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 19.701     ;
; 0.241 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.269      ; 20.056     ;
; 0.241 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.239      ; 20.026     ;
; 0.243 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.270      ; 20.055     ;
; 0.248 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.253      ; 20.033     ;
; 0.250 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.261      ; 20.039     ;
; 0.252 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.243      ; 20.019     ;
; 0.252 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.261      ; 20.037     ;
; 0.264 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 19.674     ;
; 0.264 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.261      ; 20.025     ;
; 0.270 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.259      ; 20.017     ;
; 0.274 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.095     ; 19.659     ;
; 0.285 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 19.652     ;
; 0.285 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.252      ; 19.995     ;
; 0.295 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.264      ; 19.997     ;
; 0.300 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.253      ; 19.981     ;
; 0.301 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.057     ; 19.670     ;
; 0.307 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.266      ; 19.987     ;
; 0.319 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 19.650     ;
; 0.324 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 19.620     ;
; 0.329 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.269      ; 19.968     ;
; 0.331 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.270      ; 19.967     ;
; 0.333 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 19.614     ;
; 0.336 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.253      ; 19.945     ;
; 0.337 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.253      ; 19.944     ;
; 0.338 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.261      ; 19.951     ;
; 0.346 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 19.601     ;
; 0.348 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.080     ; 19.600     ;
; 0.350 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.240      ; 19.918     ;
; 0.352 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.261      ; 19.937     ;
; 0.353 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.256      ; 19.931     ;
; 0.355 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.089     ; 19.584     ;
; 0.369 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 19.578     ;
; 0.369 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.089     ; 19.570     ;
; 0.373 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.252      ; 19.907     ;
; 0.377 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.258      ; 19.909     ;
; 0.377 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.242      ; 19.893     ;
; 0.379 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.242      ; 19.891     ;
; 0.383 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.250      ; 19.895     ;
; 0.383 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.264      ; 19.909     ;
; 0.386 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.254      ; 19.896     ;
; 0.389 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.237      ; 19.876     ;
; 0.394 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.242      ; 19.876     ;
; 0.400 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 19.542     ;
; 0.400 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.241      ; 19.869     ;
; 0.400 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.259      ; 19.887     ;
; 0.406 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 19.540     ;
; 0.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.244      ; 19.866     ;
; 0.413 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 19.525     ;
; 0.416 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.239      ; 19.851     ;
; 0.418 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.257      ; 19.867     ;
; 0.423 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.244      ; 19.849     ;
; 0.425 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.246      ; 19.849     ;
; 0.425 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.253      ; 19.856     ;
; 0.427 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.243      ; 19.844     ;
; 0.427 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.261      ; 19.862     ;
; 0.433 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.239      ; 19.834     ;
; 0.441 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.256      ; 19.843     ;
; 0.442 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.088     ; 19.498     ;
; 0.444 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.243      ; 19.827     ;
; 0.444 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.261      ; 19.845     ;
; 0.445 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.259      ; 19.842     ;
; 0.448 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.251      ; 19.831     ;
; 0.451 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 19.494     ;
; 0.452 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.093     ; 19.483     ;
; 0.455 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.264      ; 19.837     ;
; 0.462 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.259      ; 19.825     ;
; 0.463 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.089     ; 19.476     ;
; 0.463 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.071     ; 19.494     ;
; 0.465 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.258      ; 19.821     ;
; 0.471 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.250      ; 19.807     ;
; 0.474 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 19.489     ;
; 0.474 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.254      ; 19.808     ;
; 0.475 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.253      ; 19.806     ;
; 0.476 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.225      ; 19.777     ;
; 0.477 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.267      ; 19.818     ;
; 0.479 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.268      ; 19.817     ;
; 0.480 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 19.467     ;
; 0.481 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 19.474     ;
; 0.482 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 19.454     ;
; 0.482 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.266      ; 19.812     ;
; 0.483 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.238      ; 19.783     ;
; 0.484 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.251      ; 19.795     ;
; 0.486 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.259      ; 19.801     ;
; 0.486 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.259      ; 19.801     ;
; 0.490 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 19.452     ;
; 0.491 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.096     ; 19.441     ;
; 0.492 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.240      ; 19.776     ;
; 0.492 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.253      ; 19.789     ;
; 0.495 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.260      ; 19.793     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.344 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; reset_dly_chain[6]                                                                                                       ; reset_dly_chain[5]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; omsp_timerA:timerA_0|tacctl0[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[7]                                                                                                       ; reset_dly_chain[6]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; reset_dly_chain[5]                                                                                                       ; reset_dly_chain[4]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.598      ;
; 0.379 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.600      ;
; 0.386 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.605      ;
; 0.391 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                                        ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.610      ;
; 0.393 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.612      ;
; 0.398 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.617      ;
; 0.398 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.617      ;
; 0.398 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.617      ;
; 0.445 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                              ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.664      ;
; 0.478 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_sync                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.698      ;
; 0.481 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.700      ;
; 0.486 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.705      ;
; 0.498 ; omsp_timerA:timerA_0|tacctl2[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.717      ;
; 0.504 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.723      ;
; 0.505 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.724      ;
; 0.507 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.725      ;
; 0.510 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.729      ;
; 0.516 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.737      ;
; 0.520 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.739      ;
; 0.523 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.742      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.713      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.715      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.713      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.201 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.711      ;
; 16.207 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.709      ;
; 16.207 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.709      ;
; 16.207 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.709      ;
; 16.207 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.709      ;
; 16.207 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.709      ;
; 16.207 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.709      ;
; 16.207 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.709      ;
; 16.207 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.709      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.714      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.714      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.714      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.714      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.714      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 3.711      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 3.711      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 3.711      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.714      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.714      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.709      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.709      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 3.711      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 3.711      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.075     ; 3.712      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.709      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 3.711      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.714      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.717      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.717      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.717      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.717      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.717      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.717      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.717      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.714      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.717      ;
; 16.208 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.717      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.145      ;
; 1.532 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.766      ;
; 1.532 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.766      ;
; 1.713 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.924      ;
; 1.713 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.924      ;
; 1.713 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.924      ;
; 1.713 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.924      ;
; 1.713 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.924      ;
; 1.713 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.924      ;
; 1.713 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.924      ;
; 1.713 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.924      ;
; 1.713 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.924      ;
; 1.933 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 2.134      ;
; 1.933 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 2.134      ;
; 2.270 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 2.500      ;
; 2.270 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 2.500      ;
; 2.390 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 2.605      ;
; 2.390 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 2.605      ;
; 2.487 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[7]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.468      ; 3.112      ;
; 2.498 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[10]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.437      ; 3.092      ;
; 2.498 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.437      ; 3.092      ;
; 2.498 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[15]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.437      ; 3.092      ;
; 2.498 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.437      ; 3.092      ;
; 2.498 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[11]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.437      ; 3.092      ;
; 2.498 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[8]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.437      ; 3.092      ;
; 2.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[5]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.456      ; 3.114      ;
; 2.501 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.456      ; 3.114      ;
; 2.506 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.431      ; 3.094      ;
; 2.506 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.431      ; 3.094      ;
; 2.508 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.434      ; 3.099      ;
; 2.508 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.434      ; 3.099      ;
; 2.513 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[15]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.423      ; 3.093      ;
; 2.518 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[3]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.431      ; 3.106      ;
; 2.518 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.431      ; 3.106      ;
; 2.532 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.404      ; 3.093      ;
; 2.532 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.416      ; 3.105      ;
; 2.532 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.416      ; 3.105      ;
; 2.532 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.406      ; 3.095      ;
; 2.537 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.403      ; 3.097      ;
; 2.537 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.403      ; 3.097      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|sync_stage[0]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.104      ; 3.107      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.846 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 3.105      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 3.107      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 3.107      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 3.107      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 3.107      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 3.107      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 3.107      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 3.107      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 3.107      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 3.107      ;
; 2.847 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.103      ; 3.107      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[11]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[12]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[13]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[10]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[9]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[0]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 3.089      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[4]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[5]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[7]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[8]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[6]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.088      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[3]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.093      ; 3.098      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[2]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 3.089      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[1]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 3.089      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[0]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 3.089      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 3.089      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.093      ; 3.098      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.109      ; 3.114      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.109      ; 3.114      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[17] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.848 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.106      ; 3.111      ;
; 2.849 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[2]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.093      ; 3.099      ;
; 2.849 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.089      ;
; 2.849 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.093      ; 3.099      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.273 ns




+---------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                 ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 56.02 MHz ; 56.02 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 2.148 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.299 ; 0.000         ;
+--------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 16.623 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.834 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+-------+---------------------------+
; Clock        ; Slack ; End Point TNS             ;
+--------------+-------+---------------------------+
; FPGA_CLK1_50 ; 9.485 ; 0.000                     ;
+--------------+-------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.148 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.212      ; 18.084     ;
; 2.173 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.214      ; 18.061     ;
; 2.173 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.229      ; 18.076     ;
; 2.176 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.227      ; 18.071     ;
; 2.177 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 18.051     ;
; 2.192 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.212      ; 18.040     ;
; 2.208 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.213      ; 18.025     ;
; 2.217 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.214      ; 18.017     ;
; 2.217 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.229      ; 18.032     ;
; 2.220 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.227      ; 18.027     ;
; 2.221 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 18.007     ;
; 2.228 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.223      ; 18.015     ;
; 2.249 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.233      ; 18.004     ;
; 2.252 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.213      ; 17.981     ;
; 2.256 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.235      ; 17.999     ;
; 2.268 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.237      ; 17.989     ;
; 2.272 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.223      ; 17.971     ;
; 2.273 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.222      ; 17.969     ;
; 2.281 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.228      ; 17.967     ;
; 2.283 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.228      ; 17.965     ;
; 2.284 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.222      ; 17.958     ;
; 2.293 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.233      ; 17.960     ;
; 2.300 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.235      ; 17.955     ;
; 2.303 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.088     ; 17.629     ;
; 2.305 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.231      ; 17.946     ;
; 2.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.237      ; 17.945     ;
; 2.317 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.222      ; 17.925     ;
; 2.325 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.228      ; 17.923     ;
; 2.327 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.228      ; 17.921     ;
; 2.328 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 17.606     ;
; 2.328 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.222      ; 17.914     ;
; 2.332 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 17.596     ;
; 2.342 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.057     ; 17.621     ;
; 2.345 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 17.616     ;
; 2.349 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.231      ; 17.902     ;
; 2.351 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 17.878     ;
; 2.353 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.222      ; 17.889     ;
; 2.363 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.087     ; 17.570     ;
; 2.364 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.212      ; 17.868     ;
; 2.368 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.225      ; 17.877     ;
; 2.376 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.211      ; 17.855     ;
; 2.376 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.226      ; 17.870     ;
; 2.379 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.224      ; 17.865     ;
; 2.380 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.205      ; 17.845     ;
; 2.381 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.225      ; 17.864     ;
; 2.383 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.077     ; 17.560     ;
; 2.385 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.221      ; 17.856     ;
; 2.389 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.214      ; 17.845     ;
; 2.389 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.229      ; 17.860     ;
; 2.390 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 17.549     ;
; 2.392 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.227      ; 17.855     ;
; 2.393 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 17.835     ;
; 2.397 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 17.544     ;
; 2.397 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.222      ; 17.845     ;
; 2.398 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.219      ; 17.841     ;
; 2.403 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.212      ; 17.829     ;
; 2.409 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.077     ; 17.534     ;
; 2.411 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.210      ; 17.819     ;
; 2.412 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.225      ; 17.833     ;
; 2.419 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 17.515     ;
; 2.421 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.215      ; 17.814     ;
; 2.422 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 17.512     ;
; 2.424 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.086     ; 17.510     ;
; 2.424 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.213      ; 17.809     ;
; 2.425 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.225      ; 17.820     ;
; 2.428 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 17.514     ;
; 2.428 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.214      ; 17.806     ;
; 2.428 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.229      ; 17.821     ;
; 2.429 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.221      ; 17.812     ;
; 2.431 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.227      ; 17.816     ;
; 2.431 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.220      ; 17.809     ;
; 2.432 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 17.796     ;
; 2.439 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 17.503     ;
; 2.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.219      ; 17.797     ;
; 2.444 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 17.492     ;
; 2.444 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 17.507     ;
; 2.444 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.223      ; 17.799     ;
; 2.446 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 17.491     ;
; 2.447 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.071     ; 17.502     ;
; 2.448 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 17.482     ;
; 2.452 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.227      ; 17.795     ;
; 2.452 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.230      ; 17.798     ;
; 2.459 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.232      ; 17.793     ;
; 2.463 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.213      ; 17.770     ;
; 2.465 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.233      ; 17.788     ;
; 2.465 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.215      ; 17.770     ;
; 2.470 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.225      ; 17.775     ;
; 2.471 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.234      ; 17.783     ;
; 2.472 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.235      ; 17.783     ;
; 2.476 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.219      ; 17.763     ;
; 2.479 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.085     ; 17.456     ;
; 2.479 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 17.749     ;
; 2.483 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.223      ; 17.760     ;
; 2.484 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.225      ; 17.761     ;
; 2.484 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.237      ; 17.773     ;
; 2.486 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.080     ; 17.454     ;
; 2.486 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.225      ; 17.759     ;
; 2.487 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.219      ; 17.752     ;
; 2.489 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.222      ; 17.753     ;
; 2.493 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.222      ; 17.749     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.299 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 0.511      ;
; 0.301 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.335 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.537      ;
; 0.339 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; omsp_timerA:timerA_0|tacctl0[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[6]                                                                                                       ; reset_dly_chain[5]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[7]                                                                                                       ; reset_dly_chain[6]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reset_dly_chain[5]                                                                                                       ; reset_dly_chain[4]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.543      ;
; 0.348 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                                        ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.546      ;
; 0.348 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.547      ;
; 0.350 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.549      ;
; 0.353 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.552      ;
; 0.353 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.552      ;
; 0.355 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.555      ;
; 0.404 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                              ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.603      ;
; 0.431 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_sync                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.631      ;
; 0.433 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.633      ;
; 0.434 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.633      ;
; 0.438 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.637      ;
; 0.446 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.645      ;
; 0.447 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.646      ;
; 0.449 ; omsp_timerA:timerA_0|tacctl2[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.648      ;
; 0.465 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.665      ;
; 0.470 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.669      ;
; 0.471 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.670      ;
; 0.472 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.671      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 16.623 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.300      ;
; 16.623 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.300      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.298      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.298      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.298      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.298      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.298      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.069     ; 3.302      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.298      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.298      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.298      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.298      ;
; 16.624 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 3.298      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 3.305      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 3.299      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 3.299      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 3.299      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 3.299      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 3.299      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 3.299      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 3.299      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 3.302      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 3.306      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 3.306      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 3.306      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 3.306      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 3.306      ;
; 16.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 3.306      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.032      ;
; 0.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.032      ;
; 0.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.032      ;
; 0.834 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 1.032      ;
; 1.395 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 1.607      ;
; 1.395 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 1.607      ;
; 1.547 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.739      ;
; 1.547 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.739      ;
; 1.547 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.739      ;
; 1.547 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.739      ;
; 1.547 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.739      ;
; 1.547 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.739      ;
; 1.547 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.739      ;
; 1.547 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.739      ;
; 1.547 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.739      ;
; 1.785 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.039      ; 1.968      ;
; 1.785 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.039      ; 1.968      ;
; 2.043 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.251      ;
; 2.043 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.251      ;
; 2.191 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.387      ;
; 2.191 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.387      ;
; 2.239 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[7]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.419      ; 2.802      ;
; 2.249 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[10]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.388      ; 2.781      ;
; 2.249 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.388      ; 2.781      ;
; 2.249 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[15]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.388      ; 2.781      ;
; 2.249 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.388      ; 2.781      ;
; 2.249 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[11]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.388      ; 2.781      ;
; 2.249 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[8]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.388      ; 2.781      ;
; 2.250 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[5]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.410      ; 2.804      ;
; 2.250 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.410      ; 2.804      ;
; 2.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.390      ; 2.788      ;
; 2.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.390      ; 2.788      ;
; 2.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.386      ; 2.784      ;
; 2.254 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.386      ; 2.784      ;
; 2.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[15]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 2.783      ;
; 2.267 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[3]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.385      ; 2.796      ;
; 2.267 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.385      ; 2.796      ;
; 2.279 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.361      ; 2.784      ;
; 2.280 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.359      ; 2.783      ;
; 2.282 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.370      ; 2.796      ;
; 2.282 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.370      ; 2.796      ;
; 2.285 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.358      ; 2.787      ;
; 2.285 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.358      ; 2.787      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[7]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[8]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[1]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[2]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[3]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[4]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[5]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[6]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[9]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[10]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[11]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[12]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[14]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[15]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.783      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 2.778      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.100      ; 2.802      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.100      ; 2.802      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[17] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.558 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.799      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[2]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 2.788      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 2.779      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 2.788      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 2.788      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 2.788      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 2.788      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT1                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 2.788      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[5]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 2.785      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[5]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.774      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[5]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.774      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[13]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.784      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[13]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.784      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[9]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.784      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[9]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.774      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[9]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.784      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[7]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.784      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[7]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 2.785      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[7]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.774      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[7]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.784      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[6]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.774      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[6]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.774      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[6]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 2.785      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[6]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.081      ; 2.784      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[6]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 2.776      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[3]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.774      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[3]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 2.785      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[3]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 2.785      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[0]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.774      ;
; 2.559 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[0]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.082      ; 2.785      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.765 ns




+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 8.657 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.179 ; 0.000         ;
+--------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 17.716 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.507 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+-------+---------------------------+
; Clock        ; Slack ; End Point TNS             ;
+--------------+-------+---------------------------+
; FPGA_CLK1_50 ; 9.206 ; 0.000                     ;
+--------------+-------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 8.657 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.486     ;
; 8.675 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.147      ; 11.481     ;
; 8.678 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.467     ;
; 8.678 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.145      ; 11.476     ;
; 8.701 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.438     ;
; 8.701 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.442     ;
; 8.719 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.147      ; 11.437     ;
; 8.722 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.423     ;
; 8.722 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.145      ; 11.432     ;
; 8.723 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.135      ; 11.421     ;
; 8.725 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.142      ; 11.426     ;
; 8.730 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.420     ;
; 8.730 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.153      ; 11.432     ;
; 8.735 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.415     ;
; 8.745 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.394     ;
; 8.749 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.149      ; 11.409     ;
; 8.760 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.151      ; 11.400     ;
; 8.761 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.145      ; 11.393     ;
; 8.762 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.144      ; 11.391     ;
; 8.767 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.135      ; 11.377     ;
; 8.769 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.142      ; 11.382     ;
; 8.774 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.376     ;
; 8.774 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.153      ; 11.388     ;
; 8.778 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.365     ;
; 8.779 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.371     ;
; 8.782 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.361     ;
; 8.784 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.140      ; 11.365     ;
; 8.793 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.149      ; 11.365     ;
; 8.796 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.147      ; 11.360     ;
; 8.798 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.147      ; 11.358     ;
; 8.798 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.131      ; 11.342     ;
; 8.799 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.346     ;
; 8.799 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.145      ; 11.355     ;
; 8.800 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.147      ; 11.356     ;
; 8.803 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.342     ;
; 8.803 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.145      ; 11.351     ;
; 8.804 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.151      ; 11.356     ;
; 8.805 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.145      ; 11.349     ;
; 8.806 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.340     ;
; 8.806 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.144      ; 11.347     ;
; 8.816 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.144      ; 11.337     ;
; 8.818 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.143      ; 11.334     ;
; 8.819 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.323     ;
; 8.819 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.142      ; 11.332     ;
; 8.820 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.132      ; 11.321     ;
; 8.822 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.317     ;
; 8.826 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.142      ; 11.325     ;
; 8.826 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.313     ;
; 8.828 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.140      ; 11.321     ;
; 8.833 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.313     ;
; 8.842 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.147      ; 11.314     ;
; 8.842 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.127      ; 11.294     ;
; 8.844 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.135      ; 11.300     ;
; 8.846 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.142      ; 11.305     ;
; 8.848 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.135      ; 11.296     ;
; 8.850 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.296     ;
; 8.850 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.142      ; 11.301     ;
; 8.851 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.299     ;
; 8.851 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.153      ; 11.311     ;
; 8.855 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.295     ;
; 8.855 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.153      ; 11.307     ;
; 8.856 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.294     ;
; 8.860 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.290     ;
; 8.862 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.143      ; 11.290     ;
; 8.864 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.132      ; 11.277     ;
; 8.864 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.132      ; 11.277     ;
; 8.866 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.139      ; 11.282     ;
; 8.870 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.149      ; 11.288     ;
; 8.870 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.142      ; 11.281     ;
; 8.871 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.138      ; 11.276     ;
; 8.871 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.150      ; 11.288     ;
; 8.874 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.149      ; 11.284     ;
; 8.876 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.140      ; 11.273     ;
; 8.876 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.138      ; 11.271     ;
; 8.877 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]     ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.122      ; 11.254     ;
; 8.877 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.269     ;
; 8.881 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.151      ; 11.279     ;
; 8.882 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.145      ; 11.272     ;
; 8.883 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.131      ; 11.257     ;
; 8.883 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.144      ; 11.270     ;
; 8.885 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.140      ; 11.264     ;
; 8.885 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.151      ; 11.275     ;
; 8.886 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.145      ; 11.268     ;
; 8.887 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.144      ; 11.266     ;
; 8.890 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.146      ; 11.265     ;
; 8.895 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]     ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.135      ; 11.249     ;
; 8.896 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.142      ; 11.255     ;
; 8.898 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]     ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.124      ; 11.235     ;
; 8.898 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]     ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.244     ;
; 8.901 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.144      ; 11.252     ;
; 8.901 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.148      ; 11.256     ;
; 8.902 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.142      ; 11.249     ;
; 8.903 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.247     ;
; 8.904 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.238     ;
; 8.904 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.142      ; 11.247     ;
; 8.905 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.140      ; 11.244     ;
; 8.909 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.140      ; 11.240     ;
; 8.910 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.229     ;
; 8.919 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.147      ; 11.237     ;
; 8.920 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.140      ; 11.229     ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.179 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[6]                                                                                                       ; reset_dly_chain[5]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[7]                                                                                                       ; reset_dly_chain[6]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; reset_dly_chain[5]                                                                                                       ; reset_dly_chain[4]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; omsp_timerA:timerA_0|tacctl0[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.319      ;
; 0.202 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                                        ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.329      ;
; 0.215 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.335      ;
; 0.215 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.335      ;
; 0.233 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                              ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.354      ;
; 0.252 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_sync                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.375      ;
; 0.258 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.378      ;
; 0.261 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.382      ;
; 0.264 ; omsp_timerA:timerA_0|tacctl2[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[0]         ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.391      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.047     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 2.226      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 2.226      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 2.224      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.718 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.227      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.222      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.222      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.037     ; 2.227      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.222      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.222      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.222      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.222      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.033     ; 2.231      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.222      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.222      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.034     ; 2.230      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.039     ; 2.225      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.222      ;
; 17.723 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.042     ; 2.222      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.627      ;
; 0.828 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 0.960      ;
; 0.828 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 0.960      ;
; 0.933 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.047      ;
; 0.933 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.047      ;
; 0.933 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.047      ;
; 0.933 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.047      ;
; 0.933 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.047      ;
; 0.933 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.047      ;
; 0.933 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.047      ;
; 0.933 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.047      ;
; 0.933 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.047      ;
; 1.070 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.021      ; 1.175      ;
; 1.070 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.021      ; 1.175      ;
; 1.279 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.409      ;
; 1.279 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.409      ;
; 1.303 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 1.422      ;
; 1.303 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 1.422      ;
; 1.452 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[7]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.262      ; 1.798      ;
; 1.459 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.246      ; 1.789      ;
; 1.459 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.246      ; 1.789      ;
; 1.461 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[10]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[15]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[11]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.784      ;
; 1.461 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[8]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.784      ;
; 1.462 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[5]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.255      ; 1.801      ;
; 1.462 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.255      ; 1.801      ;
; 1.462 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[15]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.238      ; 1.784      ;
; 1.464 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.787      ;
; 1.464 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.787      ;
; 1.472 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[3]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.795      ;
; 1.472 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.795      ;
; 1.477 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.225      ; 1.786      ;
; 1.477 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.226      ; 1.787      ;
; 1.479 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.232      ; 1.795      ;
; 1.479 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.232      ; 1.795      ;
; 1.480 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.225      ; 1.789      ;
; 1.480 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.225      ; 1.789      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.789      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.789      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.789      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.789      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.789      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 1.799      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 1.799      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[17] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.643 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 1.796      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[2]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.789      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.783      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT1                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.789      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[5]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[13]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[13]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[15]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.784      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[9]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[9]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[7]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[7]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[7]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[6]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[6]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[3]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[3]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.786      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[7]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[8]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[1]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[2]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[3]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[4]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[5]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[6]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[9]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[10]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[11]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[12]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|taccr0[14]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 1.785      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.338 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.114 ; 0.179 ; 16.201   ; 0.507   ; 9.206               ;
;  FPGA_CLK1_50    ; 0.114 ; 0.179 ; 16.201   ; 0.507   ; 9.206               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50    ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OUT_PLL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Recovery Transfers                                                      ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 994      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Removal Transfers                                                       ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 994      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------+
; Clock Status Summary                             ;
+--------------+--------------+------+-------------+
; Target       ; Clock        ; Type ; Status      ;
+--------------+--------------+------+-------------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; Base ; Constrained ;
+--------------+--------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr  6 04:41:12 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332174): Ignored filter at design.sdc(10): FPGA_CLK2_50 could not be matched with a port File: /home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
Warning (332049): Ignored create_clock at design.sdc(10): Argument <targets> is an empty collection File: /home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK2_50] File: /home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
Warning (332174): Ignored filter at design.sdc(11): FPGA_CLK3_50 could not be matched with a port File: /home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
Warning (332049): Ignored create_clock at design.sdc(11): Argument <targets> is an empty collection File: /home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK3_50] File: /home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.114               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 16.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.201               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.926               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.485               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.273 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.148               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 16.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.623               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.834
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.834               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.485               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.765 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.657               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 17.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.716               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.507               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.206               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.338 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 845 megabytes
    Info: Processing ended: Sat Apr  6 04:41:19 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


