\hypertarget{union__hw__dma__erq}{}\section{\+\_\+hw\+\_\+dma\+\_\+erq Union Reference}
\label{union__hw__dma__erq}\index{\+\_\+hw\+\_\+dma\+\_\+erq@{\+\_\+hw\+\_\+dma\+\_\+erq}}


H\+W\+\_\+\+D\+M\+A\+\_\+\+E\+RQ -\/ Enable Request Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dma.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__dma__erq_1_1__hw__dma__erq__bitfields}{\+\_\+hw\+\_\+dma\+\_\+erq\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__dma__erq_add0056fa09f81027fbb240f06f816bb5}{}\label{union__hw__dma__erq_add0056fa09f81027fbb240f06f816bb5}

\item 
struct \hyperlink{struct__hw__dma__erq_1_1__hw__dma__erq__bitfields}{\+\_\+hw\+\_\+dma\+\_\+erq\+::\+\_\+hw\+\_\+dma\+\_\+erq\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__dma__erq_a9ac08a75eb0fd6048283e3e69e5f6559}{}\label{union__hw__dma__erq_a9ac08a75eb0fd6048283e3e69e5f6559}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+D\+M\+A\+\_\+\+E\+RQ -\/ Enable Request Register (RW) 

Reset value\+: 0x00000000U

The E\+RQ register provides a bit map for the 16 implemented channels to enable the request signal for each channel. The state of any given channel enable is directly affected by writes to this register; it is also affected by writes to the S\+E\+RQ and C\+E\+RQ. The \{S,C\}E\+RQ registers are provided so the request enable for a single channel can easily be modified without needing to perform a read-\/modify-\/write sequence to the E\+RQ. D\+MA request input signals and this enable request flag must be asserted before a channel\textquotesingle{}s hardware service request is accepted. The state of the D\+MA enable request flag does not affect a channel service request made explicitly through software or a linked channel request. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
