INFO-FLOW: Workspace C:/Users/leolo/Project/SOC/UserDMA/solution1 opened at Sat May 11 22:35:26 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-2 
Execute       create_platform xc7z020clg400-2 -board  
DBG:HLSDevice: Trying to load device library: X:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: X:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
Command       create_platform done; 0.372 sec.
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.457 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.485 sec.
Execute   set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
Execute     create_platform xc7z020clg400-2 -board  
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 978.645 MB.
INFO: [HLS 200-10] Analyzing design file 'UserDMA/userdma.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling UserDMA/userdma.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang UserDMA/userdma.cpp -foptimization-record-file=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot X:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp -hls-platform-db-name=X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.cpp.clang.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.cpp.clang.err.log 
Command       ap_eval done; 1.077 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.1 seconds per iteration
Execute       set_directive_top userdma -name=userdma 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp -hls-platform-db-name=X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/clang.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.57 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.834 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.415 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.429 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.533 sec.
Execute         source X:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.616 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.697 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (UserDMA/userdma.cpp:203:53)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (UserDMA/userdma.cpp:204:61)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (UserDMA/userdma.cpp:206:51)
Execute       send_msg_by_id WARNING @200-471@%s%s 3 UserDMA/userdma.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file UserDMA/userdma.cpp
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.bc -hls-platform-db-name=X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp.clang.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.542 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.421 seconds; current allocated memory: 1.084 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.g.bc"  
Execute         ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.g.bc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.206 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.207 sec.
Execute       run_link_or_opt -opt -out C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.628 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.629 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed X:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc X:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed X:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc X:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.948 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.949 sec.
Execute       run_link_or_opt -opt -out C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=userdma -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=userdma -reflow-float-conversion -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.565 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.566 sec.
Execute       run_link_or_opt -out C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed X:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed X:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=userdma 
Execute         ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=userdma -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=userdma -mllvm -hls-db-dir -mllvm C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.541 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<7, false>::ap_range_ref(ap_int_base<7, false>*, int, int)' into 'ap_int_base<7, false>::range(int, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::range(int, int)' into 'ap_int_base<7, false>::operator()(int, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<7, false>::get() const' into 'ap_int_base<7, false>::ap_int_base<7, false>(ap_range_ref<7, false> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<7, false>(ap_range_ref<7, false> const&)' into 'bool operator!=<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:961)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:991)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:994)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<7, false>(ap_range_ref<7, false> const&)' into 'bool operator==<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:145)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:175)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:178)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::minus operator-<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::minus operator-<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::minus operator-<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::minus operator-<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::minus operator-<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::minus operator-<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<34, true>(int, ap_int_base<34, true> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1657)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator==<34, true>(ap_int_base<34, true> const&) const' into 'bool operator==<34, true>(int, ap_int_base<34, true> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1695)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, false>::operator++(int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::operator++(int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<32, false>::operator++(int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:44:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator<<32, false>(ap_int_base<32, false> const&) const' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:75:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator++(int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:70:6)
INFO: [HLS 214-131] Inlining function 'bool operator==<34, true>(int, ap_int_base<34, true> const&)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:64:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::minus operator-<32, false>(ap_int_base<32, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'bool operator!=<7, false>(ap_range_ref<7, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:61:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::operator()(int, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:61:41)
INFO: [HLS 214-131] Inlining function 'bool operator==<34, true>(int, ap_int_base<34, true> const&)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::minus operator-<32, false>(ap_int_base<32, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:61:35)
INFO: [HLS 214-131] Inlining function 'bool operator==<7, false>(ap_range_ref<7, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:58:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::operator()(int, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:58:23)
INFO: [HLS 214-131] Inlining function 'bool operator!=<32, false>(ap_int_base<32, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:58:16)
INFO: [HLS 214-131] Inlining function 'bool operator!=<7, false>(ap_range_ref<7, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:56:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::operator()(int, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:56:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<32, false>(ap_int_base<32, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:56:16)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int<1>(ap_uint<1> const&)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:51:35)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32>(ap_uint<32> const&)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:51:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:50:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:10:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, false>(ap_int_base<32, false> const&, int)' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:36:26)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:31:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:29:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32>(ap_int<32> const&)' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:26:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:16:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:12:6)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<7, true>::ap_range_ref(ap_int_base<7, true>*, int, int)' into 'ap_int_base<7, true>::range(int, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, true>::range(int, int)' into 'ap_int_base<7, true>::operator()(int, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base(int)' into 'ap_range_ref<7, true>::operator=(int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:391:102)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:93:6)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<7, true>::operator=(int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:119:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, true>::operator()(int, int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:119:7)
INFO: [HLS 214-131] Inlining function 'bool operator==<34, true>(int, ap_int_base<34, true> const&)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:118:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::minus operator-<32, false>(ap_int_base<32, false> const&, int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:118:40)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<7, true>::operator=(int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:116:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, true>::operator()(int, int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:116:7)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int(int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:113:22)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int(int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:111:22)
INFO: [HLS 214-131] Inlining function 'ap_int<7>::ap_int(int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:109:21)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32>(ap_uint<32> const&)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:108:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:142:10)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:158:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:157:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:155:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:154:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<7>::ap_uint<7>(ap_int<7> const&)' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:153:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32>(ap_int<32> const&)' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:152:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inbuf' with compact=bit mode in 33-bits (UserDMA/userdma.cpp:198:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outbuf' with compact=bit mode in 40-bits (UserDMA/userdma.cpp:200:37)
INFO: [HLS 214-241] Aggregating maxi variable 'm2sbuf' with compact=none mode in 32-bits (UserDMA/userdma.cpp:177:0)
INFO: [HLS 214-241] Aggregating maxi variable 's2mbuf' with compact=none mode in 32-bits (UserDMA/userdma.cpp:177:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_23_2'(UserDMA/userdma.cpp:23:22) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (UserDMA/userdma.cpp:23:22)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_106_2'(UserDMA/userdma.cpp:106:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (UserDMA/userdma.cpp:106:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i33.s_struct.datas.1' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.datas' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<1>s.i1' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<7>s.i7' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int_base<32, true>s' into '_llvm.fpga.unpack.bits.s_struct.datas.i33.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.datas.i33.1' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.out_datas' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i40.s_struct.out_datas.1' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<32>ss_struct.ap_uint<7>ss_struct.ap_int<1>ss' into '_llvm.fpga.unpack.bits.s_struct.out_datas.i40.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.out_datas.i40.1' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_int<1>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint<7>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.277 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.084 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top userdma -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.0.bc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.428 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.1.bc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.084 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.g.1.bc to C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.o.1.bc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'userdma' (UserDMA/userdma.cpp:199:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'userdma' (UserDMA/userdma.cpp:199:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'getinstream'
	 'streamtoparallelwithburst'
	 'paralleltostreamwithburst'
	 'sendoutstream'.
Command         transform done; 0.123 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (UserDMA/userdma.cpp:106:32) in function 'paralleltostreamwithburst'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (UserDMA/userdma.cpp:43:11) to (UserDMA/userdma.cpp:71:10) in function 'getinstream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.084 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.o.2.bc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_1' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'streamtoparallelwithburst' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_147_1' (UserDMA/userdma.cpp:140:17) in function 'sendoutstream' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_1' (UserDMA/userdma.cpp:99:18) in function 'paralleltostreamwithburst' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-1450] Process getinstream has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Command         transform done; 0.181 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.084 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.941 sec.
Command     elaborate done; 11.653 sec.
Execute     ap_eval exec zip -j C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.147 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'userdma' ...
Execute       ap_set_top_model userdma 
Execute       get_model_list userdma -filter all-wo-channel -topdown 
Execute       preproc_iomode -model userdma 
Execute       preproc_iomode -model sendoutstream 
Execute       preproc_iomode -model sendoutstream_Pipeline_VITIS_LOOP_149_2 
Execute       preproc_iomode -model paralleltostreamwithburst 
Execute       preproc_iomode -model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
Execute       preproc_iomode -model streamtoparallelwithburst 
Execute       preproc_iomode -model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
Execute       preproc_iomode -model getinstream 
Execute       preproc_iomode -model getinstream_Pipeline_VITIS_LOOP_48_1 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list userdma -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc getinstream_Pipeline_VITIS_LOOP_48_1 getinstream streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 streamtoparallelwithburst paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 paralleltostreamwithburst sendoutstream_Pipeline_VITIS_LOOP_149_2 sendoutstream userdma
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : getinstream_Pipeline_VITIS_LOOP_48_1 ...
Execute       set_default_model getinstream_Pipeline_VITIS_LOOP_48_1 
Execute       apply_spec_resource_limit getinstream_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : getinstream ...
Execute       set_default_model getinstream 
Execute       apply_spec_resource_limit getinstream 
INFO-FLOW: Configuring Module : streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 ...
Execute       set_default_model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
Execute       apply_spec_resource_limit streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
INFO-FLOW: Configuring Module : streamtoparallelwithburst ...
Execute       set_default_model streamtoparallelwithburst 
Execute       apply_spec_resource_limit streamtoparallelwithburst 
INFO-FLOW: Configuring Module : paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 ...
Execute       set_default_model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
Execute       apply_spec_resource_limit paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
INFO-FLOW: Configuring Module : paralleltostreamwithburst ...
Execute       set_default_model paralleltostreamwithburst 
Execute       apply_spec_resource_limit paralleltostreamwithburst 
INFO-FLOW: Configuring Module : sendoutstream_Pipeline_VITIS_LOOP_149_2 ...
Execute       set_default_model sendoutstream_Pipeline_VITIS_LOOP_149_2 
Execute       apply_spec_resource_limit sendoutstream_Pipeline_VITIS_LOOP_149_2 
INFO-FLOW: Configuring Module : sendoutstream ...
Execute       set_default_model sendoutstream 
Execute       apply_spec_resource_limit sendoutstream 
INFO-FLOW: Configuring Module : userdma ...
Execute       set_default_model userdma 
Execute       apply_spec_resource_limit userdma 
INFO-FLOW: Model list for preprocess: entry_proc getinstream_Pipeline_VITIS_LOOP_48_1 getinstream streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 streamtoparallelwithburst paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 paralleltostreamwithburst sendoutstream_Pipeline_VITIS_LOOP_149_2 sendoutstream userdma
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: getinstream_Pipeline_VITIS_LOOP_48_1 ...
Execute       set_default_model getinstream_Pipeline_VITIS_LOOP_48_1 
Execute       cdfg_preprocess -model getinstream_Pipeline_VITIS_LOOP_48_1 
Execute       rtl_gen_preprocess getinstream_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: getinstream ...
Execute       set_default_model getinstream 
Execute       cdfg_preprocess -model getinstream 
Execute       rtl_gen_preprocess getinstream 
INFO-FLOW: Preprocessing Module: streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 ...
Execute       set_default_model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
Execute       cdfg_preprocess -model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
Execute       rtl_gen_preprocess streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
INFO-FLOW: Preprocessing Module: streamtoparallelwithburst ...
Execute       set_default_model streamtoparallelwithburst 
Execute       cdfg_preprocess -model streamtoparallelwithburst 
Execute       rtl_gen_preprocess streamtoparallelwithburst 
INFO-FLOW: Preprocessing Module: paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 ...
Execute       set_default_model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
Execute       cdfg_preprocess -model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
Execute       rtl_gen_preprocess paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
INFO-FLOW: Preprocessing Module: paralleltostreamwithburst ...
Execute       set_default_model paralleltostreamwithburst 
Execute       cdfg_preprocess -model paralleltostreamwithburst 
Execute       rtl_gen_preprocess paralleltostreamwithburst 
INFO-FLOW: Preprocessing Module: sendoutstream_Pipeline_VITIS_LOOP_149_2 ...
Execute       set_default_model sendoutstream_Pipeline_VITIS_LOOP_149_2 
Execute       cdfg_preprocess -model sendoutstream_Pipeline_VITIS_LOOP_149_2 
Execute       rtl_gen_preprocess sendoutstream_Pipeline_VITIS_LOOP_149_2 
INFO-FLOW: Preprocessing Module: sendoutstream ...
Execute       set_default_model sendoutstream 
Execute       cdfg_preprocess -model sendoutstream 
Execute       rtl_gen_preprocess sendoutstream 
INFO-FLOW: Preprocessing Module: userdma ...
Execute       set_default_model userdma 
Execute       cdfg_preprocess -model userdma 
Execute       rtl_gen_preprocess userdma 
WARNING: [SYN 201-107] Renaming port name 'userdma/m2s_len' to 'userdma/m2s_len_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: entry_proc getinstream_Pipeline_VITIS_LOOP_48_1 getinstream streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 streamtoparallelwithburst paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 paralleltostreamwithburst sendoutstream_Pipeline_VITIS_LOOP_149_2 sendoutstream userdma
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getinstream_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getinstream_Pipeline_VITIS_LOOP_48_1 
Execute       schedule -model getinstream_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling getinstream_Pipeline_VITIS_LOOP_48_1.
Execute       set_default_model getinstream_Pipeline_VITIS_LOOP_48_1 
Execute       bind -model getinstream_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding getinstream_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getinstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getinstream 
Execute       schedule -model getinstream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.sched.adb -f 
INFO-FLOW: Finish scheduling getinstream.
Execute       set_default_model getinstream 
Execute       bind -model getinstream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.bind.adb -f 
INFO-FLOW: Finish binding getinstream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
Execute       schedule -model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.sched.adb -f 
INFO-FLOW: Finish scheduling streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.
Execute       set_default_model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
Execute       bind -model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.bind.adb -f 
INFO-FLOW: Finish binding streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamtoparallelwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model streamtoparallelwithburst 
Execute       schedule -model streamtoparallelwithburst 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.sched.adb -f 
INFO-FLOW: Finish scheduling streamtoparallelwithburst.
Execute       set_default_model streamtoparallelwithburst 
Execute       bind -model streamtoparallelwithburst 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.bind.adb -f 
INFO-FLOW: Finish binding streamtoparallelwithburst.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
Execute       schedule -model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'VITIS_LOOP_106_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.sched.adb -f 
INFO-FLOW: Finish scheduling paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.
Execute       set_default_model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
Execute       bind -model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.bind.adb -f 
INFO-FLOW: Finish binding paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paralleltostreamwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model paralleltostreamwithburst 
Execute       schedule -model paralleltostreamwithburst 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.sched.adb -f 
INFO-FLOW: Finish scheduling paralleltostreamwithburst.
Execute       set_default_model paralleltostreamwithburst 
Execute       bind -model paralleltostreamwithburst 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.bind.adb -f 
INFO-FLOW: Finish binding paralleltostreamwithburst.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sendoutstream_Pipeline_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sendoutstream_Pipeline_VITIS_LOOP_149_2 
Execute       schedule -model sendoutstream_Pipeline_VITIS_LOOP_149_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.sched.adb -f 
INFO-FLOW: Finish scheduling sendoutstream_Pipeline_VITIS_LOOP_149_2.
Execute       set_default_model sendoutstream_Pipeline_VITIS_LOOP_149_2 
Execute       bind -model sendoutstream_Pipeline_VITIS_LOOP_149_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.bind.adb -f 
INFO-FLOW: Finish binding sendoutstream_Pipeline_VITIS_LOOP_149_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sendoutstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sendoutstream 
Execute       schedule -model sendoutstream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.sched.adb -f 
INFO-FLOW: Finish scheduling sendoutstream.
Execute       set_default_model sendoutstream 
Execute       bind -model sendoutstream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.bind.adb -f 
INFO-FLOW: Finish binding sendoutstream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'userdma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model userdma 
Execute       schedule -model userdma 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.sched.adb -f 
INFO-FLOW: Finish scheduling userdma.
Execute       set_default_model userdma 
Execute       bind -model userdma 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.084 GB.
Execute       syn_report -verbosereport -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.bind.adb -f 
INFO-FLOW: Finish binding userdma.
Execute       get_model_list userdma -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess getinstream_Pipeline_VITIS_LOOP_48_1 
Execute       rtl_gen_preprocess getinstream 
Execute       rtl_gen_preprocess streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
Execute       rtl_gen_preprocess streamtoparallelwithburst 
Execute       rtl_gen_preprocess paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
Execute       rtl_gen_preprocess paralleltostreamwithburst 
Execute       rtl_gen_preprocess sendoutstream_Pipeline_VITIS_LOOP_149_2 
Execute       rtl_gen_preprocess sendoutstream 
Execute       rtl_gen_preprocess userdma 
INFO-FLOW: Model list for RTL generation: entry_proc getinstream_Pipeline_VITIS_LOOP_48_1 getinstream streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 streamtoparallelwithburst paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 paralleltostreamwithburst sendoutstream_Pipeline_VITIS_LOOP_149_2 sendoutstream userdma
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix userdma_ -sub_prefix userdma_ -mg_file C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.084 GB.
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/vhdl/userdma_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/verilog/userdma_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getinstream_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getinstream_Pipeline_VITIS_LOOP_48_1 -top_prefix userdma_ -sub_prefix userdma_ -mg_file C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'width_count' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'getinstream_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'getinstream_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.084 GB.
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       gen_rtl getinstream_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/vhdl/userdma_getinstream_Pipeline_VITIS_LOOP_48_1 
Execute       gen_rtl getinstream_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/verilog/userdma_getinstream_Pipeline_VITIS_LOOP_48_1 
Execute       syn_report -csynth -model getinstream_Pipeline_VITIS_LOOP_48_1 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/getinstream_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model getinstream_Pipeline_VITIS_LOOP_48_1 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/getinstream_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getinstream_Pipeline_VITIS_LOOP_48_1 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model getinstream_Pipeline_VITIS_LOOP_48_1 -f -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.adb 
Execute       db_write -model getinstream_Pipeline_VITIS_LOOP_48_1 -bindview -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info getinstream_Pipeline_VITIS_LOOP_48_1 -p C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getinstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getinstream -top_prefix userdma_ -sub_prefix userdma_ -mg_file C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'in_len_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getinstream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.084 GB.
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       gen_rtl getinstream -style xilinx -f -lang vhdl -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/vhdl/userdma_getinstream 
Execute       gen_rtl getinstream -style xilinx -f -lang vlog -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/verilog/userdma_getinstream 
Execute       syn_report -csynth -model getinstream -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/getinstream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model getinstream -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/getinstream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getinstream -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model getinstream -f -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.adb 
Execute       db_write -model getinstream -bindview -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info getinstream -p C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 -top_prefix userdma_ -sub_prefix userdma_ -mg_file C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.084 GB.
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       gen_rtl streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 -style xilinx -f -lang vhdl -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/vhdl/userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
Execute       gen_rtl streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 -style xilinx -f -lang vlog -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/verilog/userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
Execute       syn_report -csynth -model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 -f -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.adb 
Execute       db_write -model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 -bindview -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 -p C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamtoparallelwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model streamtoparallelwithburst -top_prefix userdma_ -sub_prefix userdma_ -mg_file C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'out_sts' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'final_s2m_len_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamtoparallelwithburst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.084 GB.
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       gen_rtl streamtoparallelwithburst -style xilinx -f -lang vhdl -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/vhdl/userdma_streamtoparallelwithburst 
Execute       gen_rtl streamtoparallelwithburst -style xilinx -f -lang vlog -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/verilog/userdma_streamtoparallelwithburst 
Execute       syn_report -csynth -model streamtoparallelwithburst -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/streamtoparallelwithburst_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model streamtoparallelwithburst -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/streamtoparallelwithburst_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model streamtoparallelwithburst -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model streamtoparallelwithburst -f -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.adb 
Execute       db_write -model streamtoparallelwithburst -bindview -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info streamtoparallelwithburst -p C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 -top_prefix userdma_ -sub_prefix userdma_ -mg_file C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'Img_width_count' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2' pipeline 'VITIS_LOOP_106_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       gen_rtl paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 -style xilinx -f -lang vhdl -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/vhdl/userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
Execute       gen_rtl paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 -style xilinx -f -lang vlog -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/verilog/userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
Execute       syn_report -csynth -model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 -f -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.adb 
Execute       db_write -model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 -bindview -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 -p C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paralleltostreamwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model paralleltostreamwithburst -top_prefix userdma_ -sub_prefix userdma_ -mg_file C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'first' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'm2s_len' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paralleltostreamwithburst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.084 GB.
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       gen_rtl paralleltostreamwithburst -style xilinx -f -lang vhdl -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/vhdl/userdma_paralleltostreamwithburst 
Execute       gen_rtl paralleltostreamwithburst -style xilinx -f -lang vlog -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/verilog/userdma_paralleltostreamwithburst 
Execute       syn_report -csynth -model paralleltostreamwithburst -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/paralleltostreamwithburst_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model paralleltostreamwithburst -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/paralleltostreamwithburst_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model paralleltostreamwithburst -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model paralleltostreamwithburst -f -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.adb 
Execute       db_write -model paralleltostreamwithburst -bindview -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info paralleltostreamwithburst -p C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sendoutstream_Pipeline_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sendoutstream_Pipeline_VITIS_LOOP_149_2 -top_prefix userdma_ -sub_prefix userdma_ -mg_file C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sendoutstream_Pipeline_VITIS_LOOP_149_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.084 GB.
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       gen_rtl sendoutstream_Pipeline_VITIS_LOOP_149_2 -style xilinx -f -lang vhdl -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/vhdl/userdma_sendoutstream_Pipeline_VITIS_LOOP_149_2 
Execute       gen_rtl sendoutstream_Pipeline_VITIS_LOOP_149_2 -style xilinx -f -lang vlog -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/verilog/userdma_sendoutstream_Pipeline_VITIS_LOOP_149_2 
Execute       syn_report -csynth -model sendoutstream_Pipeline_VITIS_LOOP_149_2 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/sendoutstream_Pipeline_VITIS_LOOP_149_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sendoutstream_Pipeline_VITIS_LOOP_149_2 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/sendoutstream_Pipeline_VITIS_LOOP_149_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sendoutstream_Pipeline_VITIS_LOOP_149_2 -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sendoutstream_Pipeline_VITIS_LOOP_149_2 -f -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.adb 
Execute       db_write -model sendoutstream_Pipeline_VITIS_LOOP_149_2 -bindview -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sendoutstream_Pipeline_VITIS_LOOP_149_2 -p C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sendoutstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sendoutstream -top_prefix userdma_ -sub_prefix userdma_ -mg_file C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sendoutstream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       gen_rtl sendoutstream -style xilinx -f -lang vhdl -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/vhdl/userdma_sendoutstream 
Execute       gen_rtl sendoutstream -style xilinx -f -lang vlog -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/verilog/userdma_sendoutstream 
Execute       syn_report -csynth -model sendoutstream -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/sendoutstream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sendoutstream -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/sendoutstream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sendoutstream -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sendoutstream -f -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.adb 
Execute       db_write -model sendoutstream -bindview -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sendoutstream -p C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'userdma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model userdma -top_prefix  -sub_prefix userdma_ -mg_file C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_buf_sts' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_sts_clear' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_enb_clrsts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2mbuf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_err' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/Img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2sbuf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_buf_sts' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_sts_clear' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_enb_clrsts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'userdma' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 's2m_buf_sts', 's2m_sts_clear', 's2m_len', 's2m_enb_clrsts', 's2mbuf', 's2m_err', 'Img_width', 'm2sbuf', 'm2s_buf_sts', 'm2s_sts_clear', 'm2s_len', 'm2s_enb_clrsts' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'userdma'.
Command       create_rtl_model done; 0.266 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.084 GB.
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       gen_rtl userdma -istop -style xilinx -f -lang vhdl -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/vhdl/userdma 
Execute       gen_rtl userdma -istop -style xilinx -f -lang vlog -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/verilog/userdma 
Execute       syn_report -csynth -model userdma -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/userdma_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model userdma -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/userdma_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model userdma -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model userdma -f -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.adb 
Execute       db_write -model userdma -bindview -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info userdma -p C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma 
Execute       export_constraint_db -f -tool general -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.constraint.tcl 
Execute       syn_report -designview -model userdma -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.design.xml 
Command       syn_report done; 0.114 sec.
Execute       syn_report -csynthDesign -model userdma -o C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model userdma -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model userdma -o C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks userdma 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain userdma 
INFO-FLOW: Model list for RTL component generation: entry_proc getinstream_Pipeline_VITIS_LOOP_48_1 getinstream streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 streamtoparallelwithburst paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 paralleltostreamwithburst sendoutstream_Pipeline_VITIS_LOOP_149_2 sendoutstream userdma
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [getinstream_Pipeline_VITIS_LOOP_48_1] ... 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component userdma_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model userdma_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [getinstream] ... 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.compgen.tcl 
INFO-FLOW: Found component userdma_regslice_both.
INFO-FLOW: Append model userdma_regslice_both
INFO-FLOW: Found component userdma_regslice_both.
INFO-FLOW: Append model userdma_regslice_both
INFO-FLOW: Found component userdma_regslice_both.
INFO-FLOW: Append model userdma_regslice_both
INFO-FLOW: Found component userdma_regslice_both.
INFO-FLOW: Append model userdma_regslice_both
INFO-FLOW: Found component userdma_regslice_both.
INFO-FLOW: Append model userdma_regslice_both
INFO-FLOW: Handling components in module [streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2] ... 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.compgen.tcl 
INFO-FLOW: Found component userdma_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model userdma_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [streamtoparallelwithburst] ... 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.compgen.tcl 
INFO-FLOW: Handling components in module [paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2] ... 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.compgen.tcl 
INFO-FLOW: Found component userdma_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model userdma_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [paralleltostreamwithburst] ... 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.compgen.tcl 
INFO-FLOW: Handling components in module [sendoutstream_Pipeline_VITIS_LOOP_149_2] ... 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.compgen.tcl 
INFO-FLOW: Handling components in module [sendoutstream] ... 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.compgen.tcl 
INFO-FLOW: Found component userdma_regslice_both.
INFO-FLOW: Append model userdma_regslice_both
INFO-FLOW: Found component userdma_regslice_both.
INFO-FLOW: Append model userdma_regslice_both
INFO-FLOW: Found component userdma_regslice_both.
INFO-FLOW: Append model userdma_regslice_both
INFO-FLOW: Found component userdma_regslice_both.
INFO-FLOW: Append model userdma_regslice_both
INFO-FLOW: Found component userdma_regslice_both.
INFO-FLOW: Append model userdma_regslice_both
INFO-FLOW: Handling components in module [userdma] ... 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.tcl 
INFO-FLOW: Found component userdma_fifo_w1_d3_S.
INFO-FLOW: Append model userdma_fifo_w1_d3_S
INFO-FLOW: Found component userdma_fifo_w64_d3_S.
INFO-FLOW: Append model userdma_fifo_w64_d3_S
INFO-FLOW: Found component userdma_fifo_w1_d3_S.
INFO-FLOW: Append model userdma_fifo_w1_d3_S
INFO-FLOW: Found component userdma_fifo_w33_d1024_A.
INFO-FLOW: Append model userdma_fifo_w33_d1024_A
INFO-FLOW: Found component userdma_fifo_w32_d64_A.
INFO-FLOW: Append model userdma_fifo_w32_d64_A
INFO-FLOW: Found component userdma_fifo_w32_d2_S.
INFO-FLOW: Append model userdma_fifo_w32_d2_S
INFO-FLOW: Found component userdma_fifo_w1_d2_S.
INFO-FLOW: Append model userdma_fifo_w1_d2_S
INFO-FLOW: Found component userdma_fifo_w40_d1024_A.
INFO-FLOW: Append model userdma_fifo_w40_d1024_A
INFO-FLOW: Found component userdma_fifo_w32_d64_A.
INFO-FLOW: Append model userdma_fifo_w32_d64_A
INFO-FLOW: Found component userdma_fifo_w1_d2_S.
INFO-FLOW: Append model userdma_fifo_w1_d2_S
INFO-FLOW: Found component userdma_start_for_streamtoparallelwithburst_U0.
INFO-FLOW: Append model userdma_start_for_streamtoparallelwithburst_U0
INFO-FLOW: Found component userdma_start_for_sendoutstream_U0.
INFO-FLOW: Append model userdma_start_for_sendoutstream_U0
INFO-FLOW: Found component userdma_control_s_axi.
INFO-FLOW: Append model userdma_control_s_axi
INFO-FLOW: Found component userdma_gmem0_m_axi.
INFO-FLOW: Append model userdma_gmem0_m_axi
INFO-FLOW: Found component userdma_gmem1_m_axi.
INFO-FLOW: Append model userdma_gmem1_m_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model getinstream_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model getinstream
INFO-FLOW: Append model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2
INFO-FLOW: Append model streamtoparallelwithburst
INFO-FLOW: Append model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2
INFO-FLOW: Append model paralleltostreamwithburst
INFO-FLOW: Append model sendoutstream_Pipeline_VITIS_LOOP_149_2
INFO-FLOW: Append model sendoutstream
INFO-FLOW: Append model userdma
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: userdma_flow_control_loop_pipe_sequential_init userdma_regslice_both userdma_regslice_both userdma_regslice_both userdma_regslice_both userdma_regslice_both userdma_flow_control_loop_pipe_sequential_init userdma_flow_control_loop_pipe_sequential_init userdma_regslice_both userdma_regslice_both userdma_regslice_both userdma_regslice_both userdma_regslice_both userdma_fifo_w1_d3_S userdma_fifo_w64_d3_S userdma_fifo_w1_d3_S userdma_fifo_w33_d1024_A userdma_fifo_w32_d64_A userdma_fifo_w32_d2_S userdma_fifo_w1_d2_S userdma_fifo_w40_d1024_A userdma_fifo_w32_d64_A userdma_fifo_w1_d2_S userdma_start_for_streamtoparallelwithburst_U0 userdma_start_for_sendoutstream_U0 userdma_control_s_axi userdma_gmem0_m_axi userdma_gmem1_m_axi entry_proc getinstream_Pipeline_VITIS_LOOP_48_1 getinstream streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 streamtoparallelwithburst paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 paralleltostreamwithburst sendoutstream_Pipeline_VITIS_LOOP_149_2 sendoutstream userdma
INFO-FLOW: Generating C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model userdma_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model userdma_regslice_both
INFO-FLOW: To file: write model userdma_regslice_both
INFO-FLOW: To file: write model userdma_regslice_both
INFO-FLOW: To file: write model userdma_regslice_both
INFO-FLOW: To file: write model userdma_regslice_both
INFO-FLOW: To file: write model userdma_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model userdma_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model userdma_regslice_both
INFO-FLOW: To file: write model userdma_regslice_both
INFO-FLOW: To file: write model userdma_regslice_both
INFO-FLOW: To file: write model userdma_regslice_both
INFO-FLOW: To file: write model userdma_regslice_both
INFO-FLOW: To file: write model userdma_fifo_w1_d3_S
INFO-FLOW: To file: write model userdma_fifo_w64_d3_S
INFO-FLOW: To file: write model userdma_fifo_w1_d3_S
INFO-FLOW: To file: write model userdma_fifo_w33_d1024_A
INFO-FLOW: To file: write model userdma_fifo_w32_d64_A
INFO-FLOW: To file: write model userdma_fifo_w32_d2_S
INFO-FLOW: To file: write model userdma_fifo_w1_d2_S
INFO-FLOW: To file: write model userdma_fifo_w40_d1024_A
INFO-FLOW: To file: write model userdma_fifo_w32_d64_A
INFO-FLOW: To file: write model userdma_fifo_w1_d2_S
INFO-FLOW: To file: write model userdma_start_for_streamtoparallelwithburst_U0
INFO-FLOW: To file: write model userdma_start_for_sendoutstream_U0
INFO-FLOW: To file: write model userdma_control_s_axi
INFO-FLOW: To file: write model userdma_gmem0_m_axi
INFO-FLOW: To file: write model userdma_gmem1_m_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model getinstream_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model getinstream
INFO-FLOW: To file: write model streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2
INFO-FLOW: To file: write model streamtoparallelwithburst
INFO-FLOW: To file: write model paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2
INFO-FLOW: To file: write model paralleltostreamwithburst
INFO-FLOW: To file: write model sendoutstream_Pipeline_VITIS_LOOP_149_2
INFO-FLOW: To file: write model sendoutstream
INFO-FLOW: To file: write model userdma
INFO-FLOW: Generating C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/vlog' tclDir='C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db' modelList='userdma_flow_control_loop_pipe_sequential_init
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_flow_control_loop_pipe_sequential_init
userdma_flow_control_loop_pipe_sequential_init
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_fifo_w1_d3_S
userdma_fifo_w64_d3_S
userdma_fifo_w1_d3_S
userdma_fifo_w33_d1024_A
userdma_fifo_w32_d64_A
userdma_fifo_w32_d2_S
userdma_fifo_w1_d2_S
userdma_fifo_w40_d1024_A
userdma_fifo_w32_d64_A
userdma_fifo_w1_d2_S
userdma_start_for_streamtoparallelwithburst_U0
userdma_start_for_sendoutstream_U0
userdma_control_s_axi
userdma_gmem0_m_axi
userdma_gmem1_m_axi
entry_proc
getinstream_Pipeline_VITIS_LOOP_48_1
getinstream
streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2
streamtoparallelwithburst
paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2
paralleltostreamwithburst
sendoutstream_Pipeline_VITIS_LOOP_149_2
sendoutstream
userdma
' expOnly='0'
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.compgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.compgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.compgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.compgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.compgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.compgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.compgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's2m_sts_clear_c_U(userdma_fifo_w1_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's2mbuf_c_U(userdma_fifo_w64_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'm2s_sts_clear_c_U(userdma_fifo_w1_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'inbuf_U(userdma_fifo_w33_d1024_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'incount_U(userdma_fifo_w32_d64_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's2m_len_c_U(userdma_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's2m_enb_clrsts_c_U(userdma_fifo_w1_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'outbuf_U(userdma_fifo_w40_d1024_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'outcount_U(userdma_fifo_w32_d64_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'm2s_enb_clrsts_c_U(userdma_fifo_w1_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_streamtoparallelwithburst_U0_U(userdma_start_for_streamtoparallelwithburst_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sendoutstream_U0_U(userdma_start_for_sendoutstream_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Command       ap_source done; 0.256 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.964 seconds; current allocated memory: 1.084 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name sendoutstream
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=C:/Users/leolo/Project/SOC/UserDMA/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='userdma_flow_control_loop_pipe_sequential_init
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_flow_control_loop_pipe_sequential_init
userdma_flow_control_loop_pipe_sequential_init
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_fifo_w1_d3_S
userdma_fifo_w64_d3_S
userdma_fifo_w1_d3_S
userdma_fifo_w33_d1024_A
userdma_fifo_w32_d64_A
userdma_fifo_w32_d2_S
userdma_fifo_w1_d2_S
userdma_fifo_w40_d1024_A
userdma_fifo_w32_d64_A
userdma_fifo_w1_d2_S
userdma_start_for_streamtoparallelwithburst_U0
userdma_start_for_sendoutstream_U0
userdma_control_s_axi
userdma_gmem0_m_axi
userdma_gmem1_m_axi
entry_proc
getinstream_Pipeline_VITIS_LOOP_48_1
getinstream
streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2
streamtoparallelwithburst
paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2
paralleltostreamwithburst
sendoutstream_Pipeline_VITIS_LOOP_149_2
sendoutstream
userdma
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.constraint.tcl 
Execute       sc_get_clocks userdma 
Execute       source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE userdma LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE userdma LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE userdma LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 4 URAM 0}' bind_report_dict='TOP userdma DATA {userdma {DEPTH 1 CHILDREN {entry_proc getinstream paralleltostreamwithburst streamtoparallelwithburst sendoutstream} BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME m2s_enb_clrsts_c_U SOURCE {} VARIABLE m2s_enb_clrsts_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME m2s_sts_clear_c_U SOURCE {} VARIABLE m2s_sts_clear_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s2mbuf_c_U SOURCE {} VARIABLE s2mbuf_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s2m_enb_clrsts_c_U SOURCE {} VARIABLE s2m_enb_clrsts_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s2m_len_c_U SOURCE {} VARIABLE s2m_len_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s2m_sts_clear_c_U SOURCE {} VARIABLE s2m_sts_clear_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inbuf_U SOURCE {} VARIABLE inbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME incount_U SOURCE UserDMA/userdma.cpp:199 VARIABLE incount LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outbuf_U SOURCE {} VARIABLE outbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outcount_U SOURCE UserDMA/userdma.cpp:201 VARIABLE outcount LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 17 URAM 0}} entry_proc {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} getinstream {DEPTH 2 CHILDREN getinstream_Pipeline_VITIS_LOOP_48_1 BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i38_fu_160_p2 SOURCE {} VARIABLE sub_i_i38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_172_p2 SOURCE UserDMA/userdma.cpp:48 VARIABLE add_ln48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} getinstream_Pipeline_VITIS_LOOP_48_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_194_p2 SOURCE UserDMA/userdma.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_4_fu_214_p2 SOURCE UserDMA/userdma.cpp:69 VARIABLE count_4 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_220_p2 SOURCE {X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE add_ln885 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} paralleltostreamwithburst {DEPTH 2 CHILDREN paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i_fu_193_p2 SOURCE {} VARIABLE sub_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_230_p2 SOURCE UserDMA/userdma.cpp:86 VARIABLE sub LOOP VITIS_LOOP_98_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_249_p2 SOURCE UserDMA/userdma.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_98_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_269_p2 SOURCE UserDMA/userdma.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_98_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_188_p2 SOURCE UserDMA/userdma.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_236_p2 SOURCE UserDMA/userdma.cpp:122 VARIABLE add_ln122 LOOP VITIS_LOOP_106_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_256_p2 SOURCE UserDMA/userdma.cpp:126 VARIABLE add_ln126 LOOP VITIS_LOOP_106_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} streamtoparallelwithburst {DEPTH 2 CHILDREN streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_193_p2 SOURCE UserDMA/userdma.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_211_p2 SOURCE UserDMA/userdma.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_221_p2 SOURCE {X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE add_ln885 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_149_p2 SOURCE UserDMA/userdma.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sendoutstream {DEPTH 2 CHILDREN sendoutstream_Pipeline_VITIS_LOOP_149_2 AREA {DSP 0 BRAM 0 URAM 0}} sendoutstream_Pipeline_VITIS_LOOP_149_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_144_p2 SOURCE UserDMA/userdma.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for userdma.
INFO: [VLOG 209-307] Generating Verilog RTL for userdma.
Execute       syn_report -model userdma -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 5.171 sec.
Command   csynth_design done; 16.976 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.976 seconds; current allocated memory: 142.660 MB.
Command ap_source done; 17.581 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leolo/Project/SOC/UserDMA/solution1 opened at Sat May 11 22:36:35 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-2 
Execute       create_platform xc7z020clg400-2 -board  
DBG:HLSDevice: Trying to load device library: X:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: X:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
Command       create_platform done; 0.368 sec.
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.452 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.473 sec.
Execute   set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
Execute     create_platform xc7z020clg400-2 -board  
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: TB processing: C:/Users/leolo/Project/SOC/UserDMA/userdma_test.cpp C:/Users/leolo/Project/SOC/UserDMA/solution1/./sim/autowrap/testbench/userdma_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/leolo/Project/SOC/UserDMA/solution1/./sim/autowrap/testbench/userdma_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/leolo/Project/SOC/UserDMA/solution1/./sim/autowrap/testbench/userdma_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.282 sec.
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: TB processing: C:/Users/leolo/Project/SOC/UserDMA/userdma.cpp C:/Users/leolo/Project/SOC/UserDMA/solution1/./sim/autowrap/testbench/userdma.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/leolo/Project/SOC/UserDMA/solution1/./sim/autowrap/testbench/userdma.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec X:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/leolo/Project/SOC/UserDMA/solution1/./sim/autowrap/testbench/userdma.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.809 sec.
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.522 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     send_msg_by_id WARNING @200-616@ 
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     send_msg_by_id WARNING @200-616@ 
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 27.805 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 43.262 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 43.262 seconds; current allocated memory: 151.828 MB.
Command ap_source done; 43.862 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leolo/Project/SOC/UserDMA/solution1 opened at Sat May 11 22:39:51 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-2 
Execute       create_platform xc7z020clg400-2 -board  
DBG:HLSDevice: Trying to load device library: X:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: X:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
Command       create_platform done; 0.375 sec.
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.469 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.492 sec.
Execute   set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
Execute     create_platform xc7z020clg400-2 -board  
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=userdma xml_exists=0
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     get_config_export -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to userdma
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=25
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=38 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='userdma_flow_control_loop_pipe_sequential_init
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_flow_control_loop_pipe_sequential_init
userdma_flow_control_loop_pipe_sequential_init
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_fifo_w1_d3_S
userdma_fifo_w64_d3_S
userdma_fifo_w1_d3_S
userdma_fifo_w33_d1024_A
userdma_fifo_w32_d64_A
userdma_fifo_w32_d2_S
userdma_fifo_w1_d2_S
userdma_fifo_w40_d1024_A
userdma_fifo_w32_d64_A
userdma_fifo_w1_d2_S
userdma_start_for_streamtoparallelwithburst_U0
userdma_start_for_sendoutstream_U0
userdma_control_s_axi
userdma_gmem0_m_axi
userdma_gmem1_m_axi
entry_proc
getinstream_Pipeline_VITIS_LOOP_48_1
getinstream
streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2
streamtoparallelwithburst
paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2
paralleltostreamwithburst
sendoutstream_Pipeline_VITIS_LOOP_149_2
sendoutstream
userdma
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source X:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.constraint.tcl 
Execute     sc_get_clocks userdma 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_export -deadlock_detection 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     get_config_export -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to userdma
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=userdma
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.constraint.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files C:/Users/leolo/Project/SOC/UserDMA/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/leolo/Project/SOC/UserDMA/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: failed result=1 C:/Users/leolo/Project/SOC/UserDMA/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 14.942 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.942 seconds; current allocated memory: 136.180 MB.
Command ap_source done; error code: 1; 15.562 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leolo/Project/SOC/UserDMA/solution1 opened at Sat May 11 22:41:45 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-2 
Execute       create_platform xc7z020clg400-2 -board  
DBG:HLSDevice: Trying to load device library: X:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: X:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
Command       create_platform done; 0.359 sec.
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.448 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/leolo/Project/SOC/UserDMA 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/leolo/Project/SOC/UserDMA
Execute     config_export -output=C:/Users/leolo/Project/SOC/UserDMA 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.474 sec.
Execute   set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
Execute     create_platform xc7z020clg400-2 -board  
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -output C:/Users/leolo/Project/SOC/UserDMA -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/leolo/Project/SOC/UserDMA -rtl verilog 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/leolo/Project/SOC/UserDMA 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/leolo/Project/SOC/UserDMA 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=C:/Users/leolo/Project/SOC/UserDMA -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=userdma xml_exists=1
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     get_config_export -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to userdma
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=25
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=38 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='userdma_flow_control_loop_pipe_sequential_init
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_flow_control_loop_pipe_sequential_init
userdma_flow_control_loop_pipe_sequential_init
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_regslice_both
userdma_fifo_w1_d3_S
userdma_fifo_w64_d3_S
userdma_fifo_w1_d3_S
userdma_fifo_w33_d1024_A
userdma_fifo_w32_d64_A
userdma_fifo_w32_d2_S
userdma_fifo_w1_d2_S
userdma_fifo_w40_d1024_A
userdma_fifo_w32_d64_A
userdma_fifo_w1_d2_S
userdma_start_for_streamtoparallelwithburst_U0
userdma_start_for_sendoutstream_U0
userdma_control_s_axi
userdma_gmem0_m_axi
userdma_gmem1_m_axi
entry_proc
getinstream_Pipeline_VITIS_LOOP_48_1
getinstream
streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2
streamtoparallelwithburst
paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2
paralleltostreamwithburst
sendoutstream_Pipeline_VITIS_LOOP_149_2
sendoutstream
userdma
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source X:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/getinstream.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/streamtoparallelwithburst.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/paralleltostreamwithburst.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream_Pipeline_VITIS_LOOP_149_2.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/sendoutstream.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.constraint.tcl 
Execute     sc_get_clocks userdma 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_export -deadlock_detection 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     get_config_export -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to userdma
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.compgen.dataonly.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=userdma
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.rtl_wrap.cfg.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.constraint.tcl 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/userdma.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files C:/Users/leolo/Project/SOC/UserDMA/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/leolo/Project/SOC/UserDMA/solution1/.autopilot/db/global.setting.tcl 
Execute     source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source X:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/leolo/Project/SOC/UserDMA/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: failed result=1 C:/Users/leolo/Project/SOC/UserDMA/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 5.87 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.87 seconds; current allocated memory: 141.121 MB.
Command ap_source done; error code: 1; 6.469 sec.
Execute cleanup_all 
