-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
-- Date        : Mon Sep 10 00:07:04 2018
-- Host        : ZLR-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ smile_rom_sim_netlist.vhdl
-- Design      : smile_rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    p_7_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(0),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      O => douta(0)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(1),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      O => douta(1)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(2),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      O => douta(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(3),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      O => douta(3)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(4),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      O => douta(4)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(5),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      O => douta(5)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(6),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      O => douta(6)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(7),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      O => douta(7)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(8),
      I2 => sel_pipe_d1(2),
      I3 => DOPADOP(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      O => douta(8)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FE1900010000000000000000E72E200000000000000000F80000003FC0020000",
      INIT_01 => X"00000000C81E9F7F7F8F01C00000000002001860074A401000000000000080CB",
      INIT_02 => X"7BFCF7FF1E60000000000300E0DC003C00C800000000000E08DC3FF7021B1000",
      INIT_03 => X"E100000403218E0FFC0FFF0014480000000F1A607FC0FFFFFC070000000060B1",
      INIT_04 => X"E31F0000000E1DC0000000400261F003F000E19880000000002FFF3FFFFC001F",
      INIT_05 => X"FDA1F40000000DB01FE3FFFFF8C000800000002061DFFFFF0000FE8000000203",
      INIT_06 => X"03C0389F01FFFB83863C7800027587DDFC0FFFCEC36E0E8000022843F801FFFF",
      INIT_07 => X"437F21FCC80000040F0FDF3FE03F3383FE00000834F304E03FEF78603FC20000",
      INIT_08 => X"000228C00CD3F180D38000AC0000375C0EDE7F0C3734EF5EA00002FDF8FF1FF0",
      INIT_09 => X"92AB6CAFFFF8184015809FCE3A2C01F0BFFC8000005E00AC08BE300C40218070",
      INIT_0A => X"FE40020FFFFFCF2552A5FFFFFF8C00306FFFFF41B23B1FFFFFE0480160FFFF81",
      INIT_0B => X"FFEE28A7FDFFFF3E53027FC3FFFF8DC92FF0FFFBE31061FF9FFFF197B0FFFFFF",
      INIT_0C => X"10F780211FFDFFFF800A43FF26FFA80209BFAFFFFC01AE7FCFFFF38070DCFB3F",
      INIT_0D => X"6F70D2101A7502B81AC0623FA0006F800F0FA01800F800377E7FFBF80155FB44",
      INIT_0E => X"2C8C03C8486FC2746A8CF839F987E1F07D90FC1DEEE3AF891E8748F443412FE8",
      INIT_0F => X"A35CE071408A90B7C000A000478BFFC8607011A1080C040020F4EFF09C078538",
      INIT_10 => X"BB324FF80A82029039700FC059E446FF00D01E204B8001E202500EFF80058000",
      INIT_11 => X"1B1FEF8001F5E5300E3FC1F6F5EC03FE780F169297FEFF0120FB904FF7C07DCC",
      INIT_12 => X"FFF0FFFF801FF838F6073007DABD6939F807DF9C670172003D98DADCC3C03C3F",
      INIT_13 => X"FF03000F0C403FFFFFFFFF803FF038F0F08003FFFFFFFFFC00FF038E0418007F",
      INIT_14 => X"007FFFFFFFE000FC0038CF0C000FFFFFFFFF800FE00184F0C401FFFFFFFFF803",
      INIT_15 => X"00FF70E289F8FF8007FFFFFF800FFC391CCF8EE001FFFFFFFC003FC102BCF0C0",
      INIT_16 => X"C7FE000000000000FFF43867ACFFE0007FFFF0000FFF020A52CFF8000FFFFF00",
      INIT_17 => X"00003FFFCAA140C3FF800000000003FFDE7A762C7FF000000000000FFFC3C762",
      INIT_18 => X"3A2803FF800000000FFFFFAE41B0C03FF00000000003FFF42A4D2C1FFE000000",
      INIT_19 => X"000007FFFE415110C4CFFF000000001FFFE4CA52104CFFE000000001FFFF3EED",
      INIT_1A => X"8D01F0B00FFFFFFF1FFFF800C8201C0E03FFFC000001FFFF0508011C843FFC00",
      INIT_1B => X"FFFFFFFFFE00051400F01001FFFFFFFFFFF00081E009C5007FFFFFFFFFFF000A",
      INIT_1C => X"E193C802910011FFFFFFFFFC0E0C02C03016017FFFFFFFFFC09806442300000F",
      INIT_1D => X"480000000000078F0490008C400030FFFFF8007C2040800F48000F7FFFFFF183",
      INIT_1E => X"07FF81CE0002E8FC00000000000F542A7000E73CC00000000000F06123004743",
      INIT_1F => X"A070460007F80018F445000023C801E700FF8001F1831840023240200007F000",
      INIT_20 => X"FC035CC0000000C448351FEFFE00166204000018C4493FE00000003683900002",
      INIT_21 => X"1003C60C1703FFE00CC56E0001003BFE419FFFFF833C06980000060E2198FFFF",
      INIT_22 => X"10F1003D03118010C0E366A02FFC1F8088300001001C703C0F80000FC18520C0",
      INIT_23 => X"00000A0001A068B0007791F070800020304406A000001700B318010C07099720",
      INIT_24 => X"361FFDEF00E0C000000000080D0FFF81FFFFA1000000C00019F987FFFF0E0700",
      INIT_25 => X"00000000000000008F5F8BD200000000000000055801FFC7DC06000000000001",
      INIT_26 => X"00000005A90000000000000000000016B628800000000000000000198B794740",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \douta[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFE700000000000000000015C71A00000000000000000000078400000000000",
      INITP_01 => X"00000000003FFFFFFFFE00000000000000000FFDFC7700000000000000000047",
      INITP_02 => X"FFFFFFFFFF90000000000000CFFFFFFFFFFE00000000000019CFFFFFFFF88000",
      INITP_03 => X"D000000000021FFFFFFFFFFFF9000000000015FFFFFFFFFFFCC0000000000017",
      INITP_04 => X"FFFFFFFFFFFFFF9A000000002E7FFFFFFFFFFFFA40000000003FFFFFFFFFFFFF",
      INITP_05 => X"FFFFF800000014FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFEE000000017",
      INITP_06 => X"077FFFFFFFFFFFFFFFF800000047FFFFFFFFFFFFFFFF48000000BFFFFFFFFFFF",
      INITP_07 => X"FFFF3FFF2C00003FFFFFFFFFFFFFFFFFFDC0000037FFFFFFFFFFFFFFFFA80000",
      INITP_08 => X"0002FE102D7FFFFFFE50061000007FFC03FFFFFFFFFC3FB8200005FFFFFFFFFF",
      INITP_09 => X"6FFFF49FFFFD48000F60BFEC39FFFFC35FFD1400013C40C423FFFFFF00B95560",
      INITP_0A => X"FD6402D79FFFFF1FFD45FFFFFFAE0002DFFFFFEBFFBE2FFFFFF00003D1EFFFD1",
      INITP_0B => X"FFF5BFF3FFFFFFFC500FBFFFFFFFCFFF8FFFFFFFFB0071FFFFFFF5FFED7FFFFF",
      INITP_0C => X"18F700401FFFFFFFE03F87FFC1FFF80400FFFFFFFD87FE7FFFFFFF80808FFFFF",
      INITP_0D => X"505C9800D3FD43CA380022FFC1C067001D0FF4640BE00633FF5F57FC00FDFFE8",
      INITP_0E => X"1FFFFFC8016FD53FFF6800F1F0BFFFE200027F2F7F93800FBFE7FFF400020FF8",
      INITP_0F => X"B0FFFFFF009791BFFFFFC80127DFFFFFE800F9E3FFFFFC00067E3FFFFD00071E",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"8080000000000000800890900080808010888080000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0808000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"1829BA4BCBD35B5B53CBCAD35B5353D34B3A2921808000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000008000008008",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"6B6BEBEBEBEBEBEB6363636BEB6C6CE3E44BB198880000000000000000000000",
      INIT_08 => X"000000000000000000000000000000808800000000888000A0B0C25BE36C6363",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"626262626261D9D9E262EBEBE2636B6CDBC11880000000000000000000000000",
      INIT_0B => X"000000000000000000000000000080808018425B6B6B6B6B6B626262625ADA5A",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"EAE9E9E1E1616159EA626262626262DA31188000000000000000000000000000",
      INIT_0E => X"0000000080800000008090B0D26B6B6BEA626261616161E1E2E1E1E1E1E1E1E1",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"EAEAEAEAE2E2595A62E2E2626353399800000080000000000000000000000000",
      INIT_11 => X"0000800820C2DBECEB62DAD96161E2EAEAEAE1E1E1E1E1E1E1E1E1E1E1E1E1E9",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"DAE2E2E2E2DADA5A5AE3EC644221000000000000000000000000000000000000",
      INIT_14 => X"EC63DADA5AE2EAEAEAEAE2595959E2E2E2E2E2E2E2E2E2E2E2E2E1D959D9E2E2",
      INIT_15 => X"000000000000000000000000000000000000000000000000000080000080A1BA",
      INIT_16 => X"DADADAE2E25A5A63ECDB31908000000000000000000000000000000000000000",
      INIT_17 => X"E2E1E1E15962E2EAEAEAE2E2E2E2DADAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_18 => X"000000000000000000000000000000000000000080000000183A5BECDB63E3EA",
      INIT_19 => X"E2E2E2626262DBDB200800000000000000000000000000000000000000000000",
      INIT_1A => X"E2E2E2E2E2E2E2E2E2E2E3E3E3E3E3E3E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_1B => X"00000000000000000000000000000080800088B15B64E363636262E2E2E2E2E2",
      INIT_1C => X"6262626263B91808800001010000000000000000000000000000000000000000",
      INIT_1D => X"E2E2E2E2E2E2E3E3E3E3E3E3E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_1E => X"00000000000008080000880080A04AE3E3DBDB636262E2E2E2E2E2E2E2E2E2E2",
      INIT_1F => X"62F3DB2180808100000000000000000000000000000000000000000000000000",
      INIT_20 => X"E2E2E2E2E2E2E2EAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E1E1616161",
      INIT_21 => X"000000000000008031526B636262626262E2E2E2E2E2E2E2E2E2E2E2EAE2E2E2",
      INIT_22 => X"BA88800000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAE2EA6161E1E2E2E2E2E1E1E1616161DA63E4",
      INIT_24 => X"800008C263EB62DADAEAEA5AE2E2E2E2E2E2E2E2E2E2EAEAEAEAEAEAEAEAEAEA",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"EAEAEAEAEAEAEAEAEAEAEAEAE96969E2E2E2E2E1E1E1E1E1E1D1DAECE4BA9080",
      INIT_27 => X"62E2E2E262626161E2E2E2E2E2E2E2E2E2E2EAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000800800904A6B",
      INIT_29 => X"EAEAEAEAEAEAEAEA6A6A6AEAE2E2E2E2E1E1E1E159EAE2D25AECCA9800000000",
      INIT_2A => X"E259E1EAE2E2E2E2E2E2E3E2E2E2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2B => X"00000000000000000000000000000000000000000000000098CA6B63E2DADAE2",
      INIT_2C => X"EAEAEAEAEAEAEAE2E2E2E2E2E2E2E2E2E25A626262DADAE31800000000000000",
      INIT_2D => X"E2E2E2E262E262E2E2E2E2E3EBEBEAEAEAEAEAEAEAEAEAEAE2E2E2E2EAEAEAEA",
      INIT_2E => X"000000000000000000000000000000000088009052F3DAD9E2DA59D9E2E2E2EA",
      INIT_2F => X"E2E2E2E2E2E2E2E2E2E2E2E2DAE2E2D959616162D3A100000000000000000000",
      INIT_30 => X"E2E2E2E2E2E3E3E3E3E3EBE3E3EBEBEAEAEAEAEAEAEAEAEAEAEAEAEAE2E2E2E2",
      INIT_31 => X"0000000000000000000000000000A05B63DA59E259DAE2E2E2D9DAE2E2E2E2E2",
      INIT_32 => X"EAE2E2E2DAE2E2E2DAE2E2DAD9D9D95A52E49880008000010000000000000000",
      INIT_33 => X"E2EAEAE2E2E2E3EBEBEBEBEBEAEAEAEAEAEAEAEAEAEAE2E2E2E2EBEBE2E2E262",
      INIT_34 => X"000000000000880000285ADADAE2E25959DADAE2E2E2E2E2E2E2E3DA5AE2E3E2",
      INIT_35 => X"EAE25A5ADAE2E2E2E2DAD951EAD1D39880800000000000000000000000000000",
      INIT_36 => X"EBEBEBEBEBEBEBEAEAEAEAEAEAEAEAEAEAEAEAEAEAEBE2E2E2EBEBEB62E2EAEA",
      INIT_37 => X"00000000184AEBEAD959E2E2E2E2E2E2E2E2E2DAE2E3EBE3E2EBEBE2EAEAEAEA",
      INIT_38 => X"E2E2D95959E1E1E159D15B4B8880800000000000000000000000000000000000",
      INIT_39 => X"EBEBEAEAEAEAEAEAEAEAEAEBEAEAEAEAEBEAEAE2E26262626A6969EAEAE2E2E2",
      INIT_3A => X"53DB6259D1D9DAE259616161E2E2EAEA6262E2E2E2EAEAE2EAEAEAEBEBEBEBEB",
      INIT_3B => X"5961616159EADAECCB0800000000000000000000000000000000000080000018",
      INIT_3C => X"EAEAEAEBEBEBEBEBEBEBEAEAEAEAEAEAEBEBEAEAEA6A616161626262E2626159",
      INIT_3D => X"E2E2DA516161616162626262EAEAEAEAEAEAEAEAEAEAEAEAEBEBEAEAEAEAEAEA",
      INIT_3E => X"D9D95A5A634A000000000000000000000000000000000088800088CB635A5AE2",
      INIT_3F => X"EBEBEBEBEBEBEAEAF3EAEA6AEA6A6262E2E26A6BF3EB6B62626262EAE262625A",
      INIT_40 => X"626262626A6BEBEB6262626A6A6A6A6AEBEBEB6AEAEAEAEAEAEAEAEAEBEBEBEB",
      INIT_41 => X"DAE3B000000000000000000000000000000000880000B9EC5A5959D9D9D1DAE2",
      INIT_42 => X"EBEBEAEAF3EA6A6A6BEBEB6BF46BE3635A52D2CA41414149CA5263EB5ADADA5A",
      INIT_43 => X"5B5B5B5BE3E36BEC6B6B6B6BEBEBEBEB6BEAF2F2F2F2F2EAEBEBEBEBEBEBEBEB",
      INIT_44 => X"0000000000000000000000000000000000A95B5A5A595151DADAE3E36363E3DB",
      INIT_45 => X"626A6BF3F4EC635B392918088000008080808080800090A04ADBDA6B62625B88",
      INIT_46 => X"008008A0B14AE4F5E36BF4F36B6BF2F2F2F2F2F2EBEBEBEBEBEBEBEBEBEBEBEB",
      INIT_47 => X"0000000000000000000000001853E3D25ADAE2E3E35BC231A098189088800080",
      INIT_48 => X"5B3918808000008891A232B3B33333B2A10880008000314A5A6BDACA00000000",
      INIT_49 => X"000090A95BE46CF46B6B6AF2F2F2F2F3F3EBEBEBF3F3F3F3F3F3F3F3F3F3F46C",
      INIT_4A => X"0000000000000008BADB5B5A6262D2B99888808000008080089921A219908800",
      INIT_4B => X"4355EEF7FFFFFFFFFFFFFFFFFFF7664D99808008A04AEC642188000000008000",
      INIT_4C => X"00184AF4F4EBEAF3F3F36AF3F3F3EBEBF3F3F373F36B6B6B6BF45BA080800808",
      INIT_4D => X"008800A0EDCA63E3DAA8008000802244DD666FF7FFFFFFFFFFFF77E64C2A8800",
      INIT_4E => X"FFF7F7FFFFFFFFFFFFFFFFF7FFEFBB0800103A64D48000000080008000000000",
      INIT_4F => X"E3FDFCEA6B6BFBF36AEBF3EB72FB6AFB6B736BFD5B280000983B5DF7F7FFFFFF",
      INIT_50 => X"CBEC52208080802ADD7F7FF777FFFFFFFFFFFFFFFFFFFFFFFF7766DD19800028",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFF76E430000A1653B00008800800000000000000090D3",
      INIT_52 => X"736BF3F36B6BFBF3F3EAFB6A7374F441880010C36EFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"08BA65777F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF764B900008C26CFC",
      INIT_54 => X"FFFFFFFFF7FFFFFFFF5D990098549900800000000000000080003ADCDCC28880",
      INIT_55 => X"FCF36BF373FBEAFCEB6CA80088B2EEFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"7FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76BA808039F5FD736BF3",
      INIT_57 => X"FFFFFF77F7FFEEB300102A0000110000000000000019D45C290800B2EDFFFFFF",
      INIT_58 => X"FB7373EBFD9800995DF7FFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0880286CFDF46BFCFB6AF3",
      INIT_5A => X"F7FFFF77BB001010000000000000000080B26D9000805DFEFFFF7FFFFFFFFF7F",
      INIT_5B => X"9800A1E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDA100B9F4FD6BF3FB73F373FC7474",
      INIT_5D => X"CC1800988800890000000000994C900810EDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE44",
      INIT_5F => X"FFFFFFFFFFFFFFFF77FFFF6FEE6EC30808426CF46BF3FBF37374F43100A1FFFF",
      INIT_60 => X"19880000000000002A21002176FFFF77FFFFF7F7FFFFFEFEFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77A3008000880000",
      INIT_62 => X"FFFFFFFFFFFFEFBC11000080000853FDF36BFBF373FDB900196EFFFFFFFFFFFF",
      INIT_63 => X"00000000AA00A2EEFF77FFFF77FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"7777EE6E6EEEF677FFFFFFFFFFFFFFFFFF7F7F77990080008000008800990800",
      INIT_65 => X"FF6F11000000000000009075FC6BFBF374EC0000EE77FFFFFFFFFF77FFFFFFFF",
      INIT_66 => X"0080E6FFFFFF77FFFFFFFFFFFFFFFFFFF7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"0000901099AA4466FFFFFFFFF7FFFFBB88000000000000000099880000000019",
      INIT_68 => X"00000000000088C2FD737373FD3900BAFFFFFF77FF77FFFFFF76DDA211880000",
      INIT_69 => X"777FFFFF7FFFFF77664CAA0808080808192A434CEE77FFFFFF7777FF77338800",
      INIT_6A => X"8080000008AAD5F7FFFFFF88000000000000000000111100000010100043FFFF",
      INIT_6B => X"0000001074FCEAFBEC8800EEFFFFFFFFFF77FFFF3B0880808008982020988800",
      INIT_6C => X"FF77CC1900000008080880800000000000102ACCEEFFFFFFEE00000000080000",
      INIT_6D => X"8080009054EEEE000000000000000000008899890000A1001177FFFFFF7FFFFF",
      INIT_6E => X"DBFDEBFCCA0032FF77FFFFFF77FF5D980008A13ADCE46CF5F46CE35B4AC2B118",
      INIT_6F => X"18A9C2D3E3E3E3E35B4A39B110080000103BE6F7DE0000000000000000000000",
      INIT_70 => X"80A1C400000100000000000000009A1A00002100BBFFFFFFFFFFFF7FE5AA0000",
      INIT_71 => X"3100DDFFFFFFFF77FF540800A9DB6CECEC6B636362636BEBEBEB6B63DB419880",
      INIT_72 => X"E2626A6B6B6B6B6CF45BC2298000904CB30000000000000000000000B9FD6BFC",
      INIT_73 => X"000000000000000000001A1A0000990066FFFFFFFFFF77DD888090C26CECECEB",
      INIT_74 => X"FFFFFFFF650000CA6CE46CEC63E2EAEAEAEAE262625A5A62EBE35A4A10800000",
      INIT_75 => X"6A6A6A6BF36CECF55B29088008800000000000000000008031FD73FC2000EEFF",
      INIT_76 => X"0000000080001A09001010007F77FFFFFFFFCC1000B1E3ECDBD25A6262616262",
      INIT_77 => X"0088396C6B6BF463EAEAE26261E1E2EAE2E2E2DA5A5AE2EB5B20808008000009",
      INIT_78 => X"62636363F4F4C20800000000000000000000008042FC73FCA9005DFFFFF7F75D",
      INIT_79 => X"80001980002A1088F67FFFFFFFDC90003952636362EAE2596161E9E9EA6A6262",
      INIT_7A => X"6BEBEBEBEAEAEAEAEAEAEAE2E1E1E2E2E2E25A5A636329808000000000000000",
      INIT_7B => X"6BEB6BE4080000800080000000800000DBFC73FCBA00CCFFFFFF4C0000C2F4EB",
      INIT_7C => X"00C3108066FFFF76D40880B163635A5959E1E1E1E1E1E1E1E1E9EAEAEAEBEB63",
      INIT_7D => X"EAEAEAEAE2E2E2E2E2E2E2E2E2E2E2DADA5B5231880000880088000000A1BB00",
      INIT_7E => X"E42000008800000008000031EBF4F3F4538880D4E61900084A63F3F36BEAEAEA",
      INIT_7F => X"B2EE7632008039E35B5A5AD9E1E1E1E1E1E1E1E2E2E2EAEAEAEAEAEAEBEBEB6B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[8]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[9]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFF1319FFFFFFFE41FB9FFFFFFFD36A01FFFFFFE13FC17FFFFFE0044",
      INITP_01 => X"F37FFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFD2A1FFFFFFFFF7",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFF78BF7FFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFE70DFBFFFFFFFFFFFFFFFFFFFEF29F7FFFFFFFFFFFFFFFFFFFEF91FF",
      INITP_08 => X"CF1FFFFFFFFFFFFFFFFFFFCF22F1FFFFFFFFFFFFFFFFFFFE783FBFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFBCEC27DFFFFFFFFFFFFFFFFFFFFE44FFFFFFFFFFFFFFFFFFFFFDF0",
      INITP_0A => X"3D80BFFFFFFFFFFFFFFFFFFFFFF80FCFFFFFFFFFFFFFFFFFFF9F0379FFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFE3D00BFBFFFFFFFFFFFFFFFFFFFD013E7FFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FF8E4004F3FFFFFFFFFFFFFFFFFFEC005F9FFFFFFFFFFFFFFFFFEF400BE3FFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFEF400037E7FFFFFFFFFFFFFFFF1DC00079FFFFFFFFFFFFFFF",
      INITP_0E => X"FFFF2E000009FEFFFFFFFFFFFFFFFB7B00005FDFFFFFFFFFFFFFFFCF68000BF3",
      INITP_0F => X"2BFBFFFFFFFFFFFFFA7BC000027D3FFFFFFFFFFFFFF7C00000279FFFFFFFFFFF",
      INIT_00 => X"E2E2E2E2E2E2E2E2E2E2DADA5AE2E3D2B91880000000008098CBDC0800D43A00",
      INIT_01 => X"00008008008028DBF4F3736BF5B280000080A1D3E36BF3EB6AEAEAEAEAEAEAEA",
      INIT_02 => X"18C1DB635A5AD9D9E1E1E1E1E2E2E2E2E2E2EAEAEAEAEAEAEAEAEAEBF4D32880",
      INIT_03 => X"E2E2E2E2E2E2DADA59D9E2E25BCA312010982041525B5B900054421800000080",
      INIT_04 => X"1841E3F3F3F3F373F4E44A2929C2E46CF4F3EB6A6AEAEAE2EAEAEAE2E2E2E2E2",
      INIT_05 => X"5ADAD9D9E1E1E1E1E2E2E2E2E2E2E2E2EAEAEAEAEAEAEAEA6BF46CC2A0908000",
      INIT_06 => X"E2E2DADAD959595AE2E3635B52DADA63D2D25B3910D4DBC2281810A8CA63635A",
      INIT_07 => X"6AF3F3F36BF4F4F4F5FDF46B6B6B6A6AEAEAEA62EAEAEAE2E2E2E2E2E2E2E2E2",
      INIT_08 => X"D9E1E1E1E2E2E2E2E2E2E2E2E2EAEAEAEAEAEAEA62EBF4F4F46C6C6CE3F3FCF3",
      INIT_09 => X"D9D9D9DADADA5A5AE259D159D1D25241A8D35BD2DBD3DB63E35A525AD9D9D9D9",
      INIT_0A => X"F36B63EBEC6B6B6B6A6AEAEAEAEAEAE2EAEAEAE2E2E2E2E2E2E2E2E2E2DADAD9",
      INIT_0B => X"E2E2E2E2E2E2E2E2E2EAEAEAEAEAEAEAF3EB6BEBEC6B6BF4FBF3F3F2F3F3EBEB",
      INIT_0C => X"D95151D1514851D9D9515141B0D2D25AD2525A5ADA5AD9D9D9D9D9D9D9E1E1E2",
      INIT_0D => X"6B636BEBEAF2F2EA6AE2EAEAEAEAEAE2E2E2E2E2E2E2E2E1E1D9D9D959D9E1DA",
      INIT_0E => X"E2E2E2E2E2E26A6AEAEAEAEA62EAF3F3EBEBEBF3F36A6AF2F3EBEBF3EBF3F3EB",
      INIT_0F => X"D9D9D950C8C951DA415251D951595151D1D9D9D1D9D9D9D9D9E26262E2E2E2E2",
      INIT_10 => X"EA6A6A6A6262E2EAEAE2E2E2E2E2E2E2E2E2E1E1E1D9D9D9D9D9D9D9D1D1D9D9",
      INIT_11 => X"626A6A6A6A6A6BEAEAF3F36A626BF3F3F2F2F2F2EAEBEBF4EAF2F3EA626AEBF3",
      INIT_12 => X"D1D1D1DADAD9C85051D1D1D1D1D1D9D9D9D9D9D95A62626262E2E2E2E2E2E2E2",
      INIT_13 => X"EAEAEAEAE2E2E2E2E2E2E2E2E2E1E1E1D9D9D9D9E1D9D9D9D9D1D1D0D0D0D1D1",
      INIT_14 => X"6AEA6BEAEAEAEAEBF3EB6AEAEAF2F2EAEBEBEBEBEAEAEAEAF3EBEA6A6A6A6AEA",
      INIT_15 => X"D9D948D0D9D050D9D9D9D1D9D9D9D9D95A5A6262E2E2E2E2E2E2E2E262626A6A",
      INIT_16 => X"E2E2E2E2E2E2E2E2E2E2E2E1E1E1E1D9D9D9D9D9D9D9D9D1D1D1D1D1D1D15151",
      INIT_17 => X"EAEAEAEAEAEAEAEAEAEAEAEAEBEBEBEBEAEAEAEAEAEAEAEAEAEAEAEAEAEAE2E2",
      INIT_18 => X"D1D1D1D1D1D1D9D9D9D9D9D9D9DADADAE2E2E2E2E2E2E2E2E2E2E2626A6A6A6A",
      INIT_19 => X"E2E2E2E2E2E2E2E2E1D9D9D9D9D1D9D95959D9D9D1D1D1D1D1D15151D1D1D1D1",
      INIT_1A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAE2E2E2E2E2E2",
      INIT_1B => X"D1D1D9D9D9D9D9D9D9DADADADAE2E2E2E2E2E2E2E2E2E2E262626AEAEAEAEAEA",
      INIT_1C => X"E2E2E1D9D959D9D9D9D1D9D9D9D9D9D1D1D1D1D1D1515151D1D1D1D1D1D1D1D1",
      INIT_1D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAE2E2E2E2E2E2E2E2E2E2E2",
      INIT_1E => X"D9D9D9D9D9D9DADADAD9E2E2E2E2E2E2E2E2E2E2E2E262EAEAEAEAEAEAEAEAEA",
      INIT_1F => X"D9D9D9D9D9D1D9D9D959D1D1D1D1D1D1D1515151514949C9D1D1D1D1D1D1D9D9",
      INIT_20 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAE2E2E2E2E2E2E2E2E2E2E2E2E2E2D9D9",
      INIT_21 => X"D9D9DADADAD9E2E2E2E2E2E2E2E2E2E2E2E262E2EAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_22 => X"D1D1D9D9D9D9D1D1D1D1D1D1D1515151D1D1D1D1D1D0D1D1D1D1D1D9D9D9D9D9",
      INIT_23 => X"EAEAEAEAEAEAEAEAEAEAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2D9D9D9D9",
      INIT_24 => X"DAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2EAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_25 => X"D9D1D1D1D1D1D1D151515151D9D1D1D1D0D0D1D1D1D1D1D1D9D9D9D9D9D9DADA",
      INIT_26 => X"EAEAEAEAEAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2DAD9D9D9D9D9D1D9D9",
      INIT_27 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_28 => X"D1D1D1D15151D1D259514848D0D0D1D1D1D1D1D1D9D9D9D9D9D9DADADAE2E2E2",
      INIT_29 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2DADADAD9D9D9D9D9D9D9D1D9D9D9D1D1D1",
      INIT_2A => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAE2",
      INIT_2B => X"5151D2D25951D1D1D0D0D1D1D1D1D1D1D1D9D9D9D9D9D9DAD9D9D9E2E2E2E2E2",
      INIT_2C => X"E2E2E2E2E2E2E2E2E2E2E2DAD9D9D9D9D9D9D9D9D9D9D9D9D1D1D1D1C9D1D1D0",
      INIT_2D => X"E2E2E2E2E2E2E2E2E2E2E2E2EAEAEAEAEAEAEAEAE2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_2E => X"C04949D1D0D1D1D1D1D1D1D1D1D9D9D9D9D9D9D9D9D9D9D9D9E2E2E2E2E2E2E2",
      INIT_2F => X"E2E2E2E2E2DADADAD9D9D9D9D9D9D9D951D950D0D951D2D2D1D1D048D9C9D2C2",
      INIT_30 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_31 => X"D1C8D1D1D2D2D1D2D1D1D9D9D9D9D9D9D9D9D9D9D9DAE2E2E2E2E2E2E2E2E2E2",
      INIT_32 => X"DADADADAD9D9D9D9D9D9D9D9D1D950D8D9D1D23941C9D0C8D9C9D3B1B0D25151",
      INIT_33 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_34 => X"C041C9D2D1D1D1D9D9D9D9D9D9D9D9D9D9D9E1E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_35 => X"D9D9D9D9D9D9D9D9D1D950D8D1D1CAA028C1C8D050C9D398A0D25151D1C8D1C9",
      INIT_36 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2DADADADADADADA",
      INIT_37 => X"D1D1D1D9D9D9D9D9D9D9D9D9D9D9D9DAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_38 => X"D9D9D9D9D1D9D8D850D1CA9098C1C8D050D1538010D2C951D1C8D14928B0C9D2",
      INIT_39 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2DADADADADADADADAD9D9D9D9",
      INIT_3A => X"D9D9D9D9D9D9D9D9D9D9D9D9E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_3B => X"51D9D9D850D1CA9098C9C8D0D0D2C28000D2D151D1C8D1499820C9D2D1D1D1D1",
      INIT_3C => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2DADADADADADADADAD9D9D9D9D9D9D9D1D1D1",
      INIT_3D => X"D9D9D9D9D9D9D9D9D9E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_3E => X"50D1C29020CAD0D0D0D2298000C2D251D1C8D1C920A0CAD2D1D1D1D1D1D9D9D9",
      INIT_3F => X"E2E2E2E2E2E2E2E2DADADADADADADADADADAD9D9D9D9D9D9D1D1D1D151D9D8D8",
      INIT_40 => X"D9D9D9D9D9D9D9DAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_41 => X"A9CAD04850D2908080305251C8C8C9D1A89849D2D1D1D1D1D1D1D9D9D9D9D9D9",
      INIT_42 => X"E2E2E2DADADADADADADADADADADAD9D9D9D9D9D9D1D1D1D151D95050D1C93288",
      INIT_43 => X"D9D9D9D9DAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_44 => X"D1D2008080985AC848D148D13098C1D2D1D1D1D1D1D1D9D9D9D9D9D9D9D9D9D9",
      INIT_45 => X"DADADADAD9D9D9D9D9D9D9D9D9D9D9D1D1D1D1D151D95050D9CAB18831C9D048",
      INIT_46 => X"D9DADAE2DADAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2DADADA",
      INIT_47 => X"0088DA4848D140D2B110B0D2D1D1D1D1D1D1D1D9D9D9D9D9D9D9D9D9D9D9D9D9",
      INIT_48 => X"D9D9D9D9D9D9D9D9D1D1D1D1D1D1D1D151595050D1C12810C1C94851D1B90080",
      INIT_49 => X"DADADADAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2DADADADADADADADAD9",
      INIT_4A => X"5050C9D23A18A0D2D1D0D1D9D9D1D1D1D9D9D9D9D9D9D9D9D9D9D9DADADADADA",
      INIT_4B => X"D9D9D9D9D1D1D1D1D1D1D1D1D950D9C9D1C11898C9C950D1522800008000B9D2",
      INIT_4C => X"DAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2DADADADADADADADADAD9D9D9D9D9",
      INIT_4D => X"C29890D2D1D0D1D1D1D1D1D1D9D9D9D9D9D9D9D9D9D9D9D9DADADADADADADADA",
      INIT_4E => X"D1D1D1D1D1D1D1D1D9C8D9D1D23988A8CA4051D1CA90800080802952D0D8D1CA",
      INIT_4F => X"DADADADADADADADAE2E2E2E2E2DADADADADADADADAD9D9D9D9D9D9D9D9D9D9D9",
      INIT_50 => X"D1D1D1D1D1D1D1D1D1D9D9D9D9D9D9D9D9D9D9D9D9D9DADADADADADADADADADA",
      INIT_51 => X"D1D1D1D1D148D1D1CA2890C1C949515AB9800000800090CAD0D8D1C1CA2808C1",
      INIT_52 => X"DADADADAE2E2E2DADADADADADADADAD9D9D9D9D9D9D9D9D9D9D9D9D1D1D1D1D1",
      INIT_53 => X"D1D1D1D1D1D9D1D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DADADADADADADADADADA",
      INIT_54 => X"48D1C9D2C110A0C9C9D1495B18000000800000B95150C9C1D2399028D1D1D1D1",
      INIT_55 => X"DADADAD9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D1D1D1D1D1D1D1D1D1",
      INIT_56 => X"D1D1D1D9D1D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9",
      INIT_57 => X"B09030C948D1CAC288000000808000985AC848C8C9C9A018C1CAD1D1D1D1D1D1",
      INIT_58 => X"D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D1D1D1D1D1D1D1D1D1D1D148DAC9CA",
      INIT_59 => X"D1D1D1D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9",
      INIT_5A => X"4851CAA180000000008000004AC949D0C8C83890B1C1D2D1D1D1D1D1D1D1D1D1",
      INIT_5B => X"D9D9D9D9D9D9D9D9D9D9D9D1D1D1D1D1D1D1D1D1D1D1D1D1C8D2CA3998A0C9C8",
      INIT_5C => X"D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9",
      INIT_5D => X"8000000000000080A0CA51D0C8C8C918A0B9D2D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_5E => X"D9D9D9D9D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C9C9CA2890B0D1C85151CB88",
      INIT_5F => X"D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9",
      INIT_60 => X"0000880000CB5148D0C8D1B09031CAD2C9D1D1D1D1D1D1D1D1D1D1D1D1D9D9D9",
      INIT_61 => X"D1D1D1D1D1D1D1D1D0D1D1D0C8C9D1D1C9D23908A0C940D1C952298080800000",
      INIT_62 => X"D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D1D1D1",
      INIT_63 => X"803249D948C8C9C1A010B1DAC940D1C9D1D1D1D1D1D1D1D9D1D1D1D9D9D9D9D9",
      INIT_64 => X"D1D1D1D1D0C848D1D1C9C9C9C9C1101841C9D1C952C290808000000000000000",
      INIT_65 => X"D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D1D1D1D1D1D1D1D1D1",
      INIT_66 => X"D048C9C9B9982041D2C9C9C9D1D1D1D1D1D1D1D9D1D1D1D1D1D1D9D9D1D9D9D9",
      INIT_67 => X"D04848D1D1C9C9C9C12888B0D24951C9D2A0808080000000000000008088D2C9",
      INIT_68 => X"D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D1D1D1D1D1D1D1D1D1D1D1D1D0D0",
      INIT_69 => X"CA309020C9D2C9C9D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D9D9D9D9D9",
      INIT_6A => X"C9C9C9CAA8902841C951C95B3A8880000000000000000000008029D2C8D040D1",
      INIT_6B => X"D1D1D1D1D9D9D9D9D9D9D9D9D1D1D1D1D1D1D1D1D1D1D1D1D1D0D0D0C8D0D1C9",
      INIT_6C => X"28C9D2C9C9D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D9D9D9D1D1D1D1",
      INIT_6D => X"1818C9C9C051D2D3988000800000000000000000008000C2C94949C9C9C1A090",
      INIT_6E => X"D9D9D9D9D9D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D0D0D0C8D1D1C9C9C9C1B0",
      INIT_6F => X"C9D0D1D1D0D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_70 => X"C8515A290080808000000800000000000088001053C9D148C9C941209030C9D1",
      INIT_71 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D0D0D0D0D1D1C9C9D2C930981839C9D0",
      INIT_72 => X"D0D0D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_73 => X"80008000000000000000000000000080B152C0D1D1C8C9391818B0C9C8C8D1D1",
      INIT_74 => X"D1D1D1D1D1D1D1D1D1D1D1D1D0D0D0D0D1C8C9C941302018B1CA484850D1C180",
      INIT_75 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_76 => X"000000000000000000000080804240D1C8C8C9CA399818B0C848D0D0D0D0D1D1",
      INIT_77 => X"D1D1D1D1D1D0D0D0D0D0D0D0D0C8C9C9B09018B1CA41D1C8D0D1988080000000",
      INIT_78 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_79 => X"00000000000000008090DAC8C0D9C841D2B088184149C9C9C9C9D0D1D1D1D1D1",
      INIT_7A => X"D0D0D0D0D0D0D0C8C8D1C1A8901831CA41C9C9C9D22980000000000000000000",
      INIT_7B => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C9D1D1D1D1D1C9C8",
      INIT_7C => X"000000010080A0D248D8D040C8C9B0981030CAD2C9C9D1D0D0D0D0D1D1D1D1D1",
      INIT_7D => X"D0D0C8C8C9B8209028C1C239C9C8DA52A9008000000000000000000000000000",
      INIT_7E => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C94949C9C8D0D0C8C8",
      INIT_7F => X"000090295A4850D040C8C930A0901839D2D1C9C9C9C8D0D1D1D15149D1D1D1D1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"FFFFFB7EC000000FFD7FFFFFFFFFFFD5F5000001BFC7FFFFFFFFFFFF4FB80000",
      INITP_01 => X"000019FEE7FFFFFFFFC7FA00000001FFBBFFFFFFFFFEDFB900000073F2FFFFFF",
      INITP_02 => X"CFFF8F9FF6C0000000057FF4DFFFFFDB3FD200000000EFFA4FFFFFFFF1FE7000",
      INITP_03 => X"00000000042FFFE0F87FFFB200000000002CFFCFFFFF1FDEB00000000039BFEC",
      INITP_04 => X"7FFFFFFFFF640000000000004FFFFFFFFFFD600000000000097FFFFFFFFFDD40",
      INITP_05 => X"00000000000000003FFFFF03C00000000000000FFFFFFFFFFF00000000000002",
      INITP_06 => X"0000035FFCBC00000000000000000151FFFE900000000000000000703FFFE0E0",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B0189028C1C9C8C848C952390080800000000000000000000000000000000001",
      INIT_01 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D149494949D1D1D148C8D0C8C9C1C9CA",
      INIT_02 => X"41495150C8C8C9D239A8909828CAD2C9C9C9C8C8D0D0D0D0D0D0D0D1D1D1D1D1",
      INIT_03 => X"D1C84850C95AB180808000000000000000000000000000000000000000008008",
      INIT_04 => X"50505050D0D0D0D1D1D1D1D1515151D1D1D15148D1C840C9CACAB1989018B0C1",
      INIT_05 => X"D14840C9C1C2B11890A039C1CAC9C9C84848D0D850505050D0D0D0D150505050",
      INIT_06 => X"52C2908080800000000000000000000000000000000000000000008088395251",
      INIT_07 => X"5050505050505151D151514951494848C9D1D2C93120900820B9CAC948D0D048",
      INIT_08 => X"C9C1C1B928901028C1C2CAC9C848484850505050505050505050505050505050",
      INIT_09 => X"000000000000000000000000000000000000000000000000008842DBC9C8C840",
      INIT_0A => X"D0D1D1D1D149484849D1D1D1C1C1392810102031C2C1C9C948C85059C1108000",
      INIT_0B => X"C1B0A010182039C9C9C9C9D048505050505050505050505050505050505050D0",
      INIT_0C => X"000000000000000000000000000000000000000000001042525148D0C8C8C8C9",
      INIT_0D => X"C9C9C9C9C9C9494141A0888820B8C1C0C9C040D15140C04A9880808000000000",
      INIT_0E => X"1818A028B141C9C9C9C9C9D1C9C94848C8C8C8C8C8C8C8C8C8C8C8C9C9C9C9C9",
      INIT_0F => X"0000000000000000000000000000000000000088424948D9C8D0C840C0C9C128",
      INIT_10 => X"C938A81808902830B8C0C8C8C0D0D1C0CA5B3900808000000000000000000000",
      INIT_11 => X"90A029B1C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9",
      INIT_12 => X"0000000000000000000000000000000088415A484848C8D0C8C0C0D1C1B01888",
      INIT_13 => X"28B9C1C9C8C8C8C8D040C052D32A808000000000000000000000000000000000",
      INIT_14 => X"18A0B039C1C9C9C9C9C9C9C9C9C9C9C1C1C1C9C9C9C9C9C9C139B0A018901818",
      INIT_15 => X"0000000000000000000000008000285A40D0D04048C8C8C8C8C9C93920108888",
      INIT_16 => X"C8C8D0D0C051DA4AA10080000000000000000000000000000000000000000000",
      INIT_17 => X"18A028B0393939C1C1C1C1C1C1C1B93830A82820101010189820B038C1C9C9C8",
      INIT_18 => X"0000000000000000008008205AC1C9D148C0C8D0C8C8C8C9CAC231A918109090",
      INIT_19 => X"51D2391880800000000000000000000000000000000000000000000000000000",
      INIT_1A => X"101010101010101018181010101010102028B030B9C1C9C9D148C040C8D048C0",
      INIT_1B => X"0000000000000080904253CA5251C8C0C8C840C0C9C9C1B9B939A82098181010",
      INIT_1C => X"0080800000000000000000000000000000000000000000000101000000000000",
      INIT_1D => X"A0A0A0A0A02020A8B03038B8C1C9C9C9C9C1C1C04048D0D048C8515A4A298880",
      INIT_1E => X"0000000080002AD3CAD251C048C8C8C8C0C0C8C9C9CACACAC1B930B0A8282820",
      INIT_1F => X"0000000000000000000000000000000000000000000100000000000000000000",
      INIT_20 => X"C9C9C9C9C9C9C9D1C1C9C9C9C0C0C0C0C848C84952524AC21000000000000000",
      INIT_21 => X"00808010424B4ADA4048C8C8C8C8C8C8C0C1C1C1C9C9C9C9C9C9C9C9C9C9C9C9",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"C0C0C040C0C8C8C8C8C8C8C8D048C851D2422080000000880000000800000000",
      INIT_24 => X"80A14B4252494940C8C8C8C0C8C8C8C040404040C0C0C0C0C0C9C9C9C9C9C1C0",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"C8C8C84840404848C0D1DA4A2988800000000000000000000000000000000000",
      INIT_27 => X"CB4A4949C9C8C8C848C8C8D0D0D0C8C8C8C8C8C8C8484840C8C8C8C9C8C8C8C8",
      INIT_28 => X"00000000000000000000000000000000000000000000000000000080808080B1",
      INIT_29 => X"4850515152B91880808000000000000000000000000000000000000000000000",
      INIT_2A => X"52494948484848484848C8C848C8C8C8C8C8C8C840C8C8C8C8C8484848484848",
      INIT_2B => X"000000000000000000000000800000000000000000000000008080808098BA4A",
      INIT_2C => X"9000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"49C951494848484840C840C8C8C0C0C8C0D1C0C8C8404850C8C8C9D1524AC142",
      INIT_2E => X"00000000000000000000000000000000000000000000000080808010BA4B534A",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"C9C949C948D1C0C8C9C0C0C840C94040C94849C9C9D1D2524220080088000000",
      INIT_31 => X"0000000000000000000000000000000000000000808080000008294252D2D2C9",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"48D148C8C9C0C8C9C9CA41CADA524ACAC1B19800800000800000000000000000",
      INIT_34 => X"000000000000000000000000000000000000808000000000101831C14AC9C949",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"D048C8C9C9CA3930B12010800000808080800000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000080808080808000000810A8B049D1C9C8",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => p_7_out(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => p_7_out(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000400000000000000000000000",
      INIT_01 => X"FFFFFFFFE4000000000000000000000000000000000000005AAFEAFEA5000000",
      INIT_02 => X"000000001BFFFFFFFFFFFFFFE400000000000000000000000000000000005BFF",
      INIT_03 => X"0000000000000000000001BFFFFFFFFFFFFFFFFF900000000000000000000000",
      INIT_04 => X"FFFFFF90000000000000000000000000006FFFFFFFFFFFFFFFFFFFF900000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFF800000000000000000000000006FFFFFFFFFFFFFFFF",
      INIT_06 => X"0000000001FFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000006FFF",
      INIT_07 => X"FD000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFE4000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFF80000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000002FFFFFFFFFFFFFF",
      INIT_0A => X"0000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000B",
      INIT_0B => X"FFFFFFFFFF9000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFF400000000000007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000001FFFFFFFFFFF",
      INIT_0E => X"FFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFE00000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFAAABFFFF4000000000BFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"0000007FFFFA5400016FFFFFFFFFFFFFFFFF94000001FFFC000000001FFFFFFF",
      INIT_12 => X"AFFFFFFE406F40000000BFFE4000054001FFFFFFFFFFFFFFE4001569400AFA00",
      INIT_13 => X"FFFFFFFFFFD02FFFFFFFFFF80B80000001EFD006BFFFFF901BFFFFFFFFFFFD00",
      INIT_14 => X"1FFFFFFFFFFFE02FFFFFFFFE02FFFFFFFFFFFF81E0000002BD01BFFFFFFFFE41",
      INIT_15 => X"FFFD0400001B41FFFFFFFFFFFFFD0BFFFFFFF41FFFFFFFFFFFFFF02000000BE0",
      INIT_16 => X"07FFFFFFFFFFFFFFFF4000001C0FFFFFFFFFFFFFFF81FFFFFFC0FFFFFFFFFFFF",
      INIT_17 => X"FFFFFFF82FFFFD1FFFFFFFFFFFFFFFFE800000203FFFFFFFFFFFFFFFE47FFFFF",
      INIT_18 => X"0047FFFFFFFFFFFFFFFD000BFFF47FFFFFFFFFFFFFFFD000000051FFFFFFFFFF",
      INIT_19 => X"001BFFFD000000010FFFFFFFFFFFFFFFF00003FFF0FFFFFFFFFFFFFFFF000000",
      INIT_1A => X"00FFC3FFFF800140001BFC000000002FFFFFE4005AFFFFD00002FFD1FFFFF900",
      INIT_1B => X"5AFFE9002F800000BF87FFFC06FFFFA500BC000000003FFFF900000006FFC000",
      INIT_1C => X"00000500FFFE02FFFFFFF9024000007F4BFFE06FFFFFFFE418000001047FFF90",
      INIT_1D => X"0BFFFFFFFFFFD000000400FFF81FFFFFFFFFD00000007F4FFFC2FFFFFFFFFF40",
      INIT_1E => X"FF000000BF4BF82FFFFFFFFFFFF800000410FFE0BFFFFFFFFFF8000000BF4FFF",
      INIT_1F => X"7D0BFFFFFFFFFFFFD00001FF82D0BFFFFFFFFFFFFE00001820FF81FFFFFFFFFF",
      INIT_20 => X"FFFFFFE956FD39006FFFFFFFFFFFFFE40006FFD006FFFFFFFFFFFFFF90006D28",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE7E55BFFFFFFFFFFFFFFE406FFFF96FFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFD7FFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFEBFF83FFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFC7FFFAF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFEFFF82FFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF42FFFAFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"0FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF01FFFEFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFAFFD00BFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFE0",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFBFF8007FFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF8002FFFBFFFFFFFFFFFFFFFF",
      INIT_35 => X"EFFE0001FFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFF4002FFFBFF",
      INIT_36 => X"FFFFFFFFFFFFFFAFFD0000FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFC00007FFEBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"2FFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFF800003FFFBFFFFFFFFF",
      INIT_39 => X"FFFFFBFFD000000FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFE40000",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFEFFF8000000BFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFF40000002FFFAFFFFFFFFFFFFFFFF",
      INIT_3C => X"00000000BFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFE00000001FFFEBF",
      INIT_3D => X"FFFFFFFFEBFFF4000000003FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFF8",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFEAFFFE0000000001FFFFAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"02FFFFABFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFF400000000007FFFEBFFFFFFF",
      INIT_40 => X"FFF8000000000000BFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFE0000000000",
      INIT_41 => X"FFFFFFFFFFFAFFFFE40000000000002FFFFEAFFFFFFFFFFFFFFFFFFFFFFFFEAF",
      INIT_42 => X"FABFFFFFFFFFFFFFFFFFFFFFAFFFFF900000000000000BFFFFEBFFFFFFFFFFFF",
      INIT_43 => X"0000000000BFFFFFABFFFFFFFFFFFFFFFFFFEAFFFFFB4000000000000006FFFF",
      INIT_44 => X"FFFFFFE000000000000000002FFFFFFAAFFFFFFFFFFFFFFFFAAFFFFFF8000000",
      INIT_45 => X"AFFFFFFFFFAABFFFFFFF4000000000000000000BFFFFFFEAAFFFFFFFFFFFFEAA",
      INIT_46 => X"00007FFFFFFFFFAAAAAAAAAAFFFFFFFFF900000000000000000001FFFFFFFFAA",
      INIT_47 => X"0000000000000000000BFFFFFFFFFFFFAABFFFFFFFFFFFE00000000000000000",
      INIT_48 => X"FFFFFFFFE4000000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFE4000",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFFF",
      INIT_4A => X"000000000000001BFFFFFFFFFFFFFFFFFFE40000000000000000000000000002",
      INIT_4B => X"000000000000000000000000000001BFFFFFFFFFFFFFFFFA0000000000000000",
      INIT_4C => X"FFFFFFFFA4000000000000000000000000000000000006FFFFFFFFFFFFFF9000",
      INIT_4D => X"0000000000005AFFFFFFA4000000000000000000000000000000000000005AFF",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \douta[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[8]\(7 downto 0) => \douta[8]\(7 downto 0),
      \douta[9]\(0) => \douta[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0),
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_7_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(9 downto 1),
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[8]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[8]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[8]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[8]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[8]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[8]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[8]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[8]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[9]\(0) => \ramloop[1].ram.r_n_8\
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4),
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(11 downto 10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "Estimated Power for IP     :     5.56159 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "smile_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "smile_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 10000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "smile_rom,blk_mem_gen_v8_3_6,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_3_6,Vivado 2017.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.56159 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "smile_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "smile_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
