INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim/tb_top_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder
INFO: [VRFC 10-311] analyzing module glbl
