
*** Running vivado
    with args -log alchitry_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Apr 16 08:52:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23884
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 985.707 ; gain = 466.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/datapath.sv:7]
	Parameter SLOW_CLOCK_DIV bound to: 3'b101 
	Parameter FAST_CLOCK_DIV bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/control_unit.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/control_unit.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/control_unit.sv:7]
INFO: [Synth 8-6157] synthesizing module 'register_files' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/register_files.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/register_files.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'register_files' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/register_files.sv:7]
INFO: [Synth 8-6157] synthesizing module 'player_mode' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/player_mode.sv:7]
	Parameter COLUMN_DIMENSION bound to: 5'b01000 
	Parameter ROW_DIMENSION bound to: 5'b01000 
	Parameter PIXEL_COUNT bound to: 10'b0001000000 
	Parameter BUFFER_SIZE bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'index_reverser' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/index_reverser.sv:7]
	Parameter SIZE bound to: 6 - type: integer 
	Parameter COLUMN_DIMENSION bound to: 5'b01000 
INFO: [Synth 8-6155] done synthesizing module 'index_reverser' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/index_reverser.sv:7]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/data_ram.sv:7]
	Parameter ROW_DIMENSION bound to: 5'b01000 
	Parameter COLUMN_DIMENSION bound to: 5'b01000 
	Parameter ENCODING_AMOUNT bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pn_gen' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/pn_gen.sv:7]
	Parameter SEED bound to: 33'b110010100001100001111010000011000 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/pn_gen.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner__parameterized0' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner__parameterized0' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'simple_dual_port_ram' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/simple_dual_port_ram.v:47]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter ENTRIES bound to: 16'b0000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_port_ram' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/simple_dual_port_ram.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/data_ram.sv:230]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/data_ram.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ws2812b_driver' [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/ws2812b_driver.sv:7]
	Parameter PIXEL_COUNT bound to: 10'b0001000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/ws2812b_driver.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'ws2812b_driver' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/ws2812b_driver.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'player_mode' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/player_mode.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/datapath.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-6014] Unused sequential element D_player_col_q_reg was removed.  [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/data_ram.sv:395]
WARNING: [Synth 8-6014] Unused sequential element D_update_ram_flag_q_reg was removed.  [C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.srcs/sources_1/imports/source/player_mode.sv:276]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[6] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[5] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[4] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[0] driven by constant 0
WARNING: [Synth 8-7129] Port start_button in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][0] in module alchitry_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.863 ; gain = 580.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.863 ; gain = 580.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.863 ; gain = 580.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1099.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/spyro/Downloads/Basket_Game/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/spyro/Downloads/Basket_Game/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/spyro/Downloads/Basket_Game/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/spyro/Downloads/Basket_Game/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/spyro/Downloads/Basket_Game/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1187.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1187.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1187.801 ; gain = 668.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1187.801 ; gain = 668.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1187.801 ; gain = 668.473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_gameStates_q_reg' in module 'control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'D_fsm_q_reg' in module 'data_ram'
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'ws2812b_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_gameStates_q_reg' using encoding 'sequential' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0111
                 iSTATE5 |                             0010 |                             1001
                 iSTATE2 |                             0011 |                             1010
                 iSTATE8 |                             0100 |                             1000
                 iSTATE9 |                             0101 |                             0101
                 iSTATE3 |                             0110 |                             0001
                 iSTATE1 |                             0111 |                             0010
                  iSTATE |                             1000 |                             0011
                 iSTATE0 |                             1001 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_fsm_q_reg' using encoding 'sequential' in module 'data_ram'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               01
                 iSTATE1 |                               01 |                               10
                 iSTATE0 |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'ws2812b_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1187.801 ; gain = 668.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   4 Input     32 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 14    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 30    
+---Multipliers : 
	              32x32  Multipliers := 3     
+---RAMs : 
	              128 Bit	(64 X 2 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 3     
	   4 Input   20 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 12    
	  10 Input    6 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 22    
	   6 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 18    
	   6 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 5     
	  10 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 81    
	   6 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 7     
	  10 Input    1 Bit        Muxes := 36    
	   3 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP out_sig0, operation Mode is: A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[1][0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[0][0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[6] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[5] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[4] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[0] driven by constant 0
WARNING: [Synth 8-7129] Port start_button in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_D_gameStates_q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_D_gameStates_q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_D_gameStates_q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (ram/FSM_sequential_D_fsm_q_reg[3]) is unused and will be removed from module player_mode.
WARNING: [Synth 8-3332] Sequential element (ram/FSM_sequential_D_fsm_q_reg[2]) is unused and will be removed from module player_mode.
WARNING: [Synth 8-3332] Sequential element (ram/FSM_sequential_D_fsm_q_reg[1]) is unused and will be removed from module player_mode.
WARNING: [Synth 8-3332] Sequential element (ram/FSM_sequential_D_fsm_q_reg[0]) is unused and will be removed from module player_mode.
WARNING: [Synth 8-3332] Sequential element (driver/FSM_sequential_D_state_q_reg[1]) is unused and will be removed from module player_mode.
WARNING: [Synth 8-3332] Sequential element (driver/FSM_sequential_D_state_q_reg[0]) is unused and will be removed from module player_mode.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1187.801 ; gain = 668.473
---------------------------------------------------------------------------------
 Sort Area is  out_sig0_0 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  out_sig0_0 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  out_sig0_9 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  out_sig0_9 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  out_sig0_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  out_sig0_3 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  out_sig0_a : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  out_sig0_a : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is  out_sig0_6 : 0 0 : 3101 4856 : Used 1 time 0
 Sort Area is  out_sig0_6 : 0 1 : 1755 4856 : Used 1 time 0
 Sort Area is  out_sig0_8 : 0 0 : 2759 2759 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|data_ram    | GAME_OVER_BITMAP | 64x2          | LUT            | 
|data_ram    | GAME_OVER_BITMAP | 64x2          | LUT            | 
|data_ram    | GAME_OVER_BITMAP | 64x2          | LUT            | 
+------------+------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-------------+-----------------------------+-----------+----------------------+-------------+
|Module Name  | RTL Object                  | Inference | Size (Depth x Width) | Primitives  | 
+-------------+-----------------------------+-----------+----------------------+-------------+
|alchitry_top | player_mode/ram/ram/mem_reg | Implied   | 64 x 2               | RAM64M x 1  | 
+-------------+-----------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1303.211 ; gain = 783.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1345.035 ; gain = 825.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------+-----------------------------+-----------+----------------------+-------------+
|Module Name  | RTL Object                  | Inference | Size (Depth x Width) | Primitives  | 
+-------------+-----------------------------+-----------+----------------------+-------------+
|alchitry_top | player_mode/ram/ram/mem_reg | Implied   | 64 x 2               | RAM64M x 1  | 
+-------------+-----------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.980 ; gain = 834.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.898 ; gain = 1022.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.898 ; gain = 1022.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.898 ; gain = 1022.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.898 ; gain = 1022.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.898 ; gain = 1022.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.898 ; gain = 1022.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT1   |    16|
|4     |LUT2   |    49|
|5     |LUT3   |    23|
|6     |LUT4   |    35|
|7     |LUT5   |    41|
|8     |LUT6   |   125|
|9     |RAM64M |     1|
|10    |FDPE   |     4|
|11    |FDRE   |   316|
|12    |FDSE   |    14|
|13    |IBUF   |     6|
|14    |OBUF   |    46|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.898 ; gain = 1022.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1541.898 ; gain = 934.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.898 ; gain = 1022.570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1541.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1541.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 

Synth Design complete | Checksum: f91b8035
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1541.898 ; gain = 1216.484
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1541.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spyro/Downloads/Basket_Game/build/vivado/Basket_Game.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 08:53:19 2025...
