{"Source Block": ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@180:190@HdlIdDef", "reg mb2fpgamem_data_we_reg;\nreg mb2fpgamem_ack_reg;\nreg mb2fpgamem_done_reg;\n\nreg [31:0] cycle_counter;\nreg [31:0] cycle_counter_next;\n\nwire [31:0] fpgamem2mb_op_net;\n\nassign fpgamem2mb_op_net = {28'd0, fpgamem2mb_op}; \n\n"], "Clone Blocks": [["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@182:192", "reg mb2fpgamem_done_reg;\n\nreg [31:0] cycle_counter;\nreg [31:0] cycle_counter_next;\n\nwire [31:0] fpgamem2mb_op_net;\n\nassign fpgamem2mb_op_net = {28'd0, fpgamem2mb_op}; \n\nassign mb2fpgamem_data_in = mb2fpgamem_data_in_reg;\nassign mb2fpgamem_data_we = mb2fpgamem_data_we_reg;\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@176:186", "reg [31:0] quadData3;\nreg [3:0] lsu2sgpr_dest_wr_en_reg;\n\nreg [31:0] mb2fpgamem_data_in_reg;\nreg mb2fpgamem_data_we_reg;\nreg mb2fpgamem_ack_reg;\nreg mb2fpgamem_done_reg;\n\nreg [31:0] cycle_counter;\nreg [31:0] cycle_counter_next;\n\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@177:187", "reg [3:0] lsu2sgpr_dest_wr_en_reg;\n\nreg [31:0] mb2fpgamem_data_in_reg;\nreg mb2fpgamem_data_we_reg;\nreg mb2fpgamem_ack_reg;\nreg mb2fpgamem_done_reg;\n\nreg [31:0] cycle_counter;\nreg [31:0] cycle_counter_next;\n\nwire [31:0] fpgamem2mb_op_net;\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@179:189", "reg [31:0] mb2fpgamem_data_in_reg;\nreg mb2fpgamem_data_we_reg;\nreg mb2fpgamem_ack_reg;\nreg mb2fpgamem_done_reg;\n\nreg [31:0] cycle_counter;\nreg [31:0] cycle_counter_next;\n\nwire [31:0] fpgamem2mb_op_net;\n\nassign fpgamem2mb_op_net = {28'd0, fpgamem2mb_op}; \n"]], "Diff Content": {"Delete": [], "Add": [[185, "reg mb_reset;\n"], [185, "initial mb_reset = 1'b1;\n"]]}}