0.6
2018.1
Apr  4 2018
18:43:17
/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/generic_counter.vhd,1633811253,vhdl,,,,generic_counter,,,,,,,,
/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/testbenchs/generic_counter_tb.vhd,1633793137,vhdl,,,,generic_counter_tb,,,,,,,,
/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.sim/sim_1/impl/func/xsim/generic_counter_tb_func_impl.vhd,1633811448,vhdl,,,,\fifo_generator_ramfifo__parameterized0\;\fifo_generator_top__parameterized0\;\fifo_generator_v13_1_4__parameterized0\;\fifo_generator_v13_1_4_synth__parameterized0\;\ila_sine_ltlib_v1_0_0_all_typeA__parameterized0\;\ila_sine_ltlib_v1_0_0_all_typeA__parameterized0_33\;\ila_sine_ltlib_v1_0_0_all_typeA__parameterized0_41\;\ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized0\;\ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized0_34\;\ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized0_42\;\ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized1\;\ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized1_35\;\ila_sine_ltlib_v1_0_0_all_typeA_slice__parameterized1_43\;\ila_sine_ltlib_v1_0_0_allx_typeA__parameterized0\;\ila_sine_ltlib_v1_0_0_allx_typeA__parameterized0_3\;\ila_sine_ltlib_v1_0_0_allx_typeA__parameterized1\;\ila_sine_ltlib_v1_0_0_cfglut6__parameterized0\;\ila_sine_ltlib_v1_0_0_match__parameterized0\;\ila_sine_ltlib_v1_0_0_match__parameterized0_0\;\ila_sine_ltlib_v1_0_0_match__parameterized1\;\ila_sine_xsdbs_v1_0_2_reg__parameterized15\;\ila_sine_xsdbs_v1_0_2_reg__parameterized16\;\ila_sine_xsdbs_v1_0_2_reg__parameterized17\;\ila_sine_xsdbs_v1_0_2_reg__parameterized18\;\ila_sine_xsdbs_v1_0_2_reg__parameterized30\;\ila_sine_xsdbs_v1_0_2_reg__parameterized31\;\ila_sine_xsdbs_v1_0_2_reg__parameterized32\;\ila_sine_xsdbs_v1_0_2_reg__parameterized33\;\ila_sine_xsdbs_v1_0_2_reg__parameterized34\;\ila_sine_xsdbs_v1_0_2_reg__parameterized35\;\ila_sine_xsdbs_v1_0_2_reg__parameterized36\;\ila_sine_xsdbs_v1_0_2_reg__parameterized37\;\ila_sine_xsdbs_v1_0_2_reg__parameterized38\;\ila_sine_xsdbs_v1_0_2_reg__parameterized39\;\ila_sine_xsdbs_v1_0_2_reg__parameterized40\;\ila_sine_xsdbs_v1_0_2_reg__parameterized41\;\ila_sine_xsdbs_v1_0_2_reg__parameterized43\;\ila_sine_xsdbs_v1_0_2_reg__parameterized45\;\ila_sine_xsdbs_v1_0_2_reg__parameterized48\;\ila_sine_xsdbs_v1_0_2_reg_ctl__parameterized0\;\ila_sine_xsdbs_v1_0_2_reg_ctl__parameterized1\;\ila_sine_xsdbs_v1_0_2_reg_ctl__parameterized1_19\;\ila_sine_xsdbs_v1_0_2_reg_ctl__parameterized1_22\;\ila_sine_xsdbs_v1_0_2_reg_p2s__parameterized0\;\ila_sine_xsdbs_v1_0_2_reg_p2s__parameterized1\;\ila_sine_xsdbs_v1_0_2_reg_p2s__parameterized2\;\ila_sine_xsdbs_v1_0_2_reg_p2s__parameterized3\;\ila_sine_xsdbs_v1_0_2_reg_stream__parameterized0\;\memory__parameterized0\;\rd_logic__parameterized0\;\synchronizer_ff__parameterized0\;\synchronizer_ff__parameterized0_18\;\synchronizer_ff__parameterized0_19\;\synchronizer_ff__parameterized0_20\;\synchronizer_ff__parameterized0_21\;\synchronizer_ff__parameterized0_4\;\synchronizer_ff__parameterized0_5\;\synchronizer_ff__parameterized0_6\;\wr_logic__parameterized0\;\xsdbm_v3_0_0_bus_ctl_flg__parameterized0\;\xsdbm_v3_0_0_ctl_reg__parameterized0\;\xsdbm_v3_0_0_ctl_reg__parameterized1\;\xsdbm_v3_0_0_ctl_reg__parameterized2\;\xsdbm_v3_0_0_stat_reg__parameterized0\;\xsdbm_v3_0_0_stat_reg__parameterized0_0\;clk_x_pntrs;clk_x_pntrs_7;dbg_hub;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_top;fifo_generator_v13_1_4;fifo_generator_v13_1_4_synth;ila_sine;ila_sine_blk_mem_gen_generic_cstr;ila_sine_blk_mem_gen_prim_width;ila_sine_blk_mem_gen_prim_wrapper;ila_sine_blk_mem_gen_top;ila_sine_blk_mem_gen_v8_3_6;ila_sine_blk_mem_gen_v8_3_6_synth;ila_sine_ila_v6_2_6_ila;ila_sine_ila_v6_2_6_ila_cap_addrgen;ila_sine_ila_v6_2_6_ila_cap_ctrl_legacy;ila_sine_ila_v6_2_6_ila_cap_sample_counter;ila_sine_ila_v6_2_6_ila_cap_window_counter;ila_sine_ila_v6_2_6_ila_core;ila_sine_ila_v6_2_6_ila_register;ila_sine_ila_v6_2_6_ila_reset_ctrl;ila_sine_ila_v6_2_6_ila_trace_memory;ila_sine_ila_v6_2_6_ila_trig_match;ila_sine_ila_v6_2_6_ila_trigger;ila_sine_ltlib_v1_0_0_all_typea;ila_sine_ltlib_v1_0_0_all_typea_1;ila_sine_ltlib_v1_0_0_all_typea_4;ila_sine_ltlib_v1_0_0_all_typea_6;ila_sine_ltlib_v1_0_0_all_typea_slice;ila_sine_ltlib_v1_0_0_all_typea_slice_2;ila_sine_ltlib_v1_0_0_all_typea_slice_5;ila_sine_ltlib_v1_0_0_all_typea_slice_7;ila_sine_ltlib_v1_0_0_allx_typea;ila_sine_ltlib_v1_0_0_allx_typea_nodelay;ila_sine_ltlib_v1_0_0_allx_typea_nodelay_32;ila_sine_ltlib_v1_0_0_allx_typea_nodelay_40;ila_sine_ltlib_v1_0_0_async_edge_xfer;ila_sine_ltlib_v1_0_0_async_edge_xfer_10;ila_sine_ltlib_v1_0_0_async_edge_xfer_8;ila_sine_ltlib_v1_0_0_async_edge_xfer_9;ila_sine_ltlib_v1_0_0_cfglut4;ila_sine_ltlib_v1_0_0_cfglut4_36;ila_sine_ltlib_v1_0_0_cfglut5;ila_sine_ltlib_v1_0_0_cfglut5_30;ila_sine_ltlib_v1_0_0_cfglut5_37;ila_sine_ltlib_v1_0_0_cfglut6;ila_sine_ltlib_v1_0_0_cfglut6_38;ila_sine_ltlib_v1_0_0_cfglut7;ila_sine_ltlib_v1_0_0_cfglut7_29;ila_sine_ltlib_v1_0_0_generic_memrd;ila_sine_ltlib_v1_0_0_match;ila_sine_ltlib_v1_0_0_match_nodelay;ila_sine_ltlib_v1_0_0_match_nodelay_31;ila_sine_ltlib_v1_0_0_match_nodelay_39;ila_sine_ltlib_v1_0_0_rising_edge_detection;ila_sine_ltlib_v1_0_0_rising_edge_detection_11;ila_sine_xsdbs_v1_0_2_reg_ctl;ila_sine_xsdbs_v1_0_2_reg_ctl_15;ila_sine_xsdbs_v1_0_2_reg_ctl_16;ila_sine_xsdbs_v1_0_2_reg_ctl_17;ila_sine_xsdbs_v1_0_2_reg_ctl_18;ila_sine_xsdbs_v1_0_2_reg_ctl_21;ila_sine_xsdbs_v1_0_2_reg_ctl_23;ila_sine_xsdbs_v1_0_2_reg_ctl_24;ila_sine_xsdbs_v1_0_2_reg_ctl_25;ila_sine_xsdbs_v1_0_2_reg_ctl_26;ila_sine_xsdbs_v1_0_2_reg_ctl_27;ila_sine_xsdbs_v1_0_2_reg_p2s;ila_sine_xsdbs_v1_0_2_reg_stat;ila_sine_xsdbs_v1_0_2_reg_stat_12;ila_sine_xsdbs_v1_0_2_reg_stat_13;ila_sine_xsdbs_v1_0_2_reg_stat_14;ila_sine_xsdbs_v1_0_2_reg_stat_20;ila_sine_xsdbs_v1_0_2_reg_stat_28;ila_sine_xsdbs_v1_0_2_reg_stream;ila_sine_xsdbs_v1_0_2_xsdbs;ltlib_v1_0_0_bscan;memory;rd_bin_cntr;rd_bin_cntr_17;rd_fwft;rd_logic;rd_status_flags_as;rd_status_flags_as_16;reset_blk_ramfifo;reset_blk_ramfifo_8;sine_lut;sinewave_gen_top;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;wr_bin_cntr;wr_bin_cntr_15;wr_logic;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,,,,,,
/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.sim/sim_1/impl/func/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
