{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417774249446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417774249462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 11:10:49 2014 " "Processing started: Fri Dec 05 11:10:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417774249462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417774249462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_control_ISSI -c memory_control_ISSI " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_control_ISSI -c memory_control_ISSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417774249462 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417774249696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_control_issi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_control_issi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_control_ISSI " "Found entity 1: memory_control_ISSI" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417774249727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417774249727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_issi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_issi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_control-memory_arch " "Found design unit 1: mem_control-memory_arch" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417774250118 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417774250118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417774250118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anuncio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anuncio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anuncio-anuncio_arch " "Found design unit 1: anuncio-anuncio_arch" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417774250118 ""} { "Info" "ISGN_ENTITY_NAME" "1 anuncio " "Found entity 1: anuncio" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417774250118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417774250118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_control_ISSI " "Elaborating entity \"memory_control_ISSI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417774250134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control mem_control:inst " "Elaborating entity \"mem_control\" for hierarchy \"mem_control:inst\"" {  } { { "memory_control_ISSI.bdf" "inst" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 88 984 1256 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417774250149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anuncio anuncio:inst2 " "Elaborating entity \"anuncio\" for hierarchy \"anuncio:inst2\"" {  } { { "memory_control_ISSI.bdf" "inst2" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 96 304 552 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417774250149 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado anuncio.vhd(111) " "VHDL Process Statement warning at anuncio.vhd(111): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[28\] anuncio.vhd(247) " "Inferred latch for \"display_s\[28\]\" at anuncio.vhd(247)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[29\] anuncio.vhd(247) " "Inferred latch for \"display_s\[29\]\" at anuncio.vhd(247)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[30\] anuncio.vhd(247) " "Inferred latch for \"display_s\[30\]\" at anuncio.vhd(247)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[31\] anuncio.vhd(247) " "Inferred latch for \"display_s\[31\]\" at anuncio.vhd(247)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[24\] anuncio.vhd(244) " "Inferred latch for \"display_s\[24\]\" at anuncio.vhd(244)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[25\] anuncio.vhd(244) " "Inferred latch for \"display_s\[25\]\" at anuncio.vhd(244)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[26\] anuncio.vhd(244) " "Inferred latch for \"display_s\[26\]\" at anuncio.vhd(244)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[27\] anuncio.vhd(244) " "Inferred latch for \"display_s\[27\]\" at anuncio.vhd(244)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[20\] anuncio.vhd(241) " "Inferred latch for \"display_s\[20\]\" at anuncio.vhd(241)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[21\] anuncio.vhd(241) " "Inferred latch for \"display_s\[21\]\" at anuncio.vhd(241)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[22\] anuncio.vhd(241) " "Inferred latch for \"display_s\[22\]\" at anuncio.vhd(241)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[23\] anuncio.vhd(241) " "Inferred latch for \"display_s\[23\]\" at anuncio.vhd(241)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[16\] anuncio.vhd(238) " "Inferred latch for \"display_s\[16\]\" at anuncio.vhd(238)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[17\] anuncio.vhd(238) " "Inferred latch for \"display_s\[17\]\" at anuncio.vhd(238)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[18\] anuncio.vhd(238) " "Inferred latch for \"display_s\[18\]\" at anuncio.vhd(238)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250149 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[19\] anuncio.vhd(238) " "Inferred latch for \"display_s\[19\]\" at anuncio.vhd(238)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[12\] anuncio.vhd(235) " "Inferred latch for \"display_s\[12\]\" at anuncio.vhd(235)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[13\] anuncio.vhd(235) " "Inferred latch for \"display_s\[13\]\" at anuncio.vhd(235)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[14\] anuncio.vhd(235) " "Inferred latch for \"display_s\[14\]\" at anuncio.vhd(235)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[15\] anuncio.vhd(235) " "Inferred latch for \"display_s\[15\]\" at anuncio.vhd(235)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[8\] anuncio.vhd(232) " "Inferred latch for \"display_s\[8\]\" at anuncio.vhd(232)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[9\] anuncio.vhd(232) " "Inferred latch for \"display_s\[9\]\" at anuncio.vhd(232)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[10\] anuncio.vhd(232) " "Inferred latch for \"display_s\[10\]\" at anuncio.vhd(232)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[11\] anuncio.vhd(232) " "Inferred latch for \"display_s\[11\]\" at anuncio.vhd(232)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[4\] anuncio.vhd(229) " "Inferred latch for \"display_s\[4\]\" at anuncio.vhd(229)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[5\] anuncio.vhd(229) " "Inferred latch for \"display_s\[5\]\" at anuncio.vhd(229)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[6\] anuncio.vhd(229) " "Inferred latch for \"display_s\[6\]\" at anuncio.vhd(229)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[7\] anuncio.vhd(229) " "Inferred latch for \"display_s\[7\]\" at anuncio.vhd(229)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[0\] anuncio.vhd(226) " "Inferred latch for \"display_s\[0\]\" at anuncio.vhd(226)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[1\] anuncio.vhd(226) " "Inferred latch for \"display_s\[1\]\" at anuncio.vhd(226)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[2\] anuncio.vhd(226) " "Inferred latch for \"display_s\[2\]\" at anuncio.vhd(226)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[3\] anuncio.vhd(226) " "Inferred latch for \"display_s\[3\]\" at anuncio.vhd(226)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[8\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[8\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[9\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[9\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[10\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[10\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[11\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[11\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[12\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[12\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[13\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[13\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[14\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[14\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[15\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[15\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[16\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[16\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[17\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[17\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[0\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[0\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[1\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[1\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[2\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[2\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[3\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[3\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[4\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[4\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[5\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[5\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[6\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[6\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[7\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[7\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[0\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[0\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[1\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[1\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[2\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[2\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[3\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[3\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[4\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[4\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[5\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[5\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[6\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[6\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[7\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[7\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[8\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[8\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[9\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[9\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[10\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[10\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[11\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[11\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[12\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[12\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[13\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[13\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[14\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[14\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[15\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[15\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[16\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[16\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[17\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[17\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[0\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[0\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[1\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[1\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[2\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[2\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[3\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[3\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[4\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[4\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[5\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[5\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[6\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[6\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[7\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[7\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774250165 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst1 " "Elaborating entity \"7447\" for hierarchy \"7447:inst1\"" {  } { { "memory_control_ISSI.bdf" "inst1" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 448 208 328 608 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417774250196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst1 " "Elaborated megafunction instantiation \"7447:inst1\"" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 448 208 328 608 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417774250196 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[0\] anuncio:inst2\|LedR_o\[0\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[0\]\" to the node \"anuncio:inst2\|LedR_o\[0\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774250681 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[1\] anuncio:inst2\|LedR_o\[1\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[1\]\" to the node \"anuncio:inst2\|LedR_o\[1\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774250681 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[2\] anuncio:inst2\|LedR_o\[2\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[2\]\" to the node \"anuncio:inst2\|LedR_o\[2\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774250681 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[3\] anuncio:inst2\|LedR_o\[3\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[3\]\" to the node \"anuncio:inst2\|LedR_o\[3\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774250681 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[4\] anuncio:inst2\|LedR_o\[4\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[4\]\" to the node \"anuncio:inst2\|LedR_o\[4\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774250681 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[5\] anuncio:inst2\|LedR_o\[5\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[5\]\" to the node \"anuncio:inst2\|LedR_o\[5\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774250681 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[6\] anuncio:inst2\|LedR_o\[6\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[6\]\" to the node \"anuncio:inst2\|LedR_o\[6\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774250681 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[7\] anuncio:inst2\|LedR_o\[7\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[7\]\" to the node \"anuncio:inst2\|LedR_o\[7\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774250681 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1417774250681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[16\] " "Latch anuncio:inst2\|LedR_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[17\] " "Latch anuncio:inst2\|LedR_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[0\] " "Latch anuncio:inst2\|LedR_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[1\] " "Latch anuncio:inst2\|LedR_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[2\] " "Latch anuncio:inst2\|LedR_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[3\] " "Latch anuncio:inst2\|LedR_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[4\] " "Latch anuncio:inst2\|LedR_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[5\] " "Latch anuncio:inst2\|LedR_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[6\] " "Latch anuncio:inst2\|LedR_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[7\] " "Latch anuncio:inst2\|LedR_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[8\] " "Latch anuncio:inst2\|LedR_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[9\] " "Latch anuncio:inst2\|LedR_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[10\] " "Latch anuncio:inst2\|LedR_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[12\] " "Latch anuncio:inst2\|LedR_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[14\] " "Latch anuncio:inst2\|LedR_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[1\] " "Latch anuncio:inst2\|display_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[3\] " "Latch anuncio:inst2\|display_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[0\] " "Latch anuncio:inst2\|display_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[2\] " "Latch anuncio:inst2\|display_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[5\] " "Latch anuncio:inst2\|display_s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[7\] " "Latch anuncio:inst2\|display_s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[4\] " "Latch anuncio:inst2\|display_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[6\] " "Latch anuncio:inst2\|display_s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[19\] " "Latch anuncio:inst2\|display_s\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[17\] " "Latch anuncio:inst2\|display_s\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[18\] " "Latch anuncio:inst2\|display_s\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[16\] " "Latch anuncio:inst2\|display_s\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[23\] " "Latch anuncio:inst2\|display_s\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[21\] " "Latch anuncio:inst2\|display_s\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[22\] " "Latch anuncio:inst2\|display_s\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[20\] " "Latch anuncio:inst2\|display_s\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[27\] " "Latch anuncio:inst2\|display_s\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[25\] " "Latch anuncio:inst2\|display_s\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[26\] " "Latch anuncio:inst2\|display_s\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[24\] " "Latch anuncio:inst2\|display_s\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[31\] " "Latch anuncio:inst2\|display_s\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[29\] " "Latch anuncio:inst2\|display_s\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[30\] " "Latch anuncio:inst2\|display_s\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[28\] " "Latch anuncio:inst2\|display_s\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[9\] " "Latch anuncio:inst2\|display_s\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[11\] " "Latch anuncio:inst2\|display_s\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[8\] " "Latch anuncio:inst2\|display_s\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[10\] " "Latch anuncio:inst2\|display_s\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[13\] " "Latch anuncio:inst2\|display_s\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[15\] " "Latch anuncio:inst2\|display_s\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[14\] " "Latch anuncio:inst2\|display_s\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[12\] " "Latch anuncio:inst2\|display_s\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oMEM\[0\]_1968 " "Latch anuncio:inst2\|Data_oMEM\[0\]_1968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774250696 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774250696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L_B_M VCC " "Pin \"L_B_M\" is stuck at VCC" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 208 1288 1464 224 "L_B_M" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774250837 "|memory_control_ISSI|L_B_M"} { "Warning" "WMLS_MLS_STUCK_PIN" "U_B_M GND " "Pin \"U_B_M\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 224 1288 1464 240 "U_B_M" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774250837 "|memory_control_ISSI|U_B_M"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG5 GND " "Pin \"LEDG5\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 824 -216 -40 840 "LEDG5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774250837 "|memory_control_ISSI|LEDG5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG6 GND " "Pin \"LEDG6\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 840 -216 -40 856 "LEDG6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774250837 "|memory_control_ISSI|LEDG6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR11 GND " "Pin \"LEDR11\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 544 -232 -56 560 "LEDR11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774250837 "|memory_control_ISSI|LEDR11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR13 GND " "Pin \"LEDR13\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 576 -232 -56 592 "LEDR13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774250837 "|memory_control_ISSI|LEDR13"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR15 GND " "Pin \"LEDR15\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 608 -232 -56 624 "LEDR15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774250837 "|memory_control_ISSI|LEDR15"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417774250837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417774251118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417774251118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417774251196 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417774251196 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1417774251196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "387 " "Implemented 387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417774251196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417774251196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417774251212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 11:10:51 2014 " "Processing ended: Fri Dec 05 11:10:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417774251212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417774251212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417774251212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417774251212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417774252181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417774252181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 11:10:51 2014 " "Processing started: Fri Dec 05 11:10:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417774252181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1417774252181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off memory_control_ISSI -c memory_control_ISSI " "Command: quartus_fit --read_settings_files=off --write_settings_files=off memory_control_ISSI -c memory_control_ISSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1417774252181 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1417774252228 ""}
{ "Info" "0" "" "Project  = memory_control_ISSI" {  } {  } 0 0 "Project  = memory_control_ISSI" 0 0 "Fitter" 0 0 1417774252228 ""}
{ "Info" "0" "" "Revision = memory_control_ISSI" {  } {  } 0 0 "Revision = memory_control_ISSI" 0 0 "Fitter" 0 0 1417774252228 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1417774252306 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "memory_control_ISSI EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"memory_control_ISSI\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1417774252306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417774252337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417774252337 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1417774253415 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1417774253431 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417774253899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417774253899 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1417774253899 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417774253915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 698 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417774253915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 699 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417774253915 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1417774253915 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1417774254134 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memory_control_ISSI.sdc " "Synopsys Design Constraints File file not found: 'memory_control_ISSI.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1417774254134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1417774254134 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|WrE~0  from: datac  to: combout " "Cell: inst2\|WrE~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774254149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|WrE~0  from: datad  to: combout " "Cell: inst2\|WrE~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774254149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[11\]~87  from: dataa  to: combout " "Cell: inst2\|display_s\[11\]~87  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774254149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[11\]~87  from: datab  to: combout " "Cell: inst2\|display_s\[11\]~87  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774254149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[19\]~86  from: dataa  to: combout " "Cell: inst2\|display_s\[19\]~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774254149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[19\]~86  from: datab  to: combout " "Cell: inst2\|display_s\[19\]~86  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774254149 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1417774254149 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1417774254149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_50MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_50MHz } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50MHz" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 32 32 200 48 "clk_50MHz" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key2 (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Automatically promoted node key2 (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 168 32 200 184 "key2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|k1_s  " "Automatically promoted node anuncio:inst2\|k1_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|Add_s\[0\] " "Destination node anuncio:inst2\|Add_s\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 104 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|Add_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|Add_s\[1\] " "Destination node anuncio:inst2\|Add_s\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 104 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|Add_s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|Add_s\[2\] " "Destination node anuncio:inst2\|Add_s\[2\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 104 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|Add_s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|k1_s~1 " "Destination node anuncio:inst2\|k1_s~1" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|k1_s~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|k1_s~2 " "Destination node anuncio:inst2\|k1_s~2" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|k1_s~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG7 " "Destination node LEDG7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG7 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG7" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 856 -216 -40 872 "LEDG7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|k1_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|WrE~0  " "Automatically promoted node anuncio:inst2\|WrE~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M0 " "Destination node ADD_M0" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M0" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 360 1608 1784 376 "ADD_M0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M1 " "Destination node ADD_M1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M1" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 376 1608 1784 392 "ADD_M1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M2 " "Destination node ADD_M2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M2" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 392 1608 1784 408 "ADD_M2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M3 " "Destination node ADD_M3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M3" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 408 1608 1784 424 "ADD_M3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M4 " "Destination node ADD_M4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M4 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M4" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 424 1608 1784 440 "ADD_M4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M5 " "Destination node ADD_M5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M5 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M5" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 440 1608 1784 456 "ADD_M5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M6 " "Destination node ADD_M6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M6 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M6" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 456 1608 1784 472 "ADD_M6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M7 " "Destination node ADD_M7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M7 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M7" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 472 1608 1784 488 "ADD_M7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M8 " "Destination node ADD_M8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M8 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M8" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 488 1608 1784 504 "ADD_M8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADD_M9 " "Destination node ADD_M9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADD_M9 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD_M9" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 504 1608 1784 520 "ADD_M9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_M9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|WrE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|LedR_o\[7\]~1  " "Automatically promoted node anuncio:inst2\|LedR_o\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|estado\[1\]  " "Automatically promoted node anuncio:inst2\|estado\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|WrE~0 " "Destination node anuncio:inst2\|WrE~0" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|WrE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|WrE~1 " "Destination node anuncio:inst2\|WrE~1" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|WrE~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|WrE~2 " "Destination node anuncio:inst2\|WrE~2" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|WrE~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|k1_s~3 " "Destination node anuncio:inst2\|k1_s~3" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|k1_s~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[0\]~0 " "Destination node anuncio:inst2\|LedR_o\[0\]~0" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[7\]~1 " "Destination node anuncio:inst2\|LedR_o\[7\]~1" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[1\]~2 " "Destination node anuncio:inst2\|LedR_o\[1\]~2" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[2\]~3 " "Destination node anuncio:inst2\|LedR_o\[2\]~3" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[3\]~4 " "Destination node anuncio:inst2\|LedR_o\[3\]~4" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "anuncio:inst2\|LedR_o\[4\]~5 " "Destination node anuncio:inst2\|LedR_o\[4\]~5" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|LedR_o[4]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|display_s\[11\]~87  " "Automatically promoted node anuncio:inst2\|display_s\[11\]~87 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|display_s[11]~87 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|display_s\[15\]~76  " "Automatically promoted node anuncio:inst2\|display_s\[15\]~76 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|display_s[15]~76 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|display_s\[19\]~86  " "Automatically promoted node anuncio:inst2\|display_s\[19\]~86 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|display_s[19]~86 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|display_s\[23\]~55  " "Automatically promoted node anuncio:inst2\|display_s\[23\]~55 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|display_s[23]~55 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|display_s\[27\]~60  " "Automatically promoted node anuncio:inst2\|display_s\[27\]~60 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|display_s[27]~60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|display_s\[31\]~66  " "Automatically promoted node anuncio:inst2\|display_s\[31\]~66 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|display_s[31]~66 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|display_s\[3\]~80  " "Automatically promoted node anuncio:inst2\|display_s\[3\]~80 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|display_s[3]~80 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "anuncio:inst2\|display_s\[7\]~44  " "Automatically promoted node anuncio:inst2\|display_s\[7\]~44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417774254165 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { anuncio:inst2|display_s[7]~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417774254165 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1417774254259 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417774254259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417774254259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417774254259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417774254259 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1417774254259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1417774254259 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1417774254259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1417774254290 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1417774254290 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1417774254290 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADD0 " "Node \"ADD0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADD1 " "Node \"ADD1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADD2 " "Node \"ADD2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADD2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C_E " "Node \"C_E\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "L_B_IN " "Node \"L_B_IN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_B_IN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O_E " "Node \"O_E\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RD_Q " "Node \"RD_Q\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RD_Q" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "U_B_IN " "Node \"U_B_IN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "U_B_IN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WR_Q " "Node \"WR_Q\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WR_Q" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "W_E " "Node \"W_E\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "W_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key3 " "Node \"key3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417774254353 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1417774254353 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417774254353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1417774255759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417774255993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1417774256009 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1417774257384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417774257384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1417774257462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X44_Y0 X54_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11" {  } { { "loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} 44 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1417774258790 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1417774258790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417774259634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1417774259634 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1417774259634 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1417774259649 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417774259649 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "121 " "Found 121 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M0 0 " "Pin \"ADD_M0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M1 0 " "Pin \"ADD_M1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M2 0 " "Pin \"ADD_M2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M3 0 " "Pin \"ADD_M3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M4 0 " "Pin \"ADD_M4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M5 0 " "Pin \"ADD_M5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M6 0 " "Pin \"ADD_M6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M7 0 " "Pin \"ADD_M7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M8 0 " "Pin \"ADD_M8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M9 0 " "Pin \"ADD_M9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M10 0 " "Pin \"ADD_M10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M11 0 " "Pin \"ADD_M11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M12 0 " "Pin \"ADD_M12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M13 0 " "Pin \"ADD_M13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M14 0 " "Pin \"ADD_M14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M15 0 " "Pin \"ADD_M15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M16 0 " "Pin \"ADD_M16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M17 0 " "Pin \"ADD_M17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[15\] 0 " "Pin \"DATA_M\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[14\] 0 " "Pin \"DATA_M\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[13\] 0 " "Pin \"DATA_M\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[12\] 0 " "Pin \"DATA_M\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[11\] 0 " "Pin \"DATA_M\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[10\] 0 " "Pin \"DATA_M\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[9\] 0 " "Pin \"DATA_M\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[8\] 0 " "Pin \"DATA_M\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[7\] 0 " "Pin \"DATA_M\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[6\] 0 " "Pin \"DATA_M\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[5\] 0 " "Pin \"DATA_M\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[4\] 0 " "Pin \"DATA_M\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[3\] 0 " "Pin \"DATA_M\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[2\] 0 " "Pin \"DATA_M\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[1\] 0 " "Pin \"DATA_M\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[0\] 0 " "Pin \"DATA_M\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_E_M 0 " "Pin \"C_E_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_E_M 0 " "Pin \"W_E_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O_E_M 0 " "Pin \"O_E_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L_B_M 0 " "Pin \"L_B_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_B_M 0 " "Pin \"U_B_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG0 0 " "Pin \"LEDG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG1 0 " "Pin \"LEDG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG2 0 " "Pin \"LEDG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG3 0 " "Pin \"LEDG3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG4 0 " "Pin \"LEDG4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG5 0 " "Pin \"LEDG5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG6 0 " "Pin \"LEDG6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG7 0 " "Pin \"LEDG7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR16 0 " "Pin \"LEDR16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR17 0 " "Pin \"LEDR17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR0 0 " "Pin \"LEDR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR1 0 " "Pin \"LEDR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR2 0 " "Pin \"LEDR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR3 0 " "Pin \"LEDR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR4 0 " "Pin \"LEDR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR5 0 " "Pin \"LEDR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR6 0 " "Pin \"LEDR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7 0 " "Pin \"LEDR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR8 0 " "Pin \"LEDR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR9 0 " "Pin \"LEDR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR10 0 " "Pin \"LEDR10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR11 0 " "Pin \"LEDR11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR12 0 " "Pin \"LEDR12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR13 0 " "Pin \"LEDR13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR14 0 " "Pin \"LEDR14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR15 0 " "Pin \"LEDR15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_0 0 " "Pin \"HEX0_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_1 0 " "Pin \"HEX0_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_2 0 " "Pin \"HEX0_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_3 0 " "Pin \"HEX0_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_4 0 " "Pin \"HEX0_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_5 0 " "Pin \"HEX0_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_6 0 " "Pin \"HEX0_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_0 0 " "Pin \"HEX1_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_1 0 " "Pin \"HEX4_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_2 0 " "Pin \"HEX4_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_3 0 " "Pin \"HEX4_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_4 0 " "Pin \"HEX4_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_5 0 " "Pin \"HEX4_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_6 0 " "Pin \"HEX4_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_0 0 " "Pin \"HEX5_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_1 0 " "Pin \"HEX5_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_2 0 " "Pin \"HEX5_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_3 0 " "Pin \"HEX5_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_4 0 " "Pin \"HEX5_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_5 0 " "Pin \"HEX5_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_6 0 " "Pin \"HEX5_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_0 0 " "Pin \"HEX6_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_1 0 " "Pin \"HEX6_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_2 0 " "Pin \"HEX6_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_3 0 " "Pin \"HEX6_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_4 0 " "Pin \"HEX6_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_5 0 " "Pin \"HEX6_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_6 0 " "Pin \"HEX6_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_0 0 " "Pin \"HEX7_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_1 0 " "Pin \"HEX7_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_2 0 " "Pin \"HEX7_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_3 0 " "Pin \"HEX7_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_4 0 " "Pin \"HEX7_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_5 0 " "Pin \"HEX7_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_6 0 " "Pin \"HEX7_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_2 0 " "Pin \"HEX1_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_3 0 " "Pin \"HEX1_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_4 0 " "Pin \"HEX1_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_5 0 " "Pin \"HEX1_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_6 0 " "Pin \"HEX1_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_0 0 " "Pin \"HEX2_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_1 0 " "Pin \"HEX2_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_2 0 " "Pin \"HEX2_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_3 0 " "Pin \"HEX2_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_4 0 " "Pin \"HEX2_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_5 0 " "Pin \"HEX2_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_6 0 " "Pin \"HEX2_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_0 0 " "Pin \"HEX3_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_1 0 " "Pin \"HEX3_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_2 0 " "Pin \"HEX3_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_3 0 " "Pin \"HEX3_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_4 0 " "Pin \"HEX3_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_5 0 " "Pin \"HEX3_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_6 0 " "Pin \"HEX3_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_0 0 " "Pin \"HEX4_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_1 0 " "Pin \"HEX1_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417774259665 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1417774259665 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417774259868 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417774259884 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417774260103 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417774260399 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1417774260524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.fit.smsg " "Generated suppressed messages file C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1417774260603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417774260774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 11:11:00 2014 " "Processing ended: Fri Dec 05 11:11:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417774260774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417774260774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417774260774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1417774260774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1417774261651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417774261651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 11:11:01 2014 " "Processing started: Fri Dec 05 11:11:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417774261651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1417774261651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off memory_control_ISSI -c memory_control_ISSI " "Command: quartus_asm --read_settings_files=off --write_settings_files=off memory_control_ISSI -c memory_control_ISSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1417774261651 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1417774262870 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1417774262917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417774263401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 11:11:03 2014 " "Processing ended: Fri Dec 05 11:11:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417774263401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417774263401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417774263401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1417774263401 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1417774263995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1417774264339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 11:11:04 2014 " "Processing started: Fri Dec 05 11:11:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417774264339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417774264339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta memory_control_ISSI -c memory_control_ISSI " "Command: quartus_sta memory_control_ISSI -c memory_control_ISSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417774264339 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1417774264386 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417774264526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417774264573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417774264573 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1417774264651 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memory_control_ISSI.sdc " "Synopsys Design Constraints File file not found: 'memory_control_ISSI.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1417774264667 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key0 key0 " "create_clock -period 1.000 -name key0 key0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name anuncio:inst2\|k1_s anuncio:inst2\|k1_s " "create_clock -period 1.000 -name anuncio:inst2\|k1_s anuncio:inst2\|k1_s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key2 key2 " "create_clock -period 1.000 -name key2 key2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name anuncio:inst2\|estado\[0\] anuncio:inst2\|estado\[0\] " "create_clock -period 1.000 -name anuncio:inst2\|estado\[0\] anuncio:inst2\|estado\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name anuncio:inst2\|estado\[1\] anuncio:inst2\|estado\[1\] " "create_clock -period 1.000 -name anuncio:inst2\|estado\[1\] anuncio:inst2\|estado\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|WrE~0  from: datac  to: combout " "Cell: inst2\|WrE~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|WrE~0  from: datad  to: combout " "Cell: inst2\|WrE~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[11\]~87  from: dataa  to: combout " "Cell: inst2\|display_s\[11\]~87  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[11\]~87  from: datac  to: combout " "Cell: inst2\|display_s\[11\]~87  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[19\]~86  from: datab  to: combout " "Cell: inst2\|display_s\[19\]~86  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[19\]~86  from: datad  to: combout " "Cell: inst2\|display_s\[19\]~86  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264667 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1417774264667 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1417774264667 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1417774264683 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417774264698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.964 " "Worst-case setup slack is -4.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.964      -343.659 anuncio:inst2\|k1_s  " "   -4.964      -343.659 anuncio:inst2\|k1_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.869       -10.625 clk_50MHz  " "   -1.869       -10.625 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459        -1.540 anuncio:inst2\|estado\[1\]  " "   -0.459        -1.540 anuncio:inst2\|estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439        -0.540 anuncio:inst2\|estado\[0\]  " "   -0.439        -0.540 anuncio:inst2\|estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084         0.000 key2  " "    0.084         0.000 key2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.109         0.000 key0  " "    3.109         0.000 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417774264698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.888 " "Worst-case hold slack is -3.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.888      -141.226 anuncio:inst2\|estado\[0\]  " "   -3.888      -141.226 anuncio:inst2\|estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.826      -129.307 anuncio:inst2\|estado\[1\]  " "   -3.826      -129.307 anuncio:inst2\|estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.601        -6.440 key0  " "   -3.601        -6.440 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.172      -117.323 anuncio:inst2\|k1_s  " "   -2.172      -117.323 anuncio:inst2\|k1_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.719        -9.963 clk_50MHz  " "   -1.719        -9.963 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 key2  " "    0.391         0.000 key2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.016 " "Worst-case recovery slack is 2.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.016         0.000 anuncio:inst2\|estado\[1\]  " "    2.016         0.000 anuncio:inst2\|estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.603 " "Worst-case removal slack is -3.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.603       -24.382 anuncio:inst2\|estado\[1\]  " "   -3.603       -24.382 anuncio:inst2\|estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -8.380 clk_50MHz  " "   -1.380        -8.380 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 key0  " "   -1.222        -3.222 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 key2  " "   -1.222        -3.222 key2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -94.000 anuncio:inst2\|k1_s  " "   -0.500       -94.000 anuncio:inst2\|k1_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 anuncio:inst2\|estado\[0\]  " "    0.500         0.000 anuncio:inst2\|estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 anuncio:inst2\|estado\[1\]  " "    0.500         0.000 anuncio:inst2\|estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417774264714 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1417774264917 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1417774264917 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|WrE~0  from: datac  to: combout " "Cell: inst2\|WrE~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|WrE~0  from: datad  to: combout " "Cell: inst2\|WrE~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[11\]~87  from: dataa  to: combout " "Cell: inst2\|display_s\[11\]~87  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[11\]~87  from: datac  to: combout " "Cell: inst2\|display_s\[11\]~87  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[19\]~86  from: datab  to: combout " "Cell: inst2\|display_s\[19\]~86  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|display_s\[19\]~86  from: datad  to: combout " "Cell: inst2\|display_s\[19\]~86  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264933 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1417774264933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417774264933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.807 " "Worst-case setup slack is -1.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807      -115.303 anuncio:inst2\|k1_s  " "   -1.807      -115.303 anuncio:inst2\|k1_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264        -0.875 clk_50MHz  " "   -0.264        -0.875 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066        -0.126 anuncio:inst2\|estado\[1\]  " "   -0.066        -0.126 anuncio:inst2\|estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254         0.000 anuncio:inst2\|estado\[0\]  " "    0.254         0.000 anuncio:inst2\|estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541         0.000 key2  " "    0.541         0.000 key2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.018         0.000 key0  " "    2.018         0.000 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417774264948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.176 " "Worst-case hold slack is -2.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.176       -79.948 anuncio:inst2\|estado\[0\]  " "   -2.176       -79.948 anuncio:inst2\|estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.107       -74.227 anuncio:inst2\|estado\[1\]  " "   -2.107       -74.227 anuncio:inst2\|estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976        -3.614 key0  " "   -1.976        -3.614 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475       -90.575 anuncio:inst2\|k1_s  " "   -1.475       -90.575 anuncio:inst2\|k1_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.256        -7.382 clk_50MHz  " "   -1.256        -7.382 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 key2  " "    0.215         0.000 key2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417774264979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.502 " "Worst-case recovery slack is 1.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.502         0.000 anuncio:inst2\|estado\[1\]  " "    1.502         0.000 anuncio:inst2\|estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774264995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417774264995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.949 " "Worst-case removal slack is -1.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.949       -13.162 anuncio:inst2\|estado\[1\]  " "   -1.949       -13.162 anuncio:inst2\|estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417774265011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -8.380 clk_50MHz  " "   -1.380        -8.380 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 key0  " "   -1.222        -3.222 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 key2  " "   -1.222        -3.222 key2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -94.000 anuncio:inst2\|k1_s  " "   -0.500       -94.000 anuncio:inst2\|k1_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 anuncio:inst2\|estado\[0\]  " "    0.500         0.000 anuncio:inst2\|estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 anuncio:inst2\|estado\[1\]  " "    0.500         0.000 anuncio:inst2\|estado\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417774265026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417774265026 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1417774265370 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417774265433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417774265433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417774265558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 11:11:05 2014 " "Processing ended: Fri Dec 05 11:11:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417774265558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417774265558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417774265558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417774265558 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 138 s " "Quartus II Full Compilation was successful. 0 errors, 138 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417774266284 ""}
