{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715533451962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715533451962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 22:34:11 2024 " "Processing started: Sun May 12 22:34:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715533451962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715533451962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715533451962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715533453142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper_001 " "Found entity 1: SoC_irq_mapper_001" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453493 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux_001 " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux_001 " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_012.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_012.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_012.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_012.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_012_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_012_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_012.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453573 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_012 " "Found entity 2: SoC_mm_interconnect_0_id_router_012" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_012.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_012.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_008.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_008.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_008_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_008_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453583 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_008 " "Found entity 2: SoC_mm_interconnect_0_id_router_008" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_007.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_007.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_007_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_007_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453583 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_007 " "Found entity 2: SoC_mm_interconnect_0_id_router_007" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_004.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_004.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_004_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_004_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453593 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_004 " "Found entity 2: SoC_mm_interconnect_0_id_router_004" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453603 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_003 " "Found entity 2: SoC_mm_interconnect_0_id_router_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453613 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_001 " "Found entity 2: SoC_mm_interconnect_0_id_router_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453623 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router " "Found entity 2: SoC_mm_interconnect_0_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453623 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router_003 " "Found entity 2: SoC_mm_interconnect_0_addr_router_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453633 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router_002 " "Found entity 2: SoC_mm_interconnect_0_addr_router_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453643 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router_001 " "Found entity 2: SoC_mm_interconnect_0_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715533453653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453653 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router " "Found entity 2: SoC_mm_interconnect_0_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_fifo_0.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/soc_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_fifo_0_single_clock_fifo " "Found entity 1: SoC_fifo_0_single_clock_fifo" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453713 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_fifo_0_scfifo_with_controls " "Found entity 2: SoC_fifo_0_scfifo_with_controls" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453713 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_fifo_0 " "Found entity 3: SoC_fifo_0" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_register_bank_a_module " "Found entity 1: SoC_cpu_1_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_1_register_bank_b_module " "Found entity 2: SoC_cpu_1_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_1_nios2_oci_debug " "Found entity 3: SoC_cpu_1_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_1_ociram_sp_ram_module " "Found entity 4: SoC_cpu_1_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_1_nios2_ocimem " "Found entity 5: SoC_cpu_1_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_1_nios2_avalon_reg " "Found entity 6: SoC_cpu_1_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_1_nios2_oci_break " "Found entity 7: SoC_cpu_1_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_1_nios2_oci_xbrk " "Found entity 8: SoC_cpu_1_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_1_nios2_oci_dbrk " "Found entity 9: SoC_cpu_1_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_1_nios2_oci_itrace " "Found entity 10: SoC_cpu_1_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_1_nios2_oci_td_mode " "Found entity 11: SoC_cpu_1_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_1_nios2_oci_dtrace " "Found entity 12: SoC_cpu_1_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_1_nios2_oci_compute_input_tm_cnt " "Found entity 13: SoC_cpu_1_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_1_nios2_oci_fifo_wrptr_inc " "Found entity 14: SoC_cpu_1_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_1_nios2_oci_fifo_cnt_inc " "Found entity 15: SoC_cpu_1_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_1_nios2_oci_fifo " "Found entity 16: SoC_cpu_1_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_1_nios2_oci_pib " "Found entity 17: SoC_cpu_1_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_1_nios2_oci_im " "Found entity 18: SoC_cpu_1_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_1_nios2_performance_monitors " "Found entity 19: SoC_cpu_1_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_1_nios2_oci " "Found entity 20: SoC_cpu_1_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_1 " "Found entity 21: SoC_cpu_1" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_1_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_tck " "Found entity 1: SoC_cpu_1_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_1_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_oci_test_bench " "Found entity 1: SoC_cpu_1_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_test_bench " "Found entity 1: SoC_cpu_1_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_1 " "Found entity 1: SoC_data_mem_1" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_1 " "Found entity 1: SoC_ins_mem_1" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer_0 " "Found entity 1: SoC_timer_0" {  } { { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_0_sim_scfifo_w " "Found entity 1: SoC_jtag_uart_0_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453823 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_0_scfifo_w " "Found entity 2: SoC_jtag_uart_0_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453823 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_0_sim_scfifo_r " "Found entity 3: SoC_jtag_uart_0_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453823 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_0_scfifo_r " "Found entity 4: SoC_jtag_uart_0_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453823 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_0 " "Found entity 5: SoC_jtag_uart_0" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_register_bank_a_module " "Found entity 1: SoC_cpu_0_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_0_register_bank_b_module " "Found entity 2: SoC_cpu_0_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_0_nios2_oci_debug " "Found entity 3: SoC_cpu_0_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_0_ociram_sp_ram_module " "Found entity 4: SoC_cpu_0_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_0_nios2_ocimem " "Found entity 5: SoC_cpu_0_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_0_nios2_avalon_reg " "Found entity 6: SoC_cpu_0_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_0_nios2_oci_break " "Found entity 7: SoC_cpu_0_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_0_nios2_oci_xbrk " "Found entity 8: SoC_cpu_0_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_0_nios2_oci_dbrk " "Found entity 9: SoC_cpu_0_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_0_nios2_oci_itrace " "Found entity 10: SoC_cpu_0_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_0_nios2_oci_td_mode " "Found entity 11: SoC_cpu_0_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_0_nios2_oci_dtrace " "Found entity 12: SoC_cpu_0_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: SoC_cpu_0_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: SoC_cpu_0_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_0_nios2_oci_fifo_cnt_inc " "Found entity 15: SoC_cpu_0_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_0_nios2_oci_fifo " "Found entity 16: SoC_cpu_0_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_0_nios2_oci_pib " "Found entity 17: SoC_cpu_0_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_0_nios2_oci_im " "Found entity 18: SoC_cpu_0_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_0_nios2_performance_monitors " "Found entity 19: SoC_cpu_0_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_0_nios2_oci " "Found entity 20: SoC_cpu_0_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_0 " "Found entity 21: SoC_cpu_0" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_0_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_tck " "Found entity 1: SoC_cpu_0_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_0_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_oci_test_bench " "Found entity 1: SoC_cpu_0_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_test_bench " "Found entity 1: SoC_cpu_0_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_0 " "Found entity 1: SoC_data_mem_0" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_0 " "Found entity 1: SoC_ins_mem_0" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "SoC/synthesis/toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533453923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533453923 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1605) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1605): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715533453953 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1607) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1607): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715533453953 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1763) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1763): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715533453953 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(2587) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(2587): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715533453963 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1605) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1605): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715533454004 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1607) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1607): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715533454004 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1763) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1763): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715533454004 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(2587) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(2587): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715533454014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715533454417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst4 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst4\"" {  } { { "SoC/synthesis/toplevel.bdf" "inst4" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_0 SoC:inst4\|SoC_ins_mem_0:ins_mem_0 " "Elaborating entity \"SoC_ins_mem_0\" for hierarchy \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_0.hex " "Parameter \"init_file\" = \"SoC_ins_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454566 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533454566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43c1 " "Found entity 1: altsyncram_43c1" {  } { { "db/altsyncram_43c1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_43c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533454746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533454746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43c1 SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated " "Elaborating entity \"altsyncram_43c1\" for hierarchy \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533454916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533454916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_43c1.tdf" "decode3" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_43c1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533454926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533455086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533455086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_43c1.tdf" "mux2" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_43c1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_0 SoC:inst4\|SoC_data_mem_0:data_mem_0 " "Elaborating entity \"SoC_data_mem_0\" for hierarchy \"SoC:inst4\|SoC_data_mem_0:data_mem_0\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst4\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst4\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst4\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_0.hex " "Parameter \"init_file\" = \"SoC_data_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455276 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533455276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2c1 " "Found entity 1: altsyncram_f2c1" {  } { { "db/altsyncram_f2c1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_f2c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533455456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533455456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2c1 SoC:inst4\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\|altsyncram_f2c1:auto_generated " "Elaborating entity \"altsyncram_f2c1\" for hierarchy \"SoC:inst4\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\|altsyncram_f2c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0 SoC:inst4\|SoC_cpu_0:cpu_0 " "Elaborating entity \"SoC_cpu_0\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_test_bench SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench " "Elaborating entity \"SoC_cpu_0_test_bench\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_test_bench" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_a_module SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a " "Elaborating entity \"SoC_cpu_0_register_bank_a_module\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_a" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455626 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533455626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsf1 " "Found entity 1: altsyncram_lsf1" {  } { { "db/altsyncram_lsf1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_lsf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533455797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533455797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lsf1 SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lsf1:auto_generated " "Elaborating entity \"altsyncram_lsf1\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lsf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_b_module SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b " "Elaborating entity \"SoC_cpu_0_register_bank_b_module\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_b" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533455926 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533455926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msf1 " "Found entity 1: altsyncram_msf1" {  } { { "db/altsyncram_msf1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_msf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533456098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533456098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msf1 SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_msf1:auto_generated " "Elaborating entity \"altsyncram_msf1\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_msf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci " "Elaborating entity \"SoC_cpu_0_nios2_oci\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_debug SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug " "Elaborating entity \"SoC_cpu_0_nios2_oci_debug\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_debug" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altera_std_synchronizer" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533456257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456257 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533456257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_ocimem SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem " "Elaborating entity \"SoC_cpu_0_nios2_ocimem\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_ocimem" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ociram_sp_ram_module SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram " "Elaborating entity \"SoC_cpu_0_ociram_sp_ram_module\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ociram_sp_ram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533456297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456297 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533456297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8381 " "Found entity 1: altsyncram_8381" {  } { { "db/altsyncram_8381.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_8381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533456477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533456477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8381 SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8381:auto_generated " "Elaborating entity \"altsyncram_8381\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_avalon_reg SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_0_nios2_avalon_reg\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_avalon_reg" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_break SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break " "Elaborating entity \"SoC_cpu_0_nios2_oci_break\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_break" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_xbrk SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_xbrk\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_xbrk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dbrk SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_dbrk\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dbrk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_itrace SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_itrace\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dtrace SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_dtrace\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dtrace" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_td_mode SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_0_nios2_oci_td_mode\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifo SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifo\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_compute_input_tm_cnt SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_compute_input_tm_cnt" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifo_wrptr_inc SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_fifo_wrptr_inc" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifo_cnt_inc SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifo_cnt_inc:the_SoC_cpu_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifo_cnt_inc:the_SoC_cpu_0_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_fifo_cnt_inc" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_oci_test_bench SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench " "Elaborating entity \"SoC_cpu_0_oci_test_bench\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_oci_test_bench" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_pib SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib " "Elaborating entity \"SoC_cpu_0_nios2_oci_pib\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_pib" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_im SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im " "Elaborating entity \"SoC_cpu_0_nios2_oci_im\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_im" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_wrapper SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_jtag_debug_module_wrapper" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_tck SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_tck\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_tck" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_sysclk SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_sysclk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "SoC_cpu_0_jtag_debug_module_phy" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456740 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533456740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0 SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SoC_jtag_uart_0\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_w SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"SoC_jtag_uart_0_scfifo_w\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_w" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "wfifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533456910 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533456910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533457080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533457080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533457080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533457120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533457120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533457120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533457151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533457151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533457161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533457321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533457321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533457321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533457482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533457482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533457482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533457652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533457652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533457662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533457822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533457822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533457822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_r SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"SoC_jtag_uart_0_scfifo_r\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_r" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533457842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "SoC_jtag_uart_0_alt_jtag_atlantic" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533458103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst4\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458103 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533458103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer_0 SoC:inst4\|SoC_timer_0:timer_0 " "Elaborating entity \"SoC_timer_0\" for hierarchy \"SoC:inst4\|SoC_timer_0:timer_0\"" {  } { { "SoC/synthesis/SoC.v" "timer_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_1 SoC:inst4\|SoC_ins_mem_1:ins_mem_1 " "Elaborating entity \"SoC_ins_mem_1\" for hierarchy \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_1.hex " "Parameter \"init_file\" = \"SoC_ins_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458163 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533458163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53c1 " "Found entity 1: altsyncram_53c1" {  } { { "db/altsyncram_53c1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_53c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533458345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533458345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53c1 SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated " "Elaborating entity \"altsyncram_53c1\" for hierarchy \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_1 SoC:inst4\|SoC_data_mem_1:data_mem_1 " "Elaborating entity \"SoC_data_mem_1\" for hierarchy \"SoC:inst4\|SoC_data_mem_1:data_mem_1\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst4\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst4\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst4\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_1.hex " "Parameter \"init_file\" = \"SoC_data_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458564 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533458564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2c1 " "Found entity 1: altsyncram_g2c1" {  } { { "db/altsyncram_g2c1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_g2c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533458745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533458745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2c1 SoC:inst4\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\|altsyncram_g2c1:auto_generated " "Elaborating entity \"altsyncram_g2c1\" for hierarchy \"SoC:inst4\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\|altsyncram_g2c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1 SoC:inst4\|SoC_cpu_1:cpu_1 " "Elaborating entity \"SoC_cpu_1\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_test_bench SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench " "Elaborating entity \"SoC_cpu_1_test_bench\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_test_bench" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_a_module SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a " "Elaborating entity \"SoC_cpu_1_register_bank_a_module\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_a" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533458908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533458918 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533458918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsf1 " "Found entity 1: altsyncram_nsf1" {  } { { "db/altsyncram_nsf1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_nsf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533459088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533459088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nsf1 SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_nsf1:auto_generated " "Elaborating entity \"altsyncram_nsf1\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_nsf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_b_module SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b " "Elaborating entity \"SoC_cpu_1_register_bank_b_module\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_b" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533459218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459228 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533459228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osf1 " "Found entity 1: altsyncram_osf1" {  } { { "db/altsyncram_osf1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_osf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533459398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533459398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_osf1 SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_osf1:auto_generated " "Elaborating entity \"altsyncram_osf1\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_osf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci " "Elaborating entity \"SoC_cpu_1_nios2_oci\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_debug SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug " "Elaborating entity \"SoC_cpu_1_nios2_oci_debug\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_debug" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_ocimem SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem " "Elaborating entity \"SoC_cpu_1_nios2_ocimem\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_ocimem" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ociram_sp_ram_module SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram " "Elaborating entity \"SoC_cpu_1_ociram_sp_ram_module\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ociram_sp_ram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533459568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459568 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533459568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9381 " "Found entity 1: altsyncram_9381" {  } { { "db/altsyncram_9381.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_9381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533459748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533459748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9381 SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9381:auto_generated " "Elaborating entity \"altsyncram_9381\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_avalon_reg SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_1_nios2_avalon_reg\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_avalon_reg" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_break SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break " "Elaborating entity \"SoC_cpu_1_nios2_oci_break\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_break" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_xbrk SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_xbrk\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_xbrk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dbrk SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_dbrk\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dbrk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_itrace SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_itrace\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dtrace SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_dtrace\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dtrace" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_td_mode SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_1_nios2_oci_td_mode\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_trc_ctrl_td_mode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifo SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifo\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_compute_input_tm_cnt SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu_1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_1_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_compute_input_tm_cnt" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifo_wrptr_inc SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_1_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_fifo_wrptr_inc" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifo_cnt_inc SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifo_cnt_inc:the_SoC_cpu_1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifo_cnt_inc:the_SoC_cpu_1_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_fifo_cnt_inc" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_oci_test_bench SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench " "Elaborating entity \"SoC_cpu_1_oci_test_bench\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_oci_test_bench" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_pib SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib " "Elaborating entity \"SoC_cpu_1_nios2_oci_pib\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_pib" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_im SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im " "Elaborating entity \"SoC_cpu_1_nios2_oci_im\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_im" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_wrapper SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_jtag_debug_module_wrapper" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_tck SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_tck\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_tck" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_sysclk SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_sysclk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533459958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_fifo_0 SoC:inst4\|SoC_fifo_0:fifo_0 " "Elaborating entity \"SoC_fifo_0\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\"" {  } { { "SoC/synthesis/SoC.v" "fifo_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_fifo_0_scfifo_with_controls SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"SoC_fifo_0_scfifo_with_controls\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "the_scfifo_with_controls" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_fifo_0_single_clock_fifo SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo " "Elaborating entity \"SoC_fifo_0_single_clock_fifo\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\"" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "the_scfifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "single_clock_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460318 ""}  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715533460318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2241 " "Found entity 1: scfifo_2241" {  } { { "db/scfifo_2241.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/scfifo_2241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533460478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533460478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2241 SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated " "Elaborating entity \"scfifo_2241\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9841 " "Found entity 1: a_dpfifo_9841" {  } { { "db/a_dpfifo_9841.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_dpfifo_9841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533460520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533460520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9841 SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo " "Elaborating entity \"a_dpfifo_9841\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\"" {  } { { "db/scfifo_2241.tdf" "dpfifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/scfifo_2241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533460559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533460559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_9841.tdf" "fifo_state" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_dpfifo_9841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533460719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533460719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d611 " "Found entity 1: dpram_d611" {  } { { "db/dpram_d611.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/dpram_d611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533460880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533460880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d611 SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram " "Elaborating entity \"dpram_d611\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\"" {  } { { "db/a_dpfifo_9841.tdf" "FIFOram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_dpfifo_9841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533460890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3k1 " "Found entity 1: altsyncram_i3k1" {  } { { "db/altsyncram_i3k1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/altsyncram_i3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533461060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533461060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3k1 SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1 " "Elaborating entity \"altsyncram_i3k1\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1\"" {  } { { "db/dpram_d611.tdf" "altsyncram1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/dpram_d611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715533461221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715533461221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"SoC:inst4\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_9841.tdf" "rd_ptr_count" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/db/a_dpfifo_9841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_instruction_master_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ins_mem_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ins_mem_0_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "ins_mem_0_s1_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "fifo_0_in_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_csr_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "fifo_0_in_csr_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_mem_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_mem_0_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "data_mem_0_s1_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_out_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "fifo_0_out_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_1_data_master_translator_avalon_universal_master_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_1_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_0_addr_router\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_001 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_001\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_001_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001\|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001\|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_002 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_002\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router_002" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_002_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002\|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002\|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_003 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_003\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router_003" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_003_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003\|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003\|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_0_id_router\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_001 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_001\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_001_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_001:id_router_001\|SoC_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_001:id_router_001\|SoC_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_003 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_003\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_003" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533461992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_003_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_003:id_router_003\|SoC_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_003:id_router_003\|SoC_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_004 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_004:id_router_004 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_004\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_004:id_router_004\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_004" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_004_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_004:id_router_004\|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_004_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_004:id_router_004\|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_007 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_007:id_router_007 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_007\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_007:id_router_007\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_007" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_007_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_007:id_router_007\|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_007_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_007:id_router_007\|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_008 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_008:id_router_008 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_008\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_008:id_router_008\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_008" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_008_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_008:id_router_008\|SoC_mm_interconnect_0_id_router_008_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_008_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_008:id_router_008\|SoC_mm_interconnect_0_id_router_008_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_012 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_012:id_router_012 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_012\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_012:id_router_012\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_012" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_012_default_decode SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_012:id_router_012\|SoC_mm_interconnect_0_id_router_012_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_012_default_decode\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_012:id_router_012\|SoC_mm_interconnect_0_id_router_012_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_012.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_012.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux_001 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux_001 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux_001\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux_003 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_003.sv" "arb" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_003.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux_001 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux_001\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux_001 SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst4\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst4\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst4\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper_001 SoC:inst4\|SoC_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"SoC_irq_mapper_001\" for hierarchy \"SoC:inst4\|SoC_irq_mapper_001:irq_mapper_001\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst4\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst4\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst4\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst4\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst4\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst4\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst4\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst4\|altera_reset_controller:rst_controller_002\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_002" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/SoC.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715533462434 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715533479366 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3780 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 393 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3780 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3205 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3205 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 348 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 611 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 611 -1 0 } } { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 270 -1 0 } } { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 261 -1 0 } } { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_timer_0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715533479727 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715533479727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533485982 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "91 " "91 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715533491538 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715533491949 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715533491949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715533492160 "|toplevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715533492160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533492440 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/output_files/toplevel.map.smsg " "Generated suppressed messages file D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/output_files/toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715533493731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715533495993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715533495993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4492 " "Implemented 4492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715533497646 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715533497646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4038 " "Implemented 4038 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715533497646 ""} { "Info" "ICUT_CUT_TM_RAMS" "448 " "Implemented 448 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1715533497646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715533497646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715533497857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 22:34:57 2024 " "Processing ended: Sun May 12 22:34:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715533497857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715533497857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715533497857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715533497857 ""}
