// Seed: 3346614334
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3
);
  logic [-1 : -1] id_5;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    output wire  id_2,
    input  wand  id_3,
    input  tri1  id_4,
    input  wand  id_5,
    input  wand  id_6,
    output tri0  id_7,
    input  uwire id_8,
    input  wor   id_9,
    input  uwire id_10,
    input  tri0  id_11,
    output tri   id_12,
    output wor   id_13
);
  module_0 modCall_1 (
      id_2,
      id_12,
      id_6,
      id_9
  );
  assign id_12 = id_0;
endmodule
