{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 19:57:54 2017 " "Info: Processing started: Sat Jun 03 19:57:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kekongmusic -c kekongmusic " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kekongmusic -c kekongmusic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kekongmusic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file kekongmusic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 kekongmusic " "Info: Found entity 1: kekongmusic" {  } { { "kekongmusic.bdf" "" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "XUAN_ZE.v " "Warning: Can't analyze file -- file XUAN_ZE.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duluxz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file duluxz.v" { { "Info" "ISGN_ENTITY_NAME" "1 DULUXZ " "Info: Found entity 1: DULUXZ" {  } { { "DULUXZ.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/DULUXZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "DULUXZ.vhd " "Warning: Can't analyze file -- file DULUXZ.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_GEN-one " "Info: Found design unit 1: CLK_GEN-one" {  } { { "CLK_GEN.vhd" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Info: Found entity 1: CLK_GEN" {  } { { "CLK_GEN.vhd" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/数电实验大作业/简易电子琴/zidongmusic/cntster.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus9.1/数电实验大作业/简易电子琴/zidongmusic/cntster.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNTSTER " "Info: Found entity 1: CNTSTER" {  } { { "../zidongmusic/CNTSTER.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/CNTSTER.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/数电实验大作业/简易电子琴/zidongmusic/music_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus9.1/数电实验大作业/简易电子琴/zidongmusic/music_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUSIC_DATA " "Info: Found entity 1: MUSIC_DATA" {  } { { "../zidongmusic/MUSIC_DATA.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC_DATA.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/数电实验大作业/简易电子琴/zidongmusic/music_data2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus9.1/数电实验大作业/简易电子琴/zidongmusic/music_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUSIC_DATA2 " "Info: Found entity 1: MUSIC_DATA2" {  } { { "../zidongmusic/MUSIC_DATA2.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC_DATA2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/数电实验大作业/简易电子琴/zidongmusic/music2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus9.1/数电实验大作业/简易电子琴/zidongmusic/music2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUSIC2 " "Info: Found entity 1: MUSIC2" {  } { { "../zidongmusic/MUSIC2.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuma7sg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shuma7sg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHUMA7SG " "Info: Found entity 1: SHUMA7SG" {  } { { "SHUMA7SG.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/SHUMA7SG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yixuan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file yixuan.v" { { "Info" "ISGN_ENTITY_NAME" "1 YIXUAN " "Info: Found entity 1: YIXUAN" {  } { { "YIXUAN.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/YIXUAN.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count8b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNT8B " "Info: Found entity 1: COUNT8B" {  } { { "COUNT8B.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/COUNT8B.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/RAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PRAM " "Info: Found entity 1: PRAM" {  } { { "PRAM.bdf" "" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/PRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "kekongmusic " "Info: Elaborating entity \"kekongmusic\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "m_code.v 1 1 " "Warning: Using design file m_code.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M_CODE " "Info: Found entity 1: M_CODE" {  } { { "m_code.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/m_code.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_CODE M_CODE:inst4 " "Info: Elaborating entity \"M_CODE\" for hierarchy \"M_CODE:inst4\"" {  } { { "kekongmusic.bdf" "inst4" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { -16 608 760 80 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YIXUAN YIXUAN:inst20 " "Info: Elaborating entity \"YIXUAN\" for hierarchy \"YIXUAN:inst20\"" {  } { { "kekongmusic.bdf" "inst20" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 88 288 432 184 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DULUXZ DULUXZ:inst " "Info: Elaborating entity \"DULUXZ\" for hierarchy \"DULUXZ:inst\"" {  } { { "kekongmusic.bdf" "inst" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 88 112 256 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "code3.v 1 1 " "Warning: Using design file code3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CODE3 " "Info: Found entity 1: CODE3" {  } { { "code3.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/code3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CODE3 CODE3:inst6 " "Info: Elaborating entity \"CODE3\" for hierarchy \"CODE3:inst6\"" {  } { { "kekongmusic.bdf" "inst6" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 88 -120 32 184 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUSIC_DATA MUSIC_DATA:inst10 " "Info: Elaborating entity \"MUSIC_DATA\" for hierarchy \"MUSIC_DATA:inst10\"" {  } { { "kekongmusic.bdf" "inst10" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 200 -136 80 336 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MUSIC_DATA:inst10\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MUSIC_DATA:inst10\|altsyncram:altsyncram_component\"" {  } { { "../zidongmusic/MUSIC_DATA.v" "altsyncram_component" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC_DATA.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MUSIC_DATA:inst10\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"MUSIC_DATA:inst10\|altsyncram:altsyncram_component\"" {  } { { "../zidongmusic/MUSIC_DATA.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC_DATA.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUSIC_DATA:inst10\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"MUSIC_DATA:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data1.mif " "Info: Parameter \"init_file\" = \"data1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../zidongmusic/MUSIC_DATA.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC_DATA.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jn91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jn91 " "Info: Found entity 1: altsyncram_jn91" {  } { { "db/altsyncram_jn91.tdf" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/altsyncram_jn91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jn91 MUSIC_DATA:inst10\|altsyncram:altsyncram_component\|altsyncram_jn91:auto_generated " "Info: Elaborating entity \"altsyncram_jn91\" for hierarchy \"MUSIC_DATA:inst10\|altsyncram:altsyncram_component\|altsyncram_jn91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus9.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN CLK_GEN:inst7 " "Info: Elaborating entity \"CLK_GEN\" for hierarchy \"CLK_GEN:inst7\"" {  } { { "kekongmusic.bdf" "inst7" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 352 -312 -184 488 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNTSTER CNTSTER:inst9 " "Info: Elaborating entity \"CNTSTER\" for hierarchy \"CNTSTER:inst9\"" {  } { { "kekongmusic.bdf" "inst9" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 176 -296 -152 256 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter CNTSTER:inst9\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"CNTSTER:inst9\|lpm_counter:lpm_counter_component\"" {  } { { "../zidongmusic/CNTSTER.v" "lpm_counter_component" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/CNTSTER.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CNTSTER:inst9\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"CNTSTER:inst9\|lpm_counter:lpm_counter_component\"" {  } { { "../zidongmusic/CNTSTER.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/CNTSTER.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CNTSTER:inst9\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"CNTSTER:inst9\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 138 " "Info: Parameter \"lpm_modulus\" = \"138\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../zidongmusic/CNTSTER.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/CNTSTER.v" 64 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_f5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5j " "Info: Found entity 1: cntr_f5j" {  } { { "db/cntr_f5j.tdf" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/cntr_f5j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5j CNTSTER:inst9\|lpm_counter:lpm_counter_component\|cntr_f5j:auto_generated " "Info: Elaborating entity \"cntr_f5j\" for hierarchy \"CNTSTER:inst9\|lpm_counter:lpm_counter_component\|cntr_f5j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus9.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lfc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lfc " "Info: Found entity 1: cmpr_lfc" {  } { { "db/cmpr_lfc.tdf" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/cmpr_lfc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lfc CNTSTER:inst9\|lpm_counter:lpm_counter_component\|cntr_f5j:auto_generated\|cmpr_lfc:cmpr1 " "Info: Elaborating entity \"cmpr_lfc\" for hierarchy \"CNTSTER:inst9\|lpm_counter:lpm_counter_component\|cntr_f5j:auto_generated\|cmpr_lfc:cmpr1\"" {  } { { "db/cntr_f5j.tdf" "cmpr1" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/cntr_f5j.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUSIC2 MUSIC2:inst13 " "Info: Elaborating entity \"MUSIC2\" for hierarchy \"MUSIC2:inst13\"" {  } { { "kekongmusic.bdf" "inst13" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 352 -136 80 488 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MUSIC2:inst13\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MUSIC2:inst13\|altsyncram:altsyncram_component\"" {  } { { "../zidongmusic/MUSIC2.v" "altsyncram_component" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC2.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MUSIC2:inst13\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"MUSIC2:inst13\|altsyncram:altsyncram_component\"" {  } { { "../zidongmusic/MUSIC2.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC2.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUSIC2:inst13\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"MUSIC2:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../kekongmusic/data2.mif " "Info: Parameter \"init_file\" = \"../kekongmusic/data2.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../zidongmusic/MUSIC2.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/MUSIC2.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2b1 " "Info: Found entity 1: altsyncram_e2b1" {  } { { "db/altsyncram_e2b1.tdf" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/altsyncram_e2b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2b1 MUSIC2:inst13\|altsyncram:altsyncram_component\|altsyncram_e2b1:auto_generated " "Info: Elaborating entity \"altsyncram_e2b1\" for hierarchy \"MUSIC2:inst13\|altsyncram:altsyncram_component\|altsyncram_e2b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus9.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRAM PRAM:inst8 " "Info: Elaborating entity \"PRAM\" for hierarchy \"PRAM:inst8\"" {  } { { "kekongmusic.bdf" "inst8" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 256 288 432 384 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM PRAM:inst8\|RAM:inst8 " "Info: Elaborating entity \"RAM\" for hierarchy \"PRAM:inst8\|RAM:inst8\"" {  } { { "PRAM.bdf" "inst8" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/PRAM.bdf" { { 216 440 656 368 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PRAM:inst8\|RAM:inst8\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PRAM:inst8\|RAM:inst8\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/RAM.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PRAM:inst8\|RAM:inst8\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PRAM:inst8\|RAM:inst8\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/RAM.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRAM:inst8\|RAM:inst8\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PRAM:inst8\|RAM:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/RAM.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tg1 " "Info: Found entity 1: altsyncram_0tg1" {  } { { "db/altsyncram_0tg1.tdf" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/altsyncram_0tg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tg1 PRAM:inst8\|RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_0tg1:auto_generated " "Info: Elaborating entity \"altsyncram_0tg1\" for hierarchy \"PRAM:inst8\|RAM:inst8\|altsyncram:altsyncram_component\|altsyncram_0tg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus9.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT8B PRAM:inst8\|COUNT8B:inst7 " "Info: Elaborating entity \"COUNT8B\" for hierarchy \"PRAM:inst8\|COUNT8B:inst7\"" {  } { { "PRAM.bdf" "inst7" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/PRAM.bdf" { { 232 232 376 344 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PRAM:inst8\|COUNT8B:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PRAM:inst8\|COUNT8B:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "COUNT8B.v" "lpm_counter_component" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/COUNT8B.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PRAM:inst8\|COUNT8B:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"PRAM:inst8\|COUNT8B:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "COUNT8B.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/COUNT8B.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRAM:inst8\|COUNT8B:inst7\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"PRAM:inst8\|COUNT8B:inst7\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "COUNT8B.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/COUNT8B.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ri.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_5ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ri " "Info: Found entity 1: cntr_5ri" {  } { { "db/cntr_5ri.tdf" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/cntr_5ri.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ri PRAM:inst8\|COUNT8B:inst7\|lpm_counter:lpm_counter_component\|cntr_5ri:auto_generated " "Info: Elaborating entity \"cntr_5ri\" for hierarchy \"PRAM:inst8\|COUNT8B:inst7\|lpm_counter:lpm_counter_component\|cntr_5ri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus9.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 PRAM:inst8\|74244:inst " "Info: Elaborating entity \"74244\" for hierarchy \"PRAM:inst8\|74244:inst\"" {  } { { "PRAM.bdf" "inst" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/PRAM.bdf" { { -24 352 456 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PRAM:inst8\|74244:inst " "Info: Elaborated megafunction instantiation \"PRAM:inst8\|74244:inst\"" {  } { { "PRAM.bdf" "" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/PRAM.bdf" { { -24 352 456 168 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "spk0.bdf 1 1 " "Warning: Using design file spk0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spk0 " "Info: Found entity 1: spk0" {  } { { "spk0.bdf" "" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/spk0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPK0 SPK0:inst2 " "Info: Elaborating entity \"SPK0\" for hierarchy \"SPK0:inst2\"" {  } { { "kekongmusic.bdf" "inst2" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 88 688 816 184 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cnt11b.v 1 1 " "Warning: Using design file cnt11b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CNT11B " "Info: Found entity 1: CNT11B" {  } { { "cnt11b.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/cnt11b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT11B SPK0:inst2\|CNT11B:inst " "Info: Elaborating entity \"CNT11B\" for hierarchy \"SPK0:inst2\|CNT11B:inst\"" {  } { { "spk0.bdf" "inst" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/spk0.bdf" { { 120 264 408 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter SPK0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"SPK0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\"" {  } { { "cnt11b.v" "lpm_counter_component" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/cnt11b.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SPK0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"SPK0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\"" {  } { { "cnt11b.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/cnt11b.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPK0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"SPK0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cnt11b.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/cnt11b.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_n7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n7j " "Info: Found entity 1: cntr_n7j" {  } { { "db/cntr_n7j.tdf" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/cntr_n7j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n7j SPK0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated " "Info: Elaborating entity \"cntr_n7j\" for hierarchy \"SPK0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus9.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Warning: Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "pll.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst3 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:inst3\"" {  } { { "kekongmusic.bdf" "inst3" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 432 216 456 592 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst3\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:inst3\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/pll.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst3\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:inst3\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/pll.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst3\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 20 " "Info: Parameter \"clk0_divide_by\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Info: Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/pll.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Info: Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/pll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst3\|altpll:altpll_component\|PLL_altpll:auto_generated " "Info: Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst3\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus9.1/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "inx2code.v 1 1 " "Warning: Using design file inx2code.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 INX2CODE " "Info: Found entity 1: INX2CODE" {  } { { "inx2code.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/inx2code.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INX2CODE INX2CODE:inst14 " "Info: Elaborating entity \"INX2CODE\" for hierarchy \"INX2CODE:inst14\"" {  } { { "kekongmusic.bdf" "inst14" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 88 480 656 184 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dcd7sg.v 1 1 " "Warning: Using design file dcd7sg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DCD7SG " "Info: Found entity 1: DCD7SG" {  } { { "dcd7sg.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/dcd7sg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCD7SG DCD7SG:inst5 " "Info: Elaborating entity \"DCD7SG\" for hierarchy \"DCD7SG:inst5\"" {  } { { "kekongmusic.bdf" "inst5" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { -8 864 1000 88 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHUMA7SG SHUMA7SG:inst1 " "Info: Elaborating entity \"SHUMA7SG\" for hierarchy \"SHUMA7SG:inst1\"" {  } { { "kekongmusic.bdf" "inst1" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { -136 864 1000 -40 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "PRAM:inst8\|74244:inst\|1 " "Warning: Converted tri-state buffer \"PRAM:inst8\|74244:inst\|1\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "d:/quartus9.1/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "PRAM:inst8\|74244:inst\|6 " "Warning: Converted tri-state buffer \"PRAM:inst8\|74244:inst\|6\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "d:/quartus9.1/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "PRAM:inst8\|74244:inst\|10 " "Warning: Converted tri-state buffer \"PRAM:inst8\|74244:inst\|10\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "d:/quartus9.1/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "PRAM:inst8\|74244:inst\|11 " "Warning: Converted tri-state buffer \"PRAM:inst8\|74244:inst\|11\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "d:/quartus9.1/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Info: Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Info: Implemented 122 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Info: Implemented 12 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 19:58:11 2017 " "Info: Processing ended: Sat Jun 03 19:58:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 19:58:15 2017 " "Info: Processing started: Sat Jun 03 19:58:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off kekongmusic -c kekongmusic " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off kekongmusic -c kekongmusic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "kekongmusic EP3C10E144C8 " "Info: Selected device EP3C10E144C8 for design \"kekongmusic\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst3\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"PLL:inst3\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst3\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 20 0 0 " "Info: Implementing clock multiplication of 1, clock division of 20, and phase shift of 0 degrees (0 ps) for PLL:inst3\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/pll_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Info: Device EP3C5E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/quartus9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/quartus9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/quartus9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/quartus9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/quartus9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 30 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[7\] " "Info: Pin DIN\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin/pin_planner.ppl" { DIN[7] } } } { "kekongmusic.bdf" "" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 112 -352 -184 128 "DIN\[7..0\]" "" } } } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin/pin_planner.ppl" { CLR } } } { "kekongmusic.bdf" "" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 312 96 264 328 "CLR" "" } } } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kekongmusic.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'kekongmusic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "kekongmusic.bdf" "" { Schematic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/kekongmusic.bdf" { { 544 -96 72 560 "CLK" "" } } } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst3\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL:inst3\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/db/pll_altpll.v" 77 -1 0 } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst3|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_GEN:inst7\|CLK4_1  " "Info: Automatically promoted node CLK_GEN:inst7\|CLK4_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_GEN:inst7\|CLK4_1~0 " "Info: Destination node CLK_GEN:inst7\|CLK4_1~0" {  } { { "CLK_GEN.vhd" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd" 56 -1 0 } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst7|CLK4_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 317 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLK_GEN.vhd" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd" 56 -1 0 } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst7|CLK4_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_GEN:inst7\|CLK1M_1  " "Info: Automatically promoted node CLK_GEN:inst7\|CLK1M_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_GEN:inst7\|CLK1M_1~0 " "Info: Destination node CLK_GEN:inst7\|CLK1M_1~0" {  } { { "CLK_GEN.vhd" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd" 20 -1 0 } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst7|CLK1M_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 379 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLK_GEN.vhd" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd" 20 -1 0 } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst7|CLK1M_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_GEN:inst7\|CLK10K_1  " "Info: Automatically promoted node CLK_GEN:inst7\|CLK10K_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_GEN:inst7\|CLK10K_1~0 " "Info: Destination node CLK_GEN:inst7\|CLK10K_1~0" {  } { { "CLK_GEN.vhd" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd" 32 -1 0 } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst7|CLK10K_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLK_GEN.vhd" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd" 32 -1 0 } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst7|CLK10K_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_GEN:inst7\|CLK200_1  " "Info: Automatically promoted node CLK_GEN:inst7\|CLK200_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_GEN:inst7\|CLK200_1~0 " "Info: Destination node CLK_GEN:inst7\|CLK200_1~0" {  } { { "CLK_GEN.vhd" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd" 44 -1 0 } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst7|CLK200_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 347 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLK_GEN.vhd" "" { Text "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/CLK_GEN.vhd" 44 -1 0 } } { "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst7|CLK200_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/数电实验大作业/简易电子琴/kekongmusic/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 1 " "Info: I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 5 6 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 10 4 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 12 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 11 " "Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Info: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 19:58:33 2017 " "Info: Processing ended: Sat Jun 03 19:58:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 19:58:37 2017 " "Info: Processing started: Sat Jun 03 19:58:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off kekongmusic -c kekongmusic " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off kekongmusic -c kekongmusic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 19:58:36 2017 " "Info: Processing started: Sat Jun 03 19:58:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta kekongmusic -c kekongmusic " "Info: Command: quartus_sta kekongmusic -c kekongmusic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kekongmusic.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'kekongmusic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 50.000 -waveform \{0.000 25.000\} -name CLK CLK " "Info: create_clock -period 50.000 -waveform \{0.000 25.000\} -name CLK CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst7\|CLK4_1 CLK_GEN:inst7\|CLK4_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst7\|CLK4_1 CLK_GEN:inst7\|CLK4_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst7\|CLK200_1 CLK_GEN:inst7\|CLK200_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst7\|CLK200_1 CLK_GEN:inst7\|CLK200_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst7\|CLK10K_1 CLK_GEN:inst7\|CLK10K_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst7\|CLK10K_1 CLK_GEN:inst7\|CLK10K_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst7\|CLK1M_1 CLK_GEN:inst7\|CLK1M_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst7\|CLK1M_1 CLK_GEN:inst7\|CLK1M_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " "Info: create_clock -period 1.000 -name spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.429 " "Info: Worst-case setup slack is -12.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.429      -125.896 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   -12.429      -125.896 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.042       -39.098 CLK_GEN:inst7\|CLK4_1  " "Info:    -6.042       -39.098 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.634        -9.847 CLK_GEN:inst7\|CLK1M_1  " "Info:    -2.634        -9.847 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.059        -8.351 CLK_GEN:inst7\|CLK200_1  " "Info:    -2.059        -8.351 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.778        -7.941 CLK_GEN:inst7\|CLK10K_1  " "Info:    -1.778        -7.941 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.356        -0.356 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.356        -0.356 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139        -0.139 CLK  " "Info:    -0.139        -0.139 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.781 " "Info: Worst-case hold slack is -0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781        -0.781 CLK_GEN:inst7\|CLK200_1  " "Info:    -0.781        -0.781 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.373        -0.373 CLK_GEN:inst7\|CLK1M_1  " "Info:    -0.373        -0.373 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314        -0.314 CLK_GEN:inst7\|CLK10K_1  " "Info:    -0.314        -0.314 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030        -0.030 CLK  " "Info:    -0.030        -0.030 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006        -0.006 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.006        -0.006 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.027         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 CLK_GEN:inst7\|CLK4_1  " "Info:     0.433         0.000 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -36.596 CLK_GEN:inst7\|CLK4_1  " "Info:    -3.201       -36.596 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 CLK_GEN:inst7\|CLK1M_1  " "Info:    -1.487       -10.409 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst7\|CLK10K_1  " "Info:    -1.487        -8.922 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst7\|CLK200_1  " "Info:    -1.487        -8.922 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.498 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.487        -1.498 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.790         0.000 CLK  " "Info:    24.790         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.721         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.721         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 19:58:41 2017 " "Info: Processing ended: Sat Jun 03 19:58:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.342 " "Info: Worst-case setup slack is -11.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.342      -114.447 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   -11.342      -114.447 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.597       -33.861 CLK_GEN:inst7\|CLK4_1  " "Info:    -5.597       -33.861 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.381        -8.404 CLK_GEN:inst7\|CLK1M_1  " "Info:    -2.381        -8.404 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.851        -7.110 CLK_GEN:inst7\|CLK200_1  " "Info:    -1.851        -7.110 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570        -6.688 CLK_GEN:inst7\|CLK10K_1  " "Info:    -1.570        -6.688 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206        -0.206 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.206        -0.206 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086        -0.086 CLK  " "Info:    -0.086        -0.086 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.776 " "Info: Worst-case hold slack is -0.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.776        -0.776 CLK_GEN:inst7\|CLK200_1  " "Info:    -0.776        -0.776 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309        -0.309 CLK_GEN:inst7\|CLK1M_1  " "Info:    -0.309        -0.309 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239        -0.239 CLK_GEN:inst7\|CLK10K_1  " "Info:    -0.239        -0.239 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140        -0.140 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.140        -0.140 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022        -0.022 CLK  " "Info:    -0.022        -0.022 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.031         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 CLK_GEN:inst7\|CLK4_1  " "Info:     0.405         0.000 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -36.596 CLK_GEN:inst7\|CLK4_1  " "Info:    -3.201       -36.596 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 CLK_GEN:inst7\|CLK1M_1  " "Info:    -1.487       -10.409 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -9.150 CLK_GEN:inst7\|CLK200_1  " "Info:    -1.487        -9.150 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst7\|CLK10K_1  " "Info:    -1.487        -8.922 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.589 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.487        -1.589 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.798         0.000 CLK  " "Info:    24.798         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.718         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.718         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.725 " "Info: Worst-case setup slack is -4.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.725       -47.318 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -4.725       -47.318 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809        -7.123 CLK_GEN:inst7\|CLK4_1  " "Info:    -1.809        -7.123 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.560        -0.879 CLK_GEN:inst7\|CLK1M_1  " "Info:    -0.560        -0.879 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311        -0.558 CLK_GEN:inst7\|CLK200_1  " "Info:    -0.311        -0.558 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209        -0.374 CLK_GEN:inst7\|CLK10K_1  " "Info:    -0.209        -0.374 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220         0.000 CLK  " "Info:     0.220         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.440         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.434 " "Info: Worst-case hold slack is -0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434        -0.434 CLK_GEN:inst7\|CLK200_1  " "Info:    -0.434        -0.434 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307        -0.307 CLK_GEN:inst7\|CLK1M_1  " "Info:    -0.307        -0.307 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275        -0.275 CLK_GEN:inst7\|CLK10K_1  " "Info:    -0.275        -0.275 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172        -0.172 CLK  " "Info:    -0.172        -0.172 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.022         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.034         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 CLK_GEN:inst7\|CLK4_1  " "Info:     0.142         0.000 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Info: Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 CLK_GEN:inst7\|CLK4_1  " "Info:    -1.000       -20.000 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 CLK_GEN:inst7\|CLK1M_1  " "Info:    -1.000        -7.000 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 CLK_GEN:inst7\|CLK10K_1  " "Info:    -1.000        -6.000 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 CLK_GEN:inst7\|CLK200_1  " "Info:    -1.000        -6.000 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.000        -1.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.438         0.000 CLK  " "Info:    24.438         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.757         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.757         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 19:58:50 2017 " "Info: Processing ended: Sat Jun 03 19:58:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 19:58:54 2017 " "Info: Processing started: Sat Jun 03 19:58:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off kekongmusic -c kekongmusic " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off kekongmusic -c kekongmusic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Warning: Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 0 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 19:58:55 2017 " "Info: Processing ended: Sat Jun 03 19:58:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Info: Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
