{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621455732814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621455732815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 17:22:12 2021 " "Processing started: Wed May 19 17:22:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621455732815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455732815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_demo -c DE1_SoC_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_demo -c DE1_SoC_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455732815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621455735050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621455735051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/de1_soc_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_demo/synthesis/de1_soc_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_demo-rtl " "Found design unit 1: de1_soc_demo-rtl" {  } { { "de1_soc_demo/synthesis/de1_soc_demo.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/de1_soc_demo.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741296 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo " "Found entity 1: de1_soc_demo" {  } { { "de1_soc_demo/synthesis/de1_soc_demo.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/de1_soc_demo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "de1_soc_demo/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "de1_soc_demo/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_mm_interconnect_0 " "Found entity 1: de1_soc_demo_mm_interconnect_0" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de1_soc_demo_mm_interconnect_0_avalon_st_adapter" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de1_soc_demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_mm_interconnect_0_rsp_mux " "Found entity 1: de1_soc_demo_mm_interconnect_0_rsp_mux" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741306 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_mm_interconnect_0_rsp_demux " "Found entity 1: de1_soc_demo_mm_interconnect_0_rsp_demux" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_mm_interconnect_0_cmd_mux " "Found entity 1: de1_soc_demo_mm_interconnect_0_cmd_mux" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_mm_interconnect_0_cmd_demux " "Found entity 1: de1_soc_demo_mm_interconnect_0_cmd_demux" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741311 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741311 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741311 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741311 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621455741314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "de1_soc_demo/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "de1_soc_demo/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621455741316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "de1_soc_demo/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "de1_soc_demo/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "de1_soc_demo/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "de1_soc_demo/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741321 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "de1_soc_demo/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_demo_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de1_soc_demo_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621455741323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_demo_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de1_soc_demo_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621455741323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_mm_interconnect_0_router_002_default_decode " "Found entity 1: de1_soc_demo_mm_interconnect_0_router_002_default_decode" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741324 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_soc_demo_mm_interconnect_0_router_002 " "Found entity 2: de1_soc_demo_mm_interconnect_0_router_002" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_demo_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de1_soc_demo_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621455741324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_demo_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de1_soc_demo_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621455741324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_mm_interconnect_0_router_default_decode " "Found entity 1: de1_soc_demo_mm_interconnect_0_router_default_decode" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741325 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_soc_demo_mm_interconnect_0_router " "Found entity 2: de1_soc_demo_mm_interconnect_0_router" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_pll_0 " "Found entity 1: de1_soc_demo_pll_0" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_hps_0 " "Found entity 1: de1_soc_demo_hps_0" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_hps_0_hps_io " "Found entity 1: de1_soc_demo_hps_0_hps_io" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "de1_soc_demo/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "de1_soc_demo/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "de1_soc_demo/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "de1_soc_demo/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_hps_0_hps_io_border " "Found entity 1: de1_soc_demo_hps_0_hps_io_border" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io_border.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_hps_0_fpga_interfaces " "Found entity 1: de1_soc_demo_hps_0_fpga_interfaces" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_fpga_interfaces.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_hex_0 " "Found entity 1: de1_soc_demo_hex_0" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_hex_0.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_hex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_demo/synthesis/submodules/de1_soc_demo_buttons_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_demo/synthesis/submodules/de1_soc_demo_buttons_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_demo_buttons_0 " "Found entity 1: de1_soc_demo_buttons_0" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_buttons_0.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_buttons_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_scr/DE1_SoC_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_scr/DE1_SoC_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top_level-rtl " "Found design unit 1: DE1_SoC_top_level-rtl" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741381 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top_level " "Found entity 1: DE1_SoC_top_level" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741381 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top_level " "Elaborating entity \"DE1_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621455741474 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE1_SoC_top_level.vhd(30) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(30): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741475 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE1_SoC_top_level.vhd(31) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(31): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741475 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE1_SoC_top_level.vhd(32) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(32): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741475 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE1_SoC_top_level.vhd(33) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(33): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741476 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE1_SoC_top_level.vhd(34) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(34): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741476 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE1_SoC_top_level.vhd(35) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(35): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741476 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM DE1_SoC_top_level.vhd(37) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(37): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741476 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE1_SoC_top_level.vhd(38) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(38): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741476 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM DE1_SoC_top_level.vhd(39) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(39): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741476 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE1_SoC_top_level.vhd(40) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(40): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741476 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR DE1_SoC_top_level.vhd(55) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(55): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455741476 "|DE1_SoC_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo de1_soc_demo:soc_system_inst " "Elaborating entity \"de1_soc_demo\" for hierarchy \"de1_soc_demo:soc_system_inst\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "soc_system_inst" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_buttons_0 de1_soc_demo:soc_system_inst\|de1_soc_demo_buttons_0:buttons_0 " "Elaborating entity \"de1_soc_demo_buttons_0\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_buttons_0:buttons_0\"" {  } { { "de1_soc_demo/synthesis/de1_soc_demo.vhd" "buttons_0" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/de1_soc_demo.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_hex_0 de1_soc_demo:soc_system_inst\|de1_soc_demo_hex_0:hex_0 " "Elaborating entity \"de1_soc_demo_hex_0\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hex_0:hex_0\"" {  } { { "de1_soc_demo/synthesis/de1_soc_demo.vhd" "hex_0" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/de1_soc_demo.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_hps_0 de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0 " "Elaborating entity \"de1_soc_demo_hps_0\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\"" {  } { { "de1_soc_demo/synthesis/de1_soc_demo.vhd" "hps_0" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/de1_soc_demo.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_hps_0_fpga_interfaces de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"de1_soc_demo_hps_0_fpga_interfaces\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0.v" "fpga_interfaces" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_hps_0_hps_io de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io " "Elaborating entity \"de1_soc_demo_hps_0_hps_io\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0.v" "hps_io" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_hps_0_hps_io_border de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border " "Elaborating entity \"de1_soc_demo_hps_0_hps_io_border\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io.v" "border" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741513 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621455741513 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621455741513 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741514 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741518 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741519 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1621455741524 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621455741524 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621455741524 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621455741524 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741525 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621455741526 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621455741526 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741528 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621455741531 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621455741531 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621455741531 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621455741531 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741611 ""}  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621455741611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621455741640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455741640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/carlosr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621455741729 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621455741729 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621455741729 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621455741730 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621455741730 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621455741730 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_hps_0:hps_0|de1_soc_demo_hps_0_hps_io:hps_io|de1_soc_demo_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_hps_0:hps_0\|de1_soc_demo_hps_0_hps_io:hps_io\|de1_soc_demo_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "de1_soc_demo/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_pll_0 de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0 " "Elaborating entity \"de1_soc_demo_pll_0\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\"" {  } { { "de1_soc_demo/synthesis/de1_soc_demo.vhd" "pll_0" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/de1_soc_demo.vhd" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" "altera_pll_i" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741751 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1621455741754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621455741754 ""}  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621455741754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0 de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de1_soc_demo_mm_interconnect_0\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\"" {  } { { "de1_soc_demo/synthesis/de1_soc_demo.vhd" "mm_interconnect_0" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/de1_soc_demo.vhd" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_0_s1_translator\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "hex_0_s1_translator" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 1261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_0_s1_agent\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "hex_0_s1_agent" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "hex_0_s1_agent_rsp_fifo" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_0_s1_agent_rdata_fifo\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "hex_0_s1_agent_rdata_fifo" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0_router de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_router:router " "Elaborating entity \"de1_soc_demo_mm_interconnect_0_router\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_router:router\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "router" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 2439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0_router_default_decode de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_router:router\|de1_soc_demo_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de1_soc_demo_mm_interconnect_0_router_default_decode\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_router:router\|de1_soc_demo_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0_router_002 de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de1_soc_demo_mm_interconnect_0_router_002\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_router_002:router_002\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "router_002" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 2471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0_router_002_default_decode de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_router_002:router_002\|de1_soc_demo_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de1_soc_demo_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_router_002:router_002\|de1_soc_demo_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "hex_0_s1_burst_adapter" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0_cmd_demux de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de1_soc_demo_mm_interconnect_0_cmd_demux\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "cmd_demux" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 3070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0_cmd_mux de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de1_soc_demo_mm_interconnect_0_cmd_mux\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "cmd_mux" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 3146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0_rsp_demux de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de1_soc_demo_mm_interconnect_0_rsp_demux\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "rsp_demux" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 3307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0_rsp_mux de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de1_soc_demo_mm_interconnect_0_rsp_mux\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "rsp_mux" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 3498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0_avalon_st_adapter de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de1_soc_demo_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0.v" 3580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de1_soc_demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de1_soc_demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de1_soc_demo:soc_system_inst\|de1_soc_demo_mm_interconnect_0:mm_interconnect_0\|de1_soc_demo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de1_soc_demo_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455741994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de1_soc_demo:soc_system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de1_soc_demo:soc_system_inst\|altera_reset_controller:rst_controller\"" {  } { { "de1_soc_demo/synthesis/de1_soc_demo.vhd" "rst_controller" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/de1_soc_demo.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455742004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de1_soc_demo:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de1_soc_demo:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455742005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de1_soc_demo:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de1_soc_demo:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "de1_soc_demo/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455742006 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/carlosr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" 91 0 0 } } { "de1_soc_demo/synthesis/de1_soc_demo.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/de1_soc_demo.vhd" 669 0 0 } } { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455744037 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "/home/carlosr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/submodules/de1_soc_demo_pll_0.v" 91 0 0 } } { "de1_soc_demo/synthesis/de1_soc_demo.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/de1_soc_demo/synthesis/de1_soc_demo.vhd" 669 0 0 } } { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455744037 "|DE1_SoC_top_level|de1_soc_demo:soc_system_inst|de1_soc_demo_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1621455744037 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1621455744037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621455746705 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1621455746781 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1621455746781 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_N~synth " "Node \"HPS_KEY_N~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 100 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455747702 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1621455747702 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621455747703 "|DE1_SoC_top_level|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621455747703 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455747875 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "295 " "295 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621455749567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "de1_soc_demo_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"de1_soc_demo_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455749781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/output_files/DE1_SoC_demo.map.smsg " "Generated suppressed messages file /home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/output_files/DE1_SoC_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455750268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 1 0 0 " "Adding 11 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621455915028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621455915028 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance de1_soc_demo:soc_system_inst\|de1_soc_demo_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1621455915170 ""}  } { { "altera_pll.v" "" { Text "/home/carlosr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1621455915170 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455915357 "|DE1_SoC_top_level|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455915357 "|DE1_SoC_top_level|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455915357 "|DE1_SoC_top_level|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455915357 "|DE1_SoC_top_level|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455915357 "|DE1_SoC_top_level|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455915357 "|DE1_SoC_top_level|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455915357 "|DE1_SoC_top_level|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455915357 "|DE1_SoC_top_level|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455915357 "|DE1_SoC_top_level|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl_scr/DE1_SoC_top_level.vhd" "" { Text "/home/carlosr/Documentos/Practica/DE1_SoC_demo/hw/quartus/rtl_scr/DE1_SoC_top_level.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621455915357 "|DE1_SoC_top_level|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621455915357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3135 " "Implemented 3135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621455915365 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621455915365 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "86 " "Implemented 86 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1621455915365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2251 " "Implemented 2251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621455915365 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1621455915365 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1621455915365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621455915365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621455915437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 17:25:15 2021 " "Processing ended: Wed May 19 17:25:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621455915437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:03 " "Elapsed time: 00:03:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621455915437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621455915437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621455915437 ""}
