#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Wed May 22 17:18:23 2024
# Process ID: 21112
# Current directory: C:/Users/josoj/OneDrive/Escritorio/Test_P5/Practica_5/Practica_5/P5_AT_GV_JF_DASF_B.runs/synth_1
# Command line: vivado.exe -log fir_filter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_filter.tcl
# Log file: C:/Users/josoj/OneDrive/Escritorio/Test_P5/Practica_5/Practica_5/P5_AT_GV_JF_DASF_B.runs/synth_1/fir_filter.vds
# Journal file: C:/Users/josoj/OneDrive/Escritorio/Test_P5/Practica_5/Practica_5/P5_AT_GV_JF_DASF_B.runs/synth_1\vivado.jou
# Running On: DESKTOP-1M4B0KO, OS: Windows, CPU Frequency: 3394 MHz, CPU Physical cores: 12, Host memory: 17111 MB
#-----------------------------------------------------------
source fir_filter.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 377.930 ; gain = 46.469
Command: read_checkpoint -auto_incremental -incremental C:/Users/josoj/OneDrive/Escritorio/Test_P5/Practica_5/Practica_5/P5_AT_GV_JF_DASF_B.srcs/utils_1/imports/synth_1/fir_filter.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/josoj/OneDrive/Escritorio/Test_P5/Practica_5/Practica_5/P5_AT_GV_JF_DASF_B.srcs/utils_1/imports/synth_1/fir_filter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fir_filter -part xck24-ubva530-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck24'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck24'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20880
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 819.973 ; gain = 409.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/josoj/OneDrive/Escritorio/Test_P5/Practica_5/Practica_5/P5_AT_GV_JF_DASF_B.srcs/sources_1/imports/x/fir_filter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (0#1) [C:/Users/josoj/OneDrive/Escritorio/Test_P5/Practica_5/Practica_5/P5_AT_GV_JF_DASF_B.srcs/sources_1/imports/x/fir_filter.vhd:45]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 910.066 ; gain = 499.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 910.066 ; gain = 499.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck24-ubva530-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 910.066 ; gain = 499.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xck24-ubva530-2LV-c
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 910.066 ; gain = 499.547
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Device 21-9] Clock region file  is not available
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.312 ; gain = 1226.793
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.312 ; gain = 1226.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.312 ; gain = 1226.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.312 ; gain = 1226.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.312 ; gain = 1226.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.312 ; gain = 1226.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.312 ; gain = 1226.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.312 ; gain = 1226.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.312 ; gain = 1226.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    41|
|2     |LUT1   |     4|
|3     |LUT2   |   145|
|4     |LUT3   |    24|
|5     |LUT4   |   100|
|6     |LUT5   |    24|
|7     |LUT6   |   104|
|8     |FDCE   |   182|
|9     |IBUF   |    42|
|10    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   676|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.312 ; gain = 1226.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.312 ; gain = 1226.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.312 ; gain = 1226.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1637.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1664.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 42 instances

Synth Design complete, checksum: 4606f69
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.734 ; gain = 1261.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/josoj/OneDrive/Escritorio/Test_P5/Practica_5/Practica_5/P5_AT_GV_JF_DASF_B.runs/synth_1/fir_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_filter_utilization_synth.rpt -pb fir_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 22 17:19:04 2024...
