# TCL File Generated by Component Editor 24.1
# Thu Feb 27 11:39:57 IST 2025
# DO NOT MODIFY


# 
# port_tod_stack "port_tod_stack" v1.0
#  2025.02.27.11:39:57
# 
# 

# 
# request TCL package from ACDS 24.1
# 
package require -exact qsys 24.1


# 
# module port_tod_stack
# 
set_module_property DESCRIPTION ""
set_module_property NAME port_tod_stack
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME port_tod_stack
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pp_tod_stack
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pp_tod_stack.sv SYSTEM_VERILOG PATH common/pp_tod_stack.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL pp_tod_stack
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pp_tod_stack.sv SYSTEM_VERILOG PATH common/pp_tod_stack.sv


# 
# parameters
# 
add_parameter NUMPORTS INTEGER 1
set_parameter_property NUMPORTS DEFAULT_VALUE 1
set_parameter_property NUMPORTS DISPLAY_NAME NUMPORTS
set_parameter_property NUMPORTS UNITS None
set_parameter_property NUMPORTS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUMPORTS AFFECTS_GENERATION false
set_parameter_property NUMPORTS HDL_PARAMETER true
set_parameter_property NUMPORTS EXPORT true


# 
# display items
# 


# 
# connection point reconfig_clk
# 
add_interface reconfig_clk clock end
set_interface_property reconfig_clk ENABLED true
set_interface_property reconfig_clk EXPORT_OF ""
set_interface_property reconfig_clk PORT_NAME_MAP ""
set_interface_property reconfig_clk CMSIS_SVD_VARIABLES ""
set_interface_property reconfig_clk SVD_ADDRESS_GROUP ""
set_interface_property reconfig_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reconfig_clk SV_INTERFACE_TYPE ""
set_interface_property reconfig_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reconfig_clk i_reconfig_clk clk Input 1


# 
# connection point reconfig_resetn
# 
add_interface reconfig_resetn reset end
set_interface_property reconfig_resetn associatedClock reconfig_clk
set_interface_property reconfig_resetn synchronousEdges DEASSERT
set_interface_property reconfig_resetn ENABLED true
set_interface_property reconfig_resetn EXPORT_OF ""
set_interface_property reconfig_resetn PORT_NAME_MAP ""
set_interface_property reconfig_resetn CMSIS_SVD_VARIABLES ""
set_interface_property reconfig_resetn SVD_ADDRESS_GROUP ""
set_interface_property reconfig_resetn IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reconfig_resetn SV_INTERFACE_TYPE ""
set_interface_property reconfig_resetn SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reconfig_resetn i_reconfig_reset reset_n Input 1


# 
# connection point tx_clk
# 
add_interface tx_clk clock end
set_interface_property tx_clk ENABLED true
set_interface_property tx_clk EXPORT_OF ""
set_interface_property tx_clk PORT_NAME_MAP ""
set_interface_property tx_clk CMSIS_SVD_VARIABLES ""
set_interface_property tx_clk SVD_ADDRESS_GROUP ""
set_interface_property tx_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tx_clk SV_INTERFACE_TYPE ""
set_interface_property tx_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tx_clk i_clk_tx_tod clk Input 1


# 
# connection point rx_clk
# 
add_interface rx_clk clock end
set_interface_property rx_clk ENABLED true
set_interface_property rx_clk EXPORT_OF ""
set_interface_property rx_clk PORT_NAME_MAP ""
set_interface_property rx_clk CMSIS_SVD_VARIABLES ""
set_interface_property rx_clk SVD_ADDRESS_GROUP ""
set_interface_property rx_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rx_clk SV_INTERFACE_TYPE ""
set_interface_property rx_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rx_clk i_clk_rx_tod clk Input 1


# 
# connection point mtod_clk
# 
add_interface mtod_clk clock end
set_interface_property mtod_clk ENABLED true
set_interface_property mtod_clk EXPORT_OF ""
set_interface_property mtod_clk PORT_NAME_MAP ""
set_interface_property mtod_clk CMSIS_SVD_VARIABLES ""
set_interface_property mtod_clk SVD_ADDRESS_GROUP ""
set_interface_property mtod_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property mtod_clk SV_INTERFACE_TYPE ""
set_interface_property mtod_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port mtod_clk i_clk_master_tod clk Input 1


# 
# connection point todsync_sample_clk
# 
add_interface todsync_sample_clk clock end
set_interface_property todsync_sample_clk ENABLED true
set_interface_property todsync_sample_clk EXPORT_OF ""
set_interface_property todsync_sample_clk PORT_NAME_MAP ""
set_interface_property todsync_sample_clk CMSIS_SVD_VARIABLES ""
set_interface_property todsync_sample_clk SVD_ADDRESS_GROUP ""
set_interface_property todsync_sample_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property todsync_sample_clk SV_INTERFACE_TYPE ""
set_interface_property todsync_sample_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port todsync_sample_clk i_clk_todsync_sample clk Input 1


# 
# connection point todsync_sample_locked
# 
add_interface todsync_sample_locked conduit end
set_interface_property todsync_sample_locked associatedClock todsync_sample_clk
set_interface_property todsync_sample_locked associatedReset ""
set_interface_property todsync_sample_locked ENABLED true
set_interface_property todsync_sample_locked EXPORT_OF ""
set_interface_property todsync_sample_locked PORT_NAME_MAP ""
set_interface_property todsync_sample_locked CMSIS_SVD_VARIABLES ""
set_interface_property todsync_sample_locked SVD_ADDRESS_GROUP ""
set_interface_property todsync_sample_locked IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property todsync_sample_locked SV_INTERFACE_TYPE ""
set_interface_property todsync_sample_locked SV_INTERFACE_MODPORT_TYPE ""

add_interface_port todsync_sample_locked i_clk_todsync_sample_locked lock Input 1


# 
# connection point master_tod_interface
# 
add_interface master_tod_interface conduit end
set_interface_property master_tod_interface associatedClock ""
set_interface_property master_tod_interface associatedReset ""
set_interface_property master_tod_interface ENABLED true
set_interface_property master_tod_interface EXPORT_OF ""
set_interface_property master_tod_interface PORT_NAME_MAP ""
set_interface_property master_tod_interface CMSIS_SVD_VARIABLES ""
set_interface_property master_tod_interface SVD_ADDRESS_GROUP ""
set_interface_property master_tod_interface IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property master_tod_interface SV_INTERFACE_TYPE ""
set_interface_property master_tod_interface SV_INTERFACE_MODPORT_TYPE ""

add_interface_port master_tod_interface i_ptp_master_tod data Input 96
add_interface_port master_tod_interface i_ptp_master_tod_valid valid Input 1


# 
# connection point tx_tod_interface
# 
add_interface tx_tod_interface conduit end
set_interface_property tx_tod_interface associatedClock ""
set_interface_property tx_tod_interface associatedReset ""
set_interface_property tx_tod_interface ENABLED true
set_interface_property tx_tod_interface EXPORT_OF ""
set_interface_property tx_tod_interface PORT_NAME_MAP ""
set_interface_property tx_tod_interface CMSIS_SVD_VARIABLES ""
set_interface_property tx_tod_interface SVD_ADDRESS_GROUP ""
set_interface_property tx_tod_interface IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tx_tod_interface SV_INTERFACE_TYPE ""
set_interface_property tx_tod_interface SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tx_tod_interface ptp_tx_tod tdata Output 96
add_interface_port tx_tod_interface ptp_tx_tod_valid tvalid Output 1


# 
# connection point rx_tod_interface
# 
add_interface rx_tod_interface conduit end
set_interface_property rx_tod_interface associatedClock ""
set_interface_property rx_tod_interface associatedReset ""
set_interface_property rx_tod_interface ENABLED true
set_interface_property rx_tod_interface EXPORT_OF ""
set_interface_property rx_tod_interface PORT_NAME_MAP ""
set_interface_property rx_tod_interface CMSIS_SVD_VARIABLES ""
set_interface_property rx_tod_interface SVD_ADDRESS_GROUP ""
set_interface_property rx_tod_interface IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rx_tod_interface SV_INTERFACE_TYPE ""
set_interface_property rx_tod_interface SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rx_tod_interface ptp_rx_tod tdata Output 96
add_interface_port rx_tod_interface ptp_rx_tod_valid tvalid Output 1


# 
# connection point tx_pll_locked
# 
add_interface tx_pll_locked conduit end
set_interface_property tx_pll_locked associatedClock tx_clk
set_interface_property tx_pll_locked associatedReset ""
set_interface_property tx_pll_locked ENABLED true
set_interface_property tx_pll_locked EXPORT_OF ""
set_interface_property tx_pll_locked PORT_NAME_MAP ""
set_interface_property tx_pll_locked CMSIS_SVD_VARIABLES ""
set_interface_property tx_pll_locked SVD_ADDRESS_GROUP ""
set_interface_property tx_pll_locked IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tx_pll_locked SV_INTERFACE_TYPE ""
set_interface_property tx_pll_locked SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tx_pll_locked i_tx_pll_locked lock Input 1


# 
# connection point mtod_reset_n
# 
add_interface mtod_reset_n reset end
set_interface_property mtod_reset_n associatedClock mtod_clk
set_interface_property mtod_reset_n synchronousEdges DEASSERT
set_interface_property mtod_reset_n ENABLED true
set_interface_property mtod_reset_n EXPORT_OF ""
set_interface_property mtod_reset_n PORT_NAME_MAP ""
set_interface_property mtod_reset_n CMSIS_SVD_VARIABLES ""
set_interface_property mtod_reset_n SVD_ADDRESS_GROUP ""
set_interface_property mtod_reset_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property mtod_reset_n SV_INTERFACE_TYPE ""
set_interface_property mtod_reset_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port mtod_reset_n i_ptp_master_tod_rst_n reset_n Input 1

