Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Thu Apr 18 03:15:50 2024
| Host             : me running 64-bit major release  (build 9200)
| Command          : report_power -file vga_power_routed.rpt -pb vga_power_summary_routed.pb -rpx vga_power_routed.rpx
| Design           : vga
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.563        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 6.425        |
| Device Static (W)        | 0.138        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 55.1         |
| Junction Temperature (C) | 54.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.194 |     1560 |       --- |             --- |
|   LUT as Logic |     1.095 |     1041 |     63400 |            1.64 |
|   BUFG         |     0.041 |        3 |        32 |            9.38 |
|   Register     |     0.032 |      218 |    126800 |            0.17 |
|   CARRY4       |     0.024 |      102 |     15850 |            0.64 |
|   F7/F8 Muxes  |     0.001 |       19 |     63400 |            0.03 |
|   Others       |     0.000 |       94 |       --- |             --- |
| Signals        |     1.073 |     1333 |       --- |             --- |
| I/O            |     4.158 |       15 |       210 |            7.14 |
| Static Power   |     0.138 |          |           |                 |
| Total          |     6.563 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     2.319 |       2.271 |      0.048 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.174 |       0.152 |      0.022 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     1.180 |       1.176 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| vga                            |     6.425 |
|   board_gfx                    |     0.152 |
|   corner_border_check_gfx      |     0.006 |
|   genblk1[0].red_piece_gfx     |     0.032 |
|   genblk1[10].red_piece_gfx    |     0.016 |
|   genblk1[11].red_piece_gfx    |     0.018 |
|   genblk1[12].red_piece_gfx    |     0.017 |
|   genblk1[13].red_piece_gfx    |     0.039 |
|   genblk1[14].red_piece_gfx    |     0.040 |
|   genblk1[15].red_piece_gfx    |     0.038 |
|   genblk1[16].red_piece_gfx    |     0.043 |
|   genblk1[17].red_piece_gfx    |     0.039 |
|   genblk1[18].red_piece_gfx    |     0.038 |
|   genblk1[19].red_piece_gfx    |     0.038 |
|   genblk1[1].red_piece_gfx     |     0.029 |
|   genblk1[20].red_piece_gfx    |     0.050 |
|   genblk1[2].red_piece_gfx     |     0.031 |
|   genblk1[3].red_piece_gfx     |     0.027 |
|   genblk1[4].red_piece_gfx     |     0.029 |
|   genblk1[5].red_piece_gfx     |     0.026 |
|   genblk1[6].red_piece_gfx     |     0.017 |
|   genblk1[7].red_piece_gfx     |     0.016 |
|   genblk1[8].red_piece_gfx     |     0.015 |
|   genblk1[9].red_piece_gfx     |     0.015 |
|   genblk2[0].yellow_piece_gfx  |     0.017 |
|   genblk2[10].yellow_piece_gfx |     0.025 |
|   genblk2[11].yellow_piece_gfx |     0.022 |
|   genblk2[12].yellow_piece_gfx |     0.023 |
|   genblk2[13].yellow_piece_gfx |     0.024 |
|   genblk2[14].yellow_piece_gfx |     0.032 |
|   genblk2[15].yellow_piece_gfx |     0.031 |
|   genblk2[16].yellow_piece_gfx |     0.035 |
|   genblk2[17].yellow_piece_gfx |     0.033 |
|   genblk2[18].yellow_piece_gfx |     0.032 |
|   genblk2[19].yellow_piece_gfx |     0.033 |
|   genblk2[1].yellow_piece_gfx  |     0.023 |
|   genblk2[20].yellow_piece_gfx |     0.040 |
|   genblk2[2].yellow_piece_gfx  |     0.024 |
|   genblk2[3].yellow_piece_gfx  |     0.023 |
|   genblk2[4].yellow_piece_gfx  |     0.024 |
|   genblk2[5].yellow_piece_gfx  |     0.024 |
|   genblk2[6].yellow_piece_gfx  |     0.024 |
|   genblk2[7].yellow_piece_gfx  |     0.025 |
|   genblk2[8].yellow_piece_gfx  |     0.024 |
|   genblk2[9].yellow_piece_gfx  |     0.023 |
|   logo_gfx                     |     0.129 |
+--------------------------------+-----------+


