#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep 28 19:49:11 2023
# Process ID: 16732
# Current directory: C:/Users/abc78/SoC_course/SoC_project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30068 C:\Users\abc78\SoC_course\SoC_project_2\SoC_project_2.xpr
# Log file: C:/Users/abc78/SoC_course/SoC_project_2/vivado.log
# Journal file: C:/Users/abc78/SoC_course/SoC_project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 826.914 ; gain = 216.727
update_compile_order -fileset sources_1
open_bd_design {C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.srcs/sources_1/bd/SoC/SoC.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Successfully read diagram <SoC> from BD file <C:/Users/abc78/SoC_course/SoC_project_2/SoC_project_2.srcs/sources_1/bd/SoC/SoC.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.910 ; gain = 114.605
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 19:49:46 2023...
