<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="check.sv" language="1800-2017"/>
  </files>
  <module_files>
    <file id="c" filename="check.sv" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="c1" loc="c,1,8,1,13" name="TOP" submodname="TOP" hier="TOP"/>
  </cells>
  <netlist>
    <module fl="c1" loc="c,1,8,1,13" name="TOP" origName="TOP" topModule="1" public="true">
      <var fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="1" dir="input" vartype="logic" origName="clk" public="true"/>
      <var fl="c4" loc="c,4,17,4,21" name="data" dtype_id="2" dir="input" vartype="logic" origName="data" public="true"/>
      <var fl="c5" loc="c,5,17,5,26" name="open_safe" dtype_id="1" dir="output" vartype="logic" origName="open_safe" public="true"/>
      <topscope fl="c1" loc="c,1,8,1,13">
        <scope fl="c1" loc="c,1,8,1,13" name="TOP"/>
      </topscope>
      <var fl="c2" loc="c,2,11,2,14" name="__Vclklast__TOP__clk" dtype_id="1" vartype="logic" origName="__Vclklast__TOP__clk"/>
      <cfunc fl="c20" loc="c,20,18,20,19" name="_initial__TOP__1">
        <comment fl="c20" loc="c,20,18,20,19" name="INITIAL"/>
        <assign fl="c20" loc="c,20,18,20,19" dtype_id="3">
          <const fl="c20" loc="c,20,27,20,29" name="1&apos;h0" dtype_id="3"/>
          <varref fl="c20" loc="c,20,8,20,17" name="open_safe" dtype_id="3"/>
        </assign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,13" name="_eval">
        <assign fl="c2" loc="c,2,11,2,14" dtype_id="3">
          <varref fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="3"/>
          <varref fl="c2" loc="c,2,11,2,14" name="__Vclklast__TOP__clk" dtype_id="3"/>
        </assign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,13" name="_eval_initial">
        <ccall fl="c20" loc="c,20,18,20,19"/>
        <assign fl="c2" loc="c,2,11,2,14" dtype_id="3">
          <varref fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="3"/>
          <varref fl="c2" loc="c,2,11,2,14" name="__Vclklast__TOP__clk" dtype_id="3"/>
        </assign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,13" name="final">
        <cstmt fl="c1" loc="c,1,8,1,13">
          <text fl="c1" loc="c,1,8,1,13"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,13">
          <text fl="c1" loc="c,1,8,1,13"/>
        </cstmt>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,13" name="_eval_settle"/>
      <cfunc fl="c1" loc="c,1,8,1,13" name="_change_request">
        <creturn fl="c1" loc="c,1,8,1,13">
          <ccall fl="c1" loc="c,1,8,1,13"/>
        </creturn>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,13" name="_change_request_1">
        <changedet fl="c1" loc="c,1,8,1,13"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,13" name="_eval_debug_assertions">
        <if fl="c2" loc="c,2,11,2,14">
          <and fl="c2" loc="c,2,11,2,14" dtype_id="1">
            <varref fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="1"/>
            <const fl="c2" loc="c,2,11,2,14" name="8&apos;hfe" dtype_id="4"/>
          </and>
          <cstmt fl="c2" loc="c,2,11,2,14">
            <text fl="c2" loc="c,2,11,2,14"/>
          </cstmt>
        </if>
        <if fl="c4" loc="c,4,17,4,21">
          <and fl="c4" loc="c,4,17,4,21" dtype_id="2">
            <varref fl="c4" loc="c,4,17,4,21" name="data" dtype_id="2"/>
            <const fl="c4" loc="c,4,17,4,21" name="8&apos;h80" dtype_id="4"/>
          </and>
          <cstmt fl="c4" loc="c,4,17,4,21">
            <text fl="c4" loc="c,4,17,4,21"/>
          </cstmt>
        </if>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,13" name="_ctor_var_reset">
        <creset fl="c2" loc="c,2,11,2,14">
          <varref fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="1"/>
        </creset>
        <creset fl="c4" loc="c,4,17,4,21">
          <varref fl="c4" loc="c,4,17,4,21" name="data" dtype_id="2"/>
        </creset>
        <creset fl="c5" loc="c,5,17,5,26">
          <varref fl="c5" loc="c,5,17,5,26" name="open_safe" dtype_id="1"/>
        </creset>
      </cfunc>
    </module>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vcheck__Syms.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vcheck__Syms.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vcheck.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vcheck__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vcheck.cpp"/>
    <typetable fl="a0" loc="a,0,0,0,0">
      <basicdtype fl="c20" loc="c,20,27,20,29" id="1" name="logic"/>
      <basicdtype fl="c4" loc="c,4,11,4,12" id="2" name="logic" left="6" right="0"/>
      <basicdtype fl="c20" loc="c,20,27,20,29" id="3" name="logic" left="31" right="0"/>
      <basicdtype fl="c2" loc="c,2,11,2,14" id="4" name="logic" left="7" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
