# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_9.srcs/sources_1/new/catcher.vhd" \
"../../../../project_9.srcs/sources_1/new/decoder.vhd" \
"../../../../project_9.srcs/sources_1/new/packer.vhd" \
"../../../../project_9.srcs/sources_1/new/sender.vhd" \
"../../../../project_9.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
