m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2
vrisc_v_mem_ctrl
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 DXx4 work 15 risc_v_mike_pkg 0 22 QEPLOZg;?c=`?n[@_<cz@0
DXx4 work 23 risc_v_mem_ctrl_sv_unit 0 22 LHNf@PDUHDaacbVL3kdI91
Z2 !s110 1709535471
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 1nFZYUDXWOCXXhEjVC7YA3
I53m<b_GIjRG[BU;:e0hk^3
!s105 risc_v_mem_ctrl_sv_unit
S1
Z4 dC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_modelsim
w1709521555
Z5 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv
Z6 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv
!i122 27
L0 7 97
Z7 OV;L;2020.1;71
31
Z8 !s108 1709535471.000000
Z9 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv|
Z10 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv|
!i113 1
Z11 o-work work -sv
Z12 tCvgOpt 0
Xrisc_v_mem_ctrl_sv_unit
R0
R1
R2
VLHNf@PDUHDaacbVL3kdI91
r1
!s85 0
!i10b 1
!s100 1D1c>zNh9QSOV_bhZW]@^1
ILHNf@PDUHDaacbVL3kdI91
!i103 1
S1
R4
Z13 w1709534652
R5
R6
Z14 FC:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh
!i122 27
Z15 L0 1 0
R7
31
R8
R9
R10
!i113 1
R11
R12
vrisc_v_mike_alu
R0
R1
DXx4 work 23 risc_v_mike_alu_sv_unit 0 22 Ya;=?c5eI5ZK9^`?fCYX02
R2
R3
r1
!s85 0
!i10b 1
!s100 hoBjfH6A1U3EYH2o0^nM?0
ILM`n6XdOK:N[BT[?7BV[S0
!s105 risc_v_mike_alu_sv_unit
S1
R4
w1706057822
Z16 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv
Z17 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv
!i122 28
L0 5 70
R7
31
R8
Z18 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv|
Z19 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv|
!i113 1
R11
R12
Xrisc_v_mike_alu_sv_unit
R0
R1
R2
VYa;=?c5eI5ZK9^`?fCYX02
r1
!s85 0
!i10b 1
!s100 Sb=VV5?C:^Se06<>zLJgl2
IYa;=?c5eI5ZK9^`?fCYX02
!i103 1
S1
R4
R13
R16
R17
R14
!i122 28
R15
R7
31
R8
R18
R19
!i113 1
R11
R12
vrisc_v_mike_ctrl
R0
R1
DXx4 work 24 risc_v_mike_ctrl_sv_unit 0 22 _H7j5?3beNSASP3jRGoKg3
R2
R3
r1
!s85 0
!i10b 1
!s100 7z`MCCl@Fd^Hj1HH]9M462
I7KzgPj1DlMiDB2g2KK]NI0
!s105 risc_v_mike_ctrl_sv_unit
S1
R4
R13
Z20 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv
Z21 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv
!i122 29
L0 5 557
R7
31
R8
Z22 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv|
Z23 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv|
!i113 1
R11
R12
Xrisc_v_mike_ctrl_sv_unit
R0
R1
R2
V_H7j5?3beNSASP3jRGoKg3
r1
!s85 0
!i10b 1
!s100 Ma=C3`@S?cg`H7O7XK7lX3
I_H7j5?3beNSASP3jRGoKg3
!i103 1
S1
R4
R13
R20
R21
R14
!i122 29
R15
R7
31
R8
R22
R23
!i113 1
R11
R12
vrisc_v_mike_data_memory
R0
R1
DXx4 work 31 risc_v_mike_data_memory_sv_unit 0 22 S4UgY75=XG5X@So=Cm6cH3
R2
R3
r1
!s85 0
!i10b 1
!s100 S?E<SAE5]Eh^3<JH4zeKa2
IFC3l^jf`RCm]P[hEg6B8A0
!s105 risc_v_mike_data_memory_sv_unit
S1
R4
w1709519635
Z24 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv
Z25 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv
!i122 30
L0 7 41
R7
31
R8
Z26 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv|
Z27 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv|
!i113 1
R11
R12
Xrisc_v_mike_data_memory_sv_unit
R0
R1
R2
VS4UgY75=XG5X@So=Cm6cH3
r1
!s85 0
!i10b 1
!s100 MKf@M@8NQ<YUZ8g97Pm7a2
IS4UgY75=XG5X@So=Cm6cH3
!i103 1
S1
R4
R13
R24
R25
R14
!i122 30
R15
R7
31
R8
R26
R27
!i113 1
R11
R12
vrisc_v_mike_gpio_module
R0
R1
DXx4 work 31 risc_v_mike_gpio_module_sv_unit 0 22 ;_SXBCW02gb1TCmi8^9]k3
Z28 !s110 1709535472
R3
r1
!s85 0
!i10b 1
!s100 dQZWUEm9M@ZUmlfc0o]H<3
I3@a=VE[]b>ASbnz>lKBIf1
!s105 risc_v_mike_gpio_module_sv_unit
S1
R4
w1709531161
Z29 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv
Z30 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv
!i122 31
L0 7 42
R7
31
R8
Z31 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv|
Z32 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv|
!i113 1
R11
R12
Xrisc_v_mike_gpio_module_sv_unit
R0
R1
R28
V;_SXBCW02gb1TCmi8^9]k3
r1
!s85 0
!i10b 1
!s100 A9kCP2Q2PhA6@b0UN6BWS3
I;_SXBCW02gb1TCmi8^9]k3
!i103 1
S1
R4
R13
R29
R30
R14
!i122 31
L0 2 0
R7
31
R8
R31
R32
!i113 1
R11
R12
vrisc_v_mike_instruction_memory
R0
R1
DXx4 work 38 risc_v_mike_instruction_memory_sv_unit 0 22 H2H`Jk5Wm@Z6L6O>mn7Yd0
R28
R3
r1
!s85 0
!i10b 1
!s100 [G9j;ZT:D:cEOUNYzjiBo2
I0kJ;IS;E;SR[5Z:E;2AWM2
!s105 risc_v_mike_instruction_memory_sv_unit
S1
R4
w1709528777
Z33 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv
Z34 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv
!i122 32
L0 5 194
R7
31
Z35 !s108 1709535472.000000
Z36 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv|
Z37 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv|
!i113 1
R11
R12
Xrisc_v_mike_instruction_memory_sv_unit
R0
R1
R28
VH2H`Jk5Wm@Z6L6O>mn7Yd0
r1
!s85 0
!i10b 1
!s100 8KdO920n;ViIMn<lO2jQ33
IH2H`Jk5Wm@Z6L6O>mn7Yd0
!i103 1
S1
R4
R13
R33
R34
R14
!i122 32
R15
R7
31
R35
R36
R37
!i113 1
R11
R12
Xrisc_v_mike_pkg
R0
R28
!i10b 1
!s100 d]c=<PbN[2TRadzDc7[OH0
!s11b Dg1SIo80bB@j0V0VzS_@n1
IQEPLOZg;?c=`?n[@_<cz@0
VQEPLOZg;?c=`?n[@_<cz@0
S1
R4
R13
8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv
FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv
R14
!i122 33
R15
R7
r1
!s85 0
31
R35
!s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv|
!i113 1
R11
R12
vrisc_v_mike_reg_file
R0
R1
DXx4 work 28 risc_v_mike_reg_file_sv_unit 0 22 kSX0?:lIEmG0:BHd47e:h1
R28
R3
r1
!s85 0
!i10b 1
!s100 o<Ei_A7<YIjjAR:VMP7Wc3
ILPAbM@=d`C;Tmc;0f[R293
!s105 risc_v_mike_reg_file_sv_unit
S1
R4
w1709526463
Z38 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv
Z39 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv
!i122 34
L0 5 43
R7
31
R35
Z40 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv|
Z41 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv|
!i113 1
R11
R12
Xrisc_v_mike_reg_file_sv_unit
R0
R1
R28
VkSX0?:lIEmG0:BHd47e:h1
r1
!s85 0
!i10b 1
!s100 nZJ_E`YfUZ3QLaAX5RRU11
IkSX0?:lIEmG0:BHd47e:h1
!i103 1
S1
R4
R13
R38
R39
R14
!i122 34
R15
R7
31
R35
R40
R41
!i113 1
R11
R12
vrisc_v_mike_sign_extend
R0
R1
DXx4 work 31 risc_v_mike_sign_extend_sv_unit 0 22 <X<RMWUUJ01[3E>=J6<I?1
Z42 !s110 1709535473
R3
r1
!s85 0
!i10b 1
!s100 XBALiA^R2O`]eBB>RK?[@0
I7^UzeTe8]14M_Y6VeZIkg1
!s105 risc_v_mike_sign_extend_sv_unit
S1
R4
w1709513233
Z43 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv
Z44 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv
!i122 35
L0 5 18
R7
31
Z45 !s108 1709535473.000000
Z46 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv|
Z47 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv|
!i113 1
R11
R12
Xrisc_v_mike_sign_extend_sv_unit
R0
R1
R42
V<X<RMWUUJ01[3E>=J6<I?1
r1
!s85 0
!i10b 1
!s100 EHFdhzbUdVdh`EA_U>HGY3
I<X<RMWUUJ01[3E>=J6<I?1
!i103 1
S1
R4
R13
R43
R44
R14
!i122 35
R15
R7
31
R45
R46
R47
!i113 1
R11
R12
vrisc_v_mike_tb_uni
R0
R1
DXx4 work 26 risc_v_mike_tb_uni_sv_unit 0 22 GfjFi`R_cYi8MNS4Q_8j<3
R42
R3
r1
!s85 0
!i10b 1
!s100 3Icei`hci@NL1Jg?n]`mA2
IoKnFIC67aZJ8F1W4;YTN[3
!s105 risc_v_mike_tb_uni_sv_unit
S1
R4
Z48 w1709535431
Z49 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv
Z50 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv
!i122 37
L0 5 34
R7
31
R45
Z51 !s107 ../src/rtl/risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv|
Z52 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/val/risc_v_mike_tb_uni.sv|
!i113 1
R11
R12
Xrisc_v_mike_tb_uni_sv_unit
R0
R1
R42
VGfjFi`R_cYi8MNS4Q_8j<3
r1
!s85 0
!i10b 1
!s100 nAI8I^n6U3^iF7>4iNP8m3
IGfjFi`R_cYi8MNS4Q_8j<3
!i103 1
S1
R4
R48
R49
R50
F../src/rtl/risc_v_mike_header.svh
!i122 37
R15
R7
31
R45
R51
R52
!i113 1
R11
R12
vrisc_v_mike_top
R0
R1
DXx4 work 23 risc_v_mike_top_sv_unit 0 22 g4EWn5TAJI9eR54A?XVY:0
Z53 !s110 1709536150
R3
r1
!s85 0
!i10b 1
!s100 H^f6onz;Z;POe=kKcTfBb2
I=CZDaHm]Y2XG8Ui?;@Zd83
!s105 risc_v_mike_top_sv_unit
S1
R4
Z54 w1709536144
Z55 8C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv
Z56 FC:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv
!i122 40
L0 6 272
R7
31
Z57 !s108 1709536150.000000
!s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv|
Z58 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv|
!i113 1
R11
R12
Xrisc_v_mike_top_sv_unit
R0
R1
R53
Vg4EWn5TAJI9eR54A?XVY:0
r1
!s85 0
!i10b 1
!s100 b[@6NN4IA2DO6d6EOIl9L1
Ig4EWn5TAJI9eR54A?XVY:0
!i103 1
S1
R4
R54
R55
R56
R14
!i122 40
R15
R7
31
R57
Z59 !s107 C:\Users\matriana\Personal\Masters\Diseno de Micros\RISC-V\RISC-V\src\rtl\risc_v_mike_header.svh|C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv|
R58
!i113 1
R11
R12
