# Design: Design FirstSim already active.
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: Flow Manager: Not Defined
alog -O2 -sve -msg 5 -sv2k12 -work FirstSim $dsn/src/CheckerBench.v $dsn/src/CodeChecker.v $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/serialIn.v $dsn/src/serialOut.v $dsn/src/timer.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: test MainModule serialIn.
# $root top modules: test MainModule serialIn.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work FirstSim $dsn/src/CheckerBench.v $dsn/src/CodeChecker.v $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/serialIn.v $dsn/src/serialOut.v $dsn/src/timer.v $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test serialIn Test.
# $root top modules: test serialIn Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work FirstSim $dsn/src/CodeChecker.v $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/serialIn.v $dsn/src/serialOut.v $dsn/src/timer.v $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: serialIn Test.
# $root top modules: test serialIn Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work FirstSim $dsn/src/MainModule.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module timer found in current working library.
# Info: VCP2113 Module easySerialOut found in current working library.
# Info: VCP2113 Module keyChecker found in current working library.
# Info: VCP2123 Package UnitScopePackage_3 found in current working library.
# Warning: VCP2127 Unable to map port type: unknown for port: key in library module: keyChecker. Connection rules will not be checked for such port.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: test serialIn Test.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: MainModule.v (27): Length of connection (32) does not match the length of port "RST" (1) on instance "/Test/alarmante/mainTimer".
# SLP: Warning: MainModule.v (40): Length of connection (32) does not match the length of port "EN" (1) on instance "/Test/alarmante/STATE_OUT".
# SLP: Warning: MainModule.v (40): Length of connection (32) does not match the length of port "SB" (4) on instance "/Test/alarmante/STATE_OUT".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 10 (100.00%) other processes in SLP
# SLP: 62 (95.38%) signals in SLP and 3 (4.62%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5532 kB (elbread=1280 elab2=4118 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\TP2_E3-G2\PrevSim\FirstSim\src\wave.asdb
#  23:23, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (39): $finish called.
# KERNEL: Time: 499 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#24_0@.
# KERNEL: stopped at time: 499 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 11 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/TP2_E3-G2/PrevSim/FirstSim/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 10 (100.00%) other processes in SLP
# SLP: 62 (95.38%) signals in SLP and 3 (4.62%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5532 kB (elbread=1280 elab2=4118 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\TP2_E3-G2\PrevSim\FirstSim\src\wave.asdb
#  23:24, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/TP2_E3-G2/PrevSim/FirstSim/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (39): $finish called.
# KERNEL: Time: 499 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#24_0@.
# KERNEL: stopped at time: 499 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work FirstSim $dsn/src/CodeChecker.v $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/serialIn.v $dsn/src/serialOut.v $dsn/src/timer.v $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: serialIn Test.
# $root top modules: test serialIn Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
