<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4084" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4084{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4084{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4084{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4084{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_4084{left:151px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_4084{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_4084{left:69px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t8_4084{left:69px;bottom:1015px;}
#t9_4084{left:95px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_4084{left:372px;bottom:1019px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_4084{left:69px;bottom:993px;}
#tc_4084{left:95px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_4084{left:416px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_4084{left:95px;bottom:979px;letter-spacing:-0.15px;}
#tf_4084{left:69px;bottom:953px;}
#tg_4084{left:95px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_4084{left:400px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_4084{left:69px;bottom:930px;}
#tj_4084{left:95px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tk_4084{left:404px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tl_4084{left:95px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_4084{left:95px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tn_4084{left:95px;bottom:883px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_4084{left:69px;bottom:857px;}
#tp_4084{left:95px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#tq_4084{left:408px;bottom:860px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tr_4084{left:95px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_4084{left:95px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tt_4084{left:95px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_4084{left:69px;bottom:783px;}
#tv_4084{left:95px;bottom:787px;letter-spacing:-0.16px;word-spacing:-1.18px;}
#tw_4084{left:453px;bottom:787px;letter-spacing:-0.13px;word-spacing:-1.18px;}
#tx_4084{left:95px;bottom:770px;letter-spacing:-0.15px;}
#ty_4084{left:69px;bottom:744px;}
#tz_4084{left:95px;bottom:747px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t10_4084{left:451px;bottom:747px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t11_4084{left:95px;bottom:730px;letter-spacing:-0.15px;}
#t12_4084{left:69px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t13_4084{left:69px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t14_4084{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t15_4084{left:69px;bottom:614px;letter-spacing:0.13px;}
#t16_4084{left:151px;bottom:614px;letter-spacing:0.14px;word-spacing:0.01px;}
#t17_4084{left:69px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t18_4084{left:236px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t19_4084{left:377px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1a_4084{left:69px;bottom:573px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t1b_4084{left:226px;bottom:573px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t1c_4084{left:717px;bottom:573px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#t1d_4084{left:69px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1e_4084{left:69px;bottom:539px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1f_4084{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1g_4084{left:96px;bottom:493px;letter-spacing:-0.1px;}
#t1h_4084{left:117px;bottom:475px;letter-spacing:-0.14px;}
#t1i_4084{left:145px;bottom:457px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1j_4084{left:172px;bottom:438px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_4084{left:145px;bottom:420px;letter-spacing:-0.07px;}
#t1l_4084{left:117px;bottom:402px;letter-spacing:-0.11px;}
#t1m_4084{left:145px;bottom:383px;letter-spacing:-0.11px;}
#t1n_4084{left:145px;bottom:365px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_4084{left:96px;bottom:347px;letter-spacing:-0.11px;}
#t1p_4084{left:69px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1q_4084{left:69px;bottom:305px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t1r_4084{left:69px;bottom:289px;letter-spacing:-0.13px;}
#t1s_4084{left:69px;bottom:230px;letter-spacing:0.13px;}
#t1t_4084{left:151px;bottom:230px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1u_4084{left:69px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1v_4084{left:236px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1w_4084{left:378px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t1x_4084{left:69px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1y_4084{left:69px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1z_4084{left:69px;bottom:148px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t20_4084{left:69px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t21_4084{left:96px;bottom:110px;letter-spacing:-0.11px;}
#t22_4084{left:173px;bottom:110px;}
#t23_4084{left:184px;bottom:110px;letter-spacing:-0.11px;}

.s1_4084{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4084{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4084{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4084{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4084{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4084{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4084{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4084{font-size:14px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4084" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4084Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4084" style="-webkit-user-select: none;"><object width="935" height="1210" data="4084/4084.svg" type="image/svg+xml" id="pdf4084" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4084" class="t s1_4084">30-2 </span><span id="t2_4084" class="t s1_4084">Vol. 3C </span>
<span id="t3_4084" class="t s2_4084">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_4084" class="t s3_4084">30.1.1 </span><span id="t5_4084" class="t s3_4084">Virtualized APIC Registers </span>
<span id="t6_4084" class="t s4_4084">Depending on the setting of certain VM-execution controls, a logical processor may virtualize certain accesses to </span>
<span id="t7_4084" class="t s4_4084">APIC registers using the following fields on the virtual-APIC page: </span>
<span id="t8_4084" class="t s5_4084">• </span><span id="t9_4084" class="t s6_4084">Virtual task-priority register (VTPR)</span><span id="ta_4084" class="t s4_4084">: the 32-bit field located at offset 080H on the virtual-APIC page. </span>
<span id="tb_4084" class="t s5_4084">• </span><span id="tc_4084" class="t s6_4084">Virtual processor-priority register (VPPR)</span><span id="td_4084" class="t s4_4084">: the 32-bit field located at offset 0A0H on the virtual-APIC </span>
<span id="te_4084" class="t s4_4084">page. </span>
<span id="tf_4084" class="t s5_4084">• </span><span id="tg_4084" class="t s6_4084">Virtual end-of-interrupt register (VEOI)</span><span id="th_4084" class="t s4_4084">: the 32-bit field located at offset 0B0H on the virtual-APIC page. </span>
<span id="ti_4084" class="t s5_4084">• </span><span id="tj_4084" class="t s6_4084">Virtual interrupt-service register (VISR)</span><span id="tk_4084" class="t s4_4084">: the 256-bit value comprising eight non-contiguous 32-bit fields </span>
<span id="tl_4084" class="t s4_4084">at offsets 100H, 110H, 120H, 130H, 140H, 150H, 160H, and 170H on the virtual-APIC page. Bit x of the VISR </span>
<span id="tm_4084" class="t s4_4084">is at bit position (x &amp; 1FH) at offset (100H | ((x &amp; E0H) » 1)). The processor uses only the low 4 bytes of each </span>
<span id="tn_4084" class="t s4_4084">of the 16-byte fields at offsets 100H, 110H, 120H, 130H, 140H, 150H, 160H, and 170H. </span>
<span id="to_4084" class="t s5_4084">• </span><span id="tp_4084" class="t s6_4084">Virtual interrupt-request register (VIRR)</span><span id="tq_4084" class="t s4_4084">: the 256-bit value comprising eight non-contiguous 32-bit fields </span>
<span id="tr_4084" class="t s4_4084">at offsets 200H, 210H, 220H, 230H, 240H, 250H, 260H, and 270H on the virtual-APIC page. Bit x of the VIRR </span>
<span id="ts_4084" class="t s4_4084">is at bit position (x &amp; 1FH) at offset (200H | ((x &amp; E0H) » 1)). The processor uses only the low 4 bytes of each </span>
<span id="tt_4084" class="t s4_4084">of the 16-Byte fields at offsets 200H, 210H, 220H, 230H, 240H, 250H, 260H, and 270H. </span>
<span id="tu_4084" class="t s5_4084">• </span><span id="tv_4084" class="t s6_4084">Virtual interrupt-command register (VICR_LO)</span><span id="tw_4084" class="t s4_4084">: the 32-bit field located at offset 300H on the virtual-APIC </span>
<span id="tx_4084" class="t s4_4084">page. </span>
<span id="ty_4084" class="t s5_4084">• </span><span id="tz_4084" class="t s6_4084">Virtual interrupt-command register (VICR_HI)</span><span id="t10_4084" class="t s4_4084">: the 32-bit field located at offset 310H on the virtual-APIC </span>
<span id="t11_4084" class="t s4_4084">page. </span>
<span id="t12_4084" class="t s4_4084">The VTPR field virtualizes the TPR whenever the “use TPR shadow” VM-execution control is 1. The other fields indi- </span>
<span id="t13_4084" class="t s4_4084">cated above virtualize the corresponding APIC registers whenever the “virtual-interrupt delivery” VM-execution </span>
<span id="t14_4084" class="t s4_4084">control is 1. (VICR_LO and VICR_HI also virtualize the ICR when the “IPI virtualization” VM-execution control is 1.) </span>
<span id="t15_4084" class="t s3_4084">30.1.2 </span><span id="t16_4084" class="t s3_4084">TPR Virtualization </span>
<span id="t17_4084" class="t s4_4084">The processor performs </span><span id="t18_4084" class="t s6_4084">TPR virtualization </span><span id="t19_4084" class="t s4_4084">in response to the following operations: (1) virtualization of the MOV </span>
<span id="t1a_4084" class="t s4_4084">to CR8 instruction; (2) </span><span id="t1b_4084" class="t s4_4084">virtualization of a write to offset 080H on the APIC-access page; and (3) </span><span id="t1c_4084" class="t s4_4084">virtualization of the </span>
<span id="t1d_4084" class="t s4_4084">WRMSR instruction with ECX = 808H. See Section 30.3, Section 30.4.3, and Section 30.5 for details of when TPR </span>
<span id="t1e_4084" class="t s4_4084">virtualization is performed. </span>
<span id="t1f_4084" class="t s4_4084">The following pseudocode details the behavior of TPR virtualization: </span>
<span id="t1g_4084" class="t s7_4084">IF “virtual-interrupt delivery” is 0 </span>
<span id="t1h_4084" class="t s7_4084">THEN </span>
<span id="t1i_4084" class="t s7_4084">IF VTPR[7:4] &lt; TPR threshold (see Section 25.6.8) </span>
<span id="t1j_4084" class="t s7_4084">THEN cause VM exit due to TPR below threshold; </span>
<span id="t1k_4084" class="t s7_4084">FI; </span>
<span id="t1l_4084" class="t s7_4084">ELSE </span>
<span id="t1m_4084" class="t s7_4084">perform PPR virtualization (see Section 30.1.3); </span>
<span id="t1n_4084" class="t s7_4084">evaluate pending virtual interrupts (see Section 30.2.1); </span>
<span id="t1o_4084" class="t s7_4084">FI; </span>
<span id="t1p_4084" class="t s4_4084">Any VM exit caused by TPR virtualization is trap-like: the instruction causing TPR virtualization completes before </span>
<span id="t1q_4084" class="t s4_4084">the VM exit occurs (for example, the value of CS:RIP saved in the guest-state area of the VMCS references the next </span>
<span id="t1r_4084" class="t s4_4084">instruction). </span>
<span id="t1s_4084" class="t s3_4084">30.1.3 </span><span id="t1t_4084" class="t s3_4084">PPR Virtualization </span>
<span id="t1u_4084" class="t s4_4084">The processor performs </span><span id="t1v_4084" class="t s6_4084">PPR virtualization </span><span id="t1w_4084" class="t s4_4084">in response to the following operations: (1) VM entry; (2) TPR virtu- </span>
<span id="t1x_4084" class="t s4_4084">alization; and (3) EOI virtualization. See Section 27.3.2.5, Section 30.1.2, and Section 30.1.4 for details of when </span>
<span id="t1y_4084" class="t s4_4084">PPR virtualization is performed. </span>
<span id="t1z_4084" class="t s4_4084">PPR virtualization uses the guest interrupt status (specifically, SVI; see Section 25.4.2) and VTPR. The following </span>
<span id="t20_4084" class="t s4_4084">pseudocode details the behavior of PPR virtualization: </span>
<span id="t21_4084" class="t s7_4084">IF VTPR[7:4] </span><span id="t22_4084" class="t s8_4084">≥ </span><span id="t23_4084" class="t s7_4084">SVI[7:4] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
