INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_ALU/project_ALU.sim/sim_1/synth/func/xsim/CPU_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCA
INFO: [VRFC 10-311] analyzing module Add16
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-311] analyzing module And16
INFO: [VRFC 10-311] analyzing module And16Way
INFO: [VRFC 10-311] analyzing module And16__1
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module Mux16
INFO: [VRFC 10-311] analyzing module Mux16__1
INFO: [VRFC 10-311] analyzing module Mux16__2
INFO: [VRFC 10-311] analyzing module Mux16__3
INFO: [VRFC 10-311] analyzing module Mux16__4
INFO: [VRFC 10-311] analyzing module Mux16__5
INFO: [VRFC 10-311] analyzing module Not16
INFO: [VRFC 10-311] analyzing module Not16__1
INFO: [VRFC 10-311] analyzing module Not16__2
INFO: [VRFC 10-311] analyzing module Not16__3
INFO: [VRFC 10-311] analyzing module Not16__4
INFO: [VRFC 10-311] analyzing module myDeMux
INFO: [VRFC 10-311] analyzing module myMux
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_ALU/project_ALU.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
