
---------- Begin Simulation Statistics ----------
final_tick                               2542010551500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224149                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   224148                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.74                       # Real time elapsed on the host
host_tick_rate                              640430171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200189                       # Number of instructions simulated
sim_ops                                       4200189                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012001                       # Number of seconds simulated
sim_ticks                                 12000706500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.777253                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  418060                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               893725                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2363                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93746                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            817579                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52919                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279726                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226807                       # Number of indirect misses.
system.cpu.branchPred.lookups                  995766                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66101                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26982                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200189                       # Number of instructions committed
system.cpu.committedOps                       4200189                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.711163                       # CPI: cycles per instruction
system.cpu.discardedOps                        200851                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   610046                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1457833                       # DTB hits
system.cpu.dtb.data_misses                       7346                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   408037                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854511                       # DTB read hits
system.cpu.dtb.read_misses                       6547                       # DTB read misses
system.cpu.dtb.write_accesses                  202009                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603322                       # DTB write hits
system.cpu.dtb.write_misses                       799                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18029                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3435914                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055706                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665734                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16801020                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175096                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1027712                       # ITB accesses
system.cpu.itb.fetch_acv                          788                       # ITB acv
system.cpu.itb.fetch_hits                     1020998                       # ITB hits
system.cpu.itb.fetch_misses                      6714                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4222     69.35%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.73%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6088                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14432                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2432     47.34%     47.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2687     52.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5137                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2419     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2419     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4856                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11074514000     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8810000      0.07%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18701500      0.16%     92.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               905700500      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12007726000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994655                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900261                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945299                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590075                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742198                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8081284000     67.30%     67.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3926391000     32.70%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23987966                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85460      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543911     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840370     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593237     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104872      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200189                       # Class of committed instruction
system.cpu.quiesceCycles                        13447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7186946                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22945460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22945460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22945460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22945460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117669.025641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117669.025641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117669.025641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117669.025641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13185484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13185484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13185484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13185484                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67617.866667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67617.866667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67617.866667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67617.866667                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22595963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22595963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117687.307292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117687.307292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12985987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12985987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67635.348958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67635.348958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.292347                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539540068000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.292347                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205772                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205772                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129470                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34923                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87765                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34195                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28960                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28960                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41009                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11267776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11267776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6701440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6701881                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17980921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158741                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002766                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052516                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158302     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158741                       # Request fanout histogram
system.membus.reqLayer0.occupancy              345000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           828820526                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376362500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          468405000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5650816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10128448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5650816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5650816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34923                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34923                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470873611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373114033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843987644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470873611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470873611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186245035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186245035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186245035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470873611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373114033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1030232678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000159786750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409976                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112963                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158257                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122470                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158257                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10622                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2173                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2024738750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4792895000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13714.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32464.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104509                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81073                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158257                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122470                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.273268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.937587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.062730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35021     42.54%     42.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24406     29.65%     72.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9983     12.13%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4629      5.62%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2509      3.05%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1426      1.73%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          939      1.14%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          614      0.75%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2795      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82322                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.955664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.343650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.691424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1356     18.33%     18.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5558     75.13%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.85%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            97      1.31%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.61%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.774090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6575     88.88%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.08%     89.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              472      6.38%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              206      2.78%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.78%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9448640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  679808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7697728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10128448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7838080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12000701500                       # Total gap between requests
system.mem_ctrls.avgGap                      42748.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5004288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7697728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416999449.157430887222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370340862.848366498947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641439568.578733325005                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2544930000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247965000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 295014593750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28823.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32130.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2408872.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315495180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167674485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561289680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309968820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5232104100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        202289280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7735981785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.627196                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    474869500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11125177000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272341020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144737505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           492824220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317877120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5197386540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        231525120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7603851765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.617010                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    548176750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11051869750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              993460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11993506500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1735865                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1735865                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1735865                       # number of overall hits
system.cpu.icache.overall_hits::total         1735865                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88357                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88357                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88357                       # number of overall misses
system.cpu.icache.overall_misses::total         88357                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5432019000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5432019000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5432019000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5432019000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1824222                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1824222                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1824222                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1824222                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048435                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048435                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61478.083231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61478.083231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61478.083231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61478.083231                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87765                       # number of writebacks
system.cpu.icache.writebacks::total             87765                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88357                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5343663000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5343663000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5343663000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5343663000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048435                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048435                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60478.094548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60478.094548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60478.094548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60478.094548                       # average overall mshr miss latency
system.cpu.icache.replacements                  87765                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1735865                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1735865                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88357                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88357                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5432019000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5432019000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1824222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1824222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61478.083231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61478.083231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5343663000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5343663000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60478.094548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60478.094548                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.835007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1794941                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.433279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.835007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3736800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3736800                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1318419                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318419                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318419                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318419                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105727                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105727                       # number of overall misses
system.cpu.dcache.overall_misses::total        105727                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6775919000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6775919000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6775919000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6775919000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1424146                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1424146                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1424146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1424146                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074239                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074239                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074239                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074239                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64088.823101                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64088.823101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64088.823101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64088.823101                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34747                       # number of writebacks
system.cpu.dcache.writebacks::total             34747                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36650                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4398717499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4398717499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4398717499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4398717499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048504                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048504                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048504                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048504                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63678.467493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63678.467493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63678.467493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63678.467493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103737.980769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103737.980769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68939                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49307                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49307                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3307974500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3307974500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67089.348368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67089.348368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2682387500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2682387500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66887.452310                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66887.452310                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3467944500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3467944500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61466.581000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61466.581000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1716329999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1716329999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59236.902016                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59236.902016                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63681000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63681000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70365.745856                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70365.745856                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62776000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62776000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080854                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080854                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69365.745856                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69365.745856                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542010551500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.598236                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1386255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68939                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.108429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.598236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          713                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2962891                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2962891                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552628910500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 647907                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   647901                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.42                       # Real time elapsed on the host
host_tick_rate                              731207819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7397962                       # Number of instructions simulated
sim_ops                                       7397962                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008349                       # Number of seconds simulated
sim_ticks                                  8349203000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.572677                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213190                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               567407                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1613                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             54366                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            503789                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37185                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          233581                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           196396                       # Number of indirect misses.
system.cpu.branchPred.lookups                  634893                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51385                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19314                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2458271                       # Number of instructions committed
system.cpu.committedOps                       2458271                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.747203                       # CPI: cycles per instruction
system.cpu.discardedOps                        119586                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165912                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       826327                       # DTB hits
system.cpu.dtb.data_misses                       2991                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108558                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       485160                       # DTB read hits
system.cpu.dtb.read_misses                       2527                       # DTB read misses
system.cpu.dtb.write_accesses                   57354                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341167                       # DTB write hits
system.cpu.dtb.write_misses                       464                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4631                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1977466                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            583102                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           374239                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12381683                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.148210                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  367219                       # ITB accesses
system.cpu.itb.fetch_acv                          251                       # ITB acv
system.cpu.itb.fetch_hits                      364430                       # ITB hits
system.cpu.itb.fetch_misses                      2789                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.85%      4.85% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.08% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5028     79.87%     84.96% # number of callpals executed
system.cpu.kern.callpal::rdps                     155      2.46%     87.42% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.45% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.48% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.32%     94.81% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.35%     96.16% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.41% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.57%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6295                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9876                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2283     41.24%     41.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3206     57.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5536                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2280     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.85%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2280     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4607                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5979649500     71.62%     71.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                68767500      0.82%     72.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8698000      0.10%     72.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2292153000     27.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8349268000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998686                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711167                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832189                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 418                      
system.cpu.kern.mode_good::user                   418                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 418                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.545692                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.706081                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6984735500     83.66%     83.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1364532500     16.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16586453                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43218      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1520970     61.87%     63.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                 484938     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                338836     13.78%     97.40% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.62% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58580      2.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2458271                       # Class of committed instruction
system.cpu.quiesceCycles                       111953                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4204770                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       129158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        258207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2663601481                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2663601481                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2663601481                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2663601481                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118287.657918                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118287.657918                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118287.657918                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118287.657918                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           433                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    61.857143                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1536406395                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1536406395                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1536406395                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1536406395                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68230.144551                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68230.144551                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68230.144551                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68230.144551                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6235473                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6235473                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115471.722222                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115471.722222                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3535473                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3535473                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65471.722222                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65471.722222                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2657366008                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2657366008                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118294.426994                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118294.426994                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1532870922                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1532870922                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68236.775374                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68236.775374                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              92327                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41825                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72804                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14416                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15411                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15411                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18366                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       218426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       218426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 368525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9319168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9319168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3397376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3400295                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14157159                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131008                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001672                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040852                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130789     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     219      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              131008                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3068000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           730033685                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             296973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184921750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          386749000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4659712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2158272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6817984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4659712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4659712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2676800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2676800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41825                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41825                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558102612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         258500362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             816602974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558102612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558102612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      320605452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            320605452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      320605452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558102612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        258500362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1137208426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    113482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171108500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6977                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6977                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              288694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106531                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114543                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114543                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5293                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1061                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5517                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1520942750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  506190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3419155250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15023.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33773.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        95                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79252                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106531                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114543                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    326                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.343158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.015725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.460301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26200     41.43%     41.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18733     29.62%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7893     12.48%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3557      5.62%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1882      2.98%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1055      1.67%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          679      1.07%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          477      0.75%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2766      4.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63242                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.510678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.795016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.150668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1454     20.84%     20.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            950     13.62%     34.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4186     60.00%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           205      2.94%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            93      1.33%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            34      0.49%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            20      0.29%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            18      0.26%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6977                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.265587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.247252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.824029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6075     87.07%     87.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              319      4.57%     91.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              368      5.27%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              148      2.12%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      0.56%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.09%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.10%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.04%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6977                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6479232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  338752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7263040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6817984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7330752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       776.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       869.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    816.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    878.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8349204000                       # Total gap between requests
system.mem_ctrls.avgGap                      37766.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4330496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2148736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7263040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 518671782.204840421677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 257358217.305292516947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 869908181.655183196068                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114543                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2272457000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1146698250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 208782394500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31211.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34003.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1822742.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            260702820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            138566835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           404038320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314238780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     658894080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3541253820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        225890880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5543585535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.965834                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    552520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    278720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7522925000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            191066400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101554200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           319300800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          278507880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     658894080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3506169750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        255506880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5310999990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.108619                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    630056750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    278720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7445574000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               171500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117383481                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1171000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1583000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              111000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10558359000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       952746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           952746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       952746                       # number of overall hits
system.cpu.icache.overall_hits::total          952746                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72814                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72814                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72814                       # number of overall misses
system.cpu.icache.overall_misses::total         72814                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4699961000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4699961000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4699961000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4699961000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1025560                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1025560                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1025560                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1025560                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.070999                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070999                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.070999                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070999                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64547.490867                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64547.490867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64547.490867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64547.490867                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72804                       # number of writebacks
system.cpu.icache.writebacks::total             72804                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72814                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72814                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4627147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4627147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4627147000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4627147000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.070999                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.070999                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.070999                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.070999                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63547.490867                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63547.490867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63547.490867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63547.490867                       # average overall mshr miss latency
system.cpu.icache.replacements                  72804                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       952746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          952746                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72814                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72814                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4699961000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4699961000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1025560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1025560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.070999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64547.490867                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64547.490867                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4627147000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4627147000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.070999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.070999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63547.490867                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63547.490867                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985389                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1060748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             73325                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.466389                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985389                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2123934                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2123934                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       750295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           750295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       750295                       # number of overall hits
system.cpu.dcache.overall_hits::total          750295                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51385                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51385                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51385                       # number of overall misses
system.cpu.dcache.overall_misses::total         51385                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3364446000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3364446000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3364446000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3364446000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       801680                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       801680                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       801680                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       801680                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064097                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064097                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064097                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064097                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65475.255425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65475.255425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65475.255425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65475.255425                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19361                       # number of writebacks
system.cpu.dcache.writebacks::total             19361                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18224                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2174986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2174986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2174986000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2174986000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233609500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233609500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041364                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65588.673442                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65588.673442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65588.673442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65588.673442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120355.229263                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120355.229263                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33723                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       450359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          450359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1505677500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1505677500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       471862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       471862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70021.741152                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70021.741152                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1247019000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1247019000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233609500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233609500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70298.156604                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70298.156604                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203670.008718                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203670.008718                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29882                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29882                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1858768500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1858768500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       329818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       329818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090601                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090601                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62203.617562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62203.617562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927967000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927967000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046759                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046759                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60171.637920                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60171.637920                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8537                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8537                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          574                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          574                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     42985500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     42985500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063001                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063001                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74887.630662                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74887.630662                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42411500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42411500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73887.630662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73887.630662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8795                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8795                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10618359000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              824760                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34747                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.736150                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          841                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1672895                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1672895                       # Number of data accesses

---------- End Simulation Statistics   ----------
