Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,52
design__inferred_latch__count,0
design__instance__count,8959
design__instance__area,54507.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,158
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0014677313156425953
power__switching__total,0.0015720492228865623
power__leakage__total,5.895463317528993E-8
power__total,0.003039839444682002
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.7362506368517006
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.2362506923628533
timing__hold__ws__corner:nom_tt_025C_1v80,0.2994506949385708
timing__setup__ws__corner:nom_tt_025C_1v80,58.34191606069767
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.299451
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,87.808304
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,158
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.6021096014421354
clock__skew__worst_setup__corner:nom_ss_100C_1v60,2.102109656953288
timing__hold__ws__corner:nom_ss_100C_1v60,0.8383394216115354
timing__setup__ws__corner:nom_ss_100C_1v60,57.108396072963416
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.838339
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,76.566422
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,158
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.40766843832361205
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.9076684105680356
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10597895083699162
timing__setup__ws__corner:nom_ff_n40C_1v95,58.829494052479575
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.105979
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,92.275528
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,158
design__max_cap_violation__count,0
clock__skew__worst_hold,1.6415600454702954
clock__skew__worst_setup,0.8892851151617722
timing__hold__ws,0.1049959593431876
timing__setup__ws,57.05423139868454
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104996
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,76.255783
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 375.0 375.0
design__core__bbox,5.52 10.88 369.38 361.76
flow__warnings__count,1
flow__errors__count,0
design__io,107
design__die__area,140625
design__core__area,127671
design__instance__count__stdcell,8959
design__instance__area__stdcell,54507.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.426935
design__instance__utilization__stdcell,0.426935
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,8479589
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,111150
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,242
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,5727
route__net__special,2
route__drc_errors__iter:1,2955
route__wirelength__iter:1,128043
route__drc_errors__iter:2,1384
route__wirelength__iter:2,126530
route__drc_errors__iter:3,1215
route__wirelength__iter:3,126249
route__drc_errors__iter:4,114
route__wirelength__iter:4,126049
route__drc_errors__iter:5,33
route__wirelength__iter:5,126016
route__drc_errors__iter:6,8
route__wirelength__iter:6,126025
route__drc_errors__iter:7,0
route__wirelength__iter:7,126010
route__drc_errors,0
route__wirelength,126010
route__vias,41516
route__vias__singlecut,41516
route__vias__multicut,0
design__disconnected_pin__count,31
design__critical_disconnected_pin__count,0
route__wirelength__max,571.75
timing__unannotated_net__count__corner:nom_tt_025C_1v80,121
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,121
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,121
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,158
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.7098667410368085
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.2098667965479613
timing__hold__ws__corner:min_tt_025C_1v80,0.2970123120406244
timing__setup__ws__corner:min_tt_025C_1v80,58.379940756277286
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.297012
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,87.982399
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,121
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,158
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.5544262983420263
clock__skew__worst_setup__corner:min_ss_100C_1v60,2.0544262428308735
timing__hold__ws__corner:min_ss_100C_1v60,0.8336178649988748
timing__setup__ws__corner:min_ss_100C_1v60,57.17104462774721
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.833618
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,76.856285
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,121
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,158
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.38928514291734867
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.8892851151617722
timing__hold__ws__corner:min_ff_n40C_1v95,0.1049959593431876
timing__setup__ws__corner:min_ff_n40C_1v95,58.855041617266366
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.104996
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,92.390953
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,121
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,158
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.7597830357694995
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.2597830912806522
timing__hold__ws__corner:max_tt_025C_1v80,0.30184489095888745
timing__setup__ws__corner:max_tt_025C_1v80,58.310122825086914
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.301845
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,87.634018
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,121
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,158
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.6415600454702954
clock__skew__worst_setup__corner:max_ss_100C_1v60,2.1415601009814482
timing__hold__ws__corner:max_ss_100C_1v60,0.8451245498184285
timing__setup__ws__corner:max_ss_100C_1v60,57.05423139868454
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.845125
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,76.255783
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,121
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,158
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.42539786786102984
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.9253978956166062
timing__hold__ws__corner:max_ff_n40C_1v95,0.10756612571788411
timing__setup__ws__corner:max_ff_n40C_1v95,58.807339329352
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.107566
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,92.160660
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,121
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,121
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79931
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000693678
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000794627
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000428912
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000794627
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00004339999999999999782430981642988854218856431543827056884765625
ir__drop__worst,0.00069399999999999995546617892472340827225707471370697021484375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
