

================================================================
== Vitis HLS Report for 'LADDER3PT_1_Pipeline_1'
================================================================
* Date:           Tue May 20 14:37:55 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.690 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|     54|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_465_fu_76_p2     |         +|   0|  0|  13|           5|           1|
    |exitcond6720_fu_70_p2  |      icmp|   0|  0|  14|           5|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  27|          10|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    5|         10|
    |empty_fu_30              |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_30  |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  LADDER3PT.1_Pipeline_1|  return value|
|A24_2_address0  |  out|    3|   ap_memory|                   A24_2|         array|
|A24_2_ce0       |  out|    1|   ap_memory|                   A24_2|         array|
|A24_2_we0       |  out|    1|   ap_memory|                   A24_2|         array|
|A24_2_d0        |  out|   64|   ap_memory|                   A24_2|         array|
|A24_address0    |  out|    3|   ap_memory|                     A24|         array|
|A24_ce0         |  out|    1|   ap_memory|                     A24|         array|
|A24_we0         |  out|    1|   ap_memory|                     A24|         array|
|A24_d0          |  out|   64|   ap_memory|                     A24|         array|
+----------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %empty"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_load = load i5 %empty"   --->   Operation 7 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.78ns)   --->   "%exitcond6720 = icmp_eq  i5 %p_load, i5 16"   --->   Operation 8 'icmp' 'exitcond6720' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.78ns)   --->   "%empty_465 = add i5 %p_load, i5 1"   --->   Operation 9 'add' 'empty_465' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6720, void %memset.loop.split, void %for.inc.i.preheader.exitStub"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_466 = trunc i5 %p_load"   --->   Operation 11 'trunc' 'empty_466' <Predicate = (!exitcond6720)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = (!exitcond6720)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6720)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %p_load, i32 1, i32 3"   --->   Operation 14 'partselect' 'tmp' <Predicate = (!exitcond6720)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %tmp"   --->   Operation 15 'zext' 'tmp_cast' <Predicate = (!exitcond6720)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%A24_addr = getelementptr i64 %A24, i32 0, i32 %tmp_cast"   --->   Operation 16 'getelementptr' 'A24_addr' <Predicate = (!exitcond6720)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%A24_2_addr = getelementptr i64 %A24_2, i32 0, i32 %tmp_cast"   --->   Operation 17 'getelementptr' 'A24_2_addr' <Predicate = (!exitcond6720)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_466, void %.case.0, void %.case.1"   --->   Operation 18 'br' 'br_ln0' <Predicate = (!exitcond6720)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %A24_addr"   --->   Operation 19 'store' 'store_ln0' <Predicate = (!exitcond6720 & !empty_466)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!exitcond6720 & !empty_466)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %A24_2_addr"   --->   Operation 21 'store' 'store_ln0' <Predicate = (!exitcond6720 & empty_466)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!exitcond6720 & empty_466)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 %empty_465, i5 %empty"   --->   Operation 23 'store' 'store_ln0' <Predicate = (!exitcond6720)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!exitcond6720)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (exitcond6720)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A24_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (alloca           ) [ 01]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
p_load                (load             ) [ 00]
exitcond6720          (icmp             ) [ 01]
empty_465             (add              ) [ 00]
br_ln0                (br               ) [ 00]
empty_466             (trunc            ) [ 01]
specpipeline_ln0      (specpipeline     ) [ 00]
speclooptripcount_ln0 (speclooptripcount) [ 00]
tmp                   (partselect       ) [ 00]
tmp_cast              (zext             ) [ 00]
A24_addr              (getelementptr    ) [ 00]
A24_2_addr            (getelementptr    ) [ 00]
br_ln0                (br               ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A24_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A24_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="empty_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="A24_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="64" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="3" slack="0"/>
<pin id="38" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A24_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="A24_2_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="64" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="3" slack="0"/>
<pin id="45" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A24_2_addr/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="store_ln0_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="3" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="store_ln0_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="0"/>
<pin id="57" dir="0" index="1" bw="64" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln0_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="p_load_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="exitcond6720_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="0" index="1" bw="5" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6720/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="empty_465_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_465/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="empty_466_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_466/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="0" index="3" bw="3" slack="0"/>
<pin id="91" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="empty_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="16" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="53"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="54"><net_src comp="34" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="61"><net_src comp="41" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="67" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="67" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="67" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="67" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="99"><net_src comp="86" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="101"><net_src comp="96" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="106"><net_src comp="76" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="30" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="112"><net_src comp="107" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="113"><net_src comp="107" pin="1"/><net_sink comp="102" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A24_2 | {1 }
	Port: A24 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		exitcond6720 : 2
		empty_465 : 2
		br_ln0 : 3
		empty_466 : 2
		tmp : 2
		tmp_cast : 3
		A24_addr : 4
		A24_2_addr : 4
		br_ln0 : 3
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   | exitcond6720_fu_70 |    0    |    13   |
|----------|--------------------|---------|---------|
|    add   |   empty_465_fu_76  |    0    |    13   |
|----------|--------------------|---------|---------|
|   trunc  |   empty_466_fu_82  |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|      tmp_fu_86     |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |   tmp_cast_fu_96   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    26   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|empty_reg_107|    5   |
+-------------+--------+
|    Total    |    5   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   26   |
+-----------+--------+--------+
