/*******************************************************************************
 * Copyright 2019-2024 Microchip Technology Inc.
 *
 * SPDX-License-Identifier: MIT
 *
 * PIC64GX HSS Embedded Software
 *
 */

#ifndef HW_MPU_FIC1_H_
#define HW_MPU_FIC1_H_

#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP0)
/*mpu setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP0    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP1)
/*mpu setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP1    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP2)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP2    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP3)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP3    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP4)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP4    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP5)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP5    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP6)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP6    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP7)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP7    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP8)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP8    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP9)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP9    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP10)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP10    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP11)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP11    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP12)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP12    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP13)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP13    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP14)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP14    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif
#if !defined (BSP_SETTING_FIC1_MPU_CFG_PMP15)
/*pmp setup register, 64 bits */
#define BSP_SETTING_FIC1_MPU_CFG_PMP15    0x1F00000FFFFFFFFFULL
    /* PMP                               [0:38]  RW value= 0xFFFFFFFFF */
    /* RESERVED                          [38:18] RW value= 0x0 */
    /* MODE                              [56:8]  RW value= 0x1F */
#endif

#endif /* #ifdef HW_MPU_FIC1_H_ */

