INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
