HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:HC74
Implementation;Synthesis|| MT530 ||@W:Found inferred clock HC74|CP1 which controls 1 sequential elements including Q1. This clock has no specified timing constraint which may adversely impact design performance. ||HC74.srr(105);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc74\synthesis\HC74.srr'/linenumber/105||hc74.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc74\hdl\hc74.v'/linenumber/31
Implementation;Synthesis|| MT530 ||@W:Found inferred clock HC74|CP2 which controls 1 sequential elements including Q2. This clock has no specified timing constraint which may adversely impact design performance. ||HC74.srr(106);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc74\synthesis\HC74.srr'/linenumber/106||hc74.v(38);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc74\hdl\hc74.v'/linenumber/38
Implementation;Synthesis|| MT420 ||@W:Found inferred clock HC74|CP1 with period 10.00ns. Please declare a user-defined clock on object "p:CP1"||HC74.srr(233);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc74\synthesis\HC74.srr'/linenumber/233||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock HC74|CP2 with period 10.00ns. Please declare a user-defined clock on object "p:CP2"||HC74.srr(234);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc74\synthesis\HC74.srr'/linenumber/234||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||HC74.srr(250);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc74\synthesis\HC74.srr'/linenumber/250||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||HC74.srr(252);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc74\synthesis\HC74.srr'/linenumber/252||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||HC74.srr(268);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc74\synthesis\HC74.srr'/linenumber/268||null;null
