\hypertarget{union__hw__mcg__c3}{}\section{\+\_\+hw\+\_\+mcg\+\_\+c3 Union Reference}
\label{union__hw__mcg__c3}\index{\+\_\+hw\+\_\+mcg\+\_\+c3@{\+\_\+hw\+\_\+mcg\+\_\+c3}}


H\+W\+\_\+\+M\+C\+G\+\_\+\+C3 -\/ M\+CG Control 3 Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcg.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+c3\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__mcg__c3_a55d8fc3b13771d041fd11ecd7dbb4020}{}\label{union__hw__mcg__c3_a55d8fc3b13771d041fd11ecd7dbb4020}

\item 
struct \hyperlink{struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+c3\+::\+\_\+hw\+\_\+mcg\+\_\+c3\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcg__c3_aee3c3bc218d4302499b2fadfea44ca03}{}\label{union__hw__mcg__c3_aee3c3bc218d4302499b2fadfea44ca03}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+G\+\_\+\+C3 -\/ M\+CG Control 3 Register (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcg.\+h\end{DoxyCompactItemize}
