// Seed: 567025306
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output wor   id_3,
    output tri1  id_4
);
  wire [-1 : ""] id_6;
  module_2 modCall_1 (
      id_1,
      id_4,
      id_0,
      id_1,
      id_0
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd27,
    parameter id_3 = 32'd90
) (
    input wand _id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor _id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  logic [-1 'b0 <  id_3 : id_0] id_6 = id_0;
  wire id_7;
endmodule
module module_2 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply1 id_4
);
  assign id_1 = id_0;
  assign module_0.id_4 = 0;
endmodule
