{"vcs1":{"timestamp_begin":1681593339.803444176, "rt":1.27, "ut":0.18, "st":0.18}}
{"vcselab":{"timestamp_begin":1681593341.149770116, "rt":1.20, "ut":0.34, "st":0.12}}
{"link":{"timestamp_begin":1681593342.542485409, "rt":0.88, "ut":0.10, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681593339.389546858}
{"VCS_COMP_START_TIME": 1681593339.389546858}
{"VCS_COMP_END_TIME": 1681593424.783747197}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv -gui"}
{"vcs1": {"peak_mem": 337548}}
{"stitch_vcselab": {"peak_mem": 222588}}
