$date
	Sun Oct 23 09:04:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#400173
b111 !
1"
#400174
b111 &
b111 %
1$
#400175
0"
#400178
b10110 &
b10110 %
#400182
b1011 &
b1011 %
#400186
b100010 &
b100010 %
#400190
b10001 &
b10001 %
#400194
b110100 &
b110100 %
#400198
b11010 &
b11010 %
#400202
b1101 &
b1101 %
#400206
b101000 &
b101000 %
#400210
b10100 &
b10100 %
#400214
b1010 &
b1010 %
#400218
b101 &
b101 %
#400222
b10000 &
b10000 %
#400226
b1000 &
b1000 %
#400230
b100 &
b100 %
#400234
b10 &
b10 %
#400238
b1 &
1#
b1 %
#400242
b0 &
b0 %
0#
0$
#1342604
b10 !
1"
#1342606
b10 &
b10 %
1$
#1342607
0"
#1342610
b1 &
b1 %
1#
#1342614
b0 &
0#
b0 %
0$
#2325793
b11010 !
1"
#2325794
b11010 &
b11010 %
1$
#2325795
0"
#2325798
b1101 &
b1101 %
#2325802
b101000 &
b101000 %
#2325806
b10100 &
b10100 %
#2325810
b1010 &
b1010 %
#2325814
b101 &
b101 %
#2325818
b10000 &
b10000 %
#2325822
b1000 &
b1000 %
#2325826
b100 &
b100 %
#2325830
b10 &
b10 %
#2325834
b1 &
b1 %
1#
#2325838
b0 &
0#
b0 %
0$
#4500012
