
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _31970_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _31975_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93    0.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01    0.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05    1.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04    2.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27    2.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00    2.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15    3.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06    3.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44    3.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.96 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.20 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.20 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.38    4.57 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    4.59 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.89 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.89 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    5.18 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00    5.18 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25    5.44 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.12    0.00    5.44 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.66 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.66 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.94 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.94 ^ clkbuf_4_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    6.24 ^ clkbuf_4_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_11_0_clock_ctrl.core_clk (net)
                  0.19    0.00    6.24 ^ clkbuf_5_23_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.51 ^ clkbuf_5_23_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_23_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.51 ^ clkbuf_6_47_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    6.77 ^ clkbuf_6_47_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_47_0_clock_ctrl.core_clk (net)
                  0.13    0.00    6.77 ^ clkbuf_7_95_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.63    0.54    7.31 ^ clkbuf_7_95_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.30                           clknet_7_95_0_clock_ctrl.core_clk (net)
                  0.63    0.01    7.32 ^ clkbuf_leaf_797_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.31    7.63 ^ clkbuf_leaf_797_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.04                           clknet_leaf_797_clock_ctrl.core_clk (net)
                  0.11    0.00    7.63 ^ _31970_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.18    0.68    8.31 v _31970_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.01                           soc.core.mgmtsoc_litespisdrphycore_posedge_reg (net)
                  0.18    0.00    8.31 v _22974_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_4)
                  0.07    0.22    8.53 v _22974_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_4)
     1    0.00                           _03115_ (net)
                  0.07    0.00    8.53 v _31975_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.30    1.17    1.17 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.30    0.01    1.18 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.13    2.31 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.05    2.36 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.51    0.29    2.65 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.51    0.00    2.65 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.98    1.31    3.95 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.99    0.07    4.02 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.47    4.49 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.50 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.76 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.76 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    5.16 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    5.18 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.33    5.50 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.51 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    5.83 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.84 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    6.12 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.13 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    6.37 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.37 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.68 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    6.68 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    7.02 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.21    0.00    7.02 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    7.33 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.33 ^ clkbuf_6_58_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    7.63 ^ clkbuf_6_58_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_58_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.63 ^ clkbuf_7_117_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.81    0.70    8.33 ^ clkbuf_7_117_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.39                           clknet_7_117_0_clock_ctrl.core_clk (net)
                  0.81    0.00    8.34 ^ clkbuf_leaf_794_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.34    8.68 ^ clkbuf_leaf_794_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_794_clock_ctrl.core_clk (net)
                  0.10    0.00    8.68 ^ _31975_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    8.78   clock uncertainty
                         -0.59    8.19   clock reconvergence pessimism
                          0.10    8.29   library hold time
                                  8.29   data required time
-----------------------------------------------------------------------------
                                  8.29   data required time
                                 -8.53   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)


Startpoint: _34109_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32131_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93    0.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01    0.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05    1.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04    2.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27    2.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00    2.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15    3.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06    3.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44    3.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.96 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.20 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.20 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.38    4.57 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    4.59 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.89 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.89 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    5.18 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00    5.18 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25    5.43 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.12    0.00    5.44 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.66 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.66 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.94 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.94 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    6.25 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.26 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    6.54 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.54 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    6.80 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.80 ^ clkbuf_7_79_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.47    7.27 ^ clkbuf_7_79_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_79_0_clock_ctrl.core_clk (net)
                  0.50    0.00    7.28 ^ clkbuf_leaf_966_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.29    7.56 ^ clkbuf_leaf_966_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_966_clock_ctrl.core_clk (net)
                  0.10    0.00    7.56 ^ _34109_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.34    0.84    8.41 v _34109_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     5    0.06                           soc.core.mgmtsoc_litespisdrphycore_sr_in[27] (net)
                  0.34    0.00    8.41 v _23291_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.21    0.26    8.67 ^ _23291_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _10705_ (net)
                  0.21    0.00    8.67 ^ _23292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.12    0.10    8.77 v _23292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.00                           _03239_ (net)
                  0.12    0.00    8.77 v _32131_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.30    1.17    1.17 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.30    0.01    1.18 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.13    2.31 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.05    2.36 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.51    0.29    2.65 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.51    0.00    2.65 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.98    1.31    3.95 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.99    0.07    4.02 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.47    4.49 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.50 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.76 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.76 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    5.16 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    5.18 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.33    5.50 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.51 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    5.83 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.83 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    6.12 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.13 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    6.37 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.37 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.68 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.68 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    7.01 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.20    0.00    7.02 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31    7.33 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.17    0.00    7.33 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.62 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.62 ^ clkbuf_7_101_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.09    0.86    8.48 ^ clkbuf_7_101_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.53                           clknet_7_101_0_clock_ctrl.core_clk (net)
                  1.09    0.01    8.49 ^ clkbuf_leaf_895_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.39    8.88 ^ clkbuf_leaf_895_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_895_clock_ctrl.core_clk (net)
                  0.12    0.00    8.88 ^ _32131_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.98   clock uncertainty
                         -0.59    8.39   clock reconvergence pessimism
                          0.09    8.47   library hold time
                                  8.47   data required time
-----------------------------------------------------------------------------
                                  8.47   data required time
                                 -8.77   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _34108_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32130_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93    0.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01    0.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05    1.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04    2.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27    2.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00    2.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15    3.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06    3.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44    3.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.96 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.20 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.20 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.38    4.57 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    4.59 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.89 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.89 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    5.18 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00    5.18 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25    5.43 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.12    0.00    5.44 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.66 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.66 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.94 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.94 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    6.25 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.26 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    6.54 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.54 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    6.80 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.80 ^ clkbuf_7_79_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.47    7.27 ^ clkbuf_7_79_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_79_0_clock_ctrl.core_clk (net)
                  0.50    0.00    7.28 ^ clkbuf_leaf_966_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.29    7.56 ^ clkbuf_leaf_966_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_966_clock_ctrl.core_clk (net)
                  0.10    0.00    7.56 ^ _34108_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.36    0.85    8.42 v _34108_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     5    0.06                           soc.core.mgmtsoc_litespisdrphycore_sr_in[26] (net)
                  0.36    0.00    8.42 v _23289_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.21    0.26    8.67 ^ _23289_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _10704_ (net)
                  0.21    0.00    8.67 ^ _23290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.12    0.10    8.78 v _23290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.00                           _03238_ (net)
                  0.12    0.00    8.78 v _32130_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.30    1.17    1.17 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.30    0.01    1.18 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.13    2.31 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.05    2.36 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.51    0.29    2.65 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.51    0.00    2.65 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.98    1.31    3.95 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.99    0.07    4.02 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.47    4.49 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.50 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.76 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.76 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    5.16 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    5.18 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.33    5.50 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.51 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    5.83 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.83 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    6.12 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.13 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    6.37 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.37 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.68 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.68 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    7.01 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.20    0.00    7.02 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31    7.33 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.17    0.00    7.33 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.62 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.62 ^ clkbuf_7_101_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.09    0.86    8.48 ^ clkbuf_7_101_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.53                           clknet_7_101_0_clock_ctrl.core_clk (net)
                  1.09    0.01    8.49 ^ clkbuf_leaf_890_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.38    8.87 ^ clkbuf_leaf_890_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.03                           clknet_leaf_890_clock_ctrl.core_clk (net)
                  0.12    0.00    8.87 ^ _32130_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.97   clock uncertainty
                         -0.59    8.38   clock reconvergence pessimism
                          0.08    8.46   library hold time
                                  8.46   data required time
-----------------------------------------------------------------------------
                                  8.46   data required time
                                 -8.78   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _33619_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _31787_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93    0.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01    0.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05    1.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04    2.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27    2.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00    2.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15    3.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06    3.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44    3.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.96 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.20 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.20 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35    4.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.31    0.02    4.57 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.85 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.86 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    5.15 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.19    0.00    5.15 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    5.41 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.42 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    5.65 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.65 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    5.94 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.21    0.00    5.94 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    6.26 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.26 ^ clkbuf_5_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    6.55 ^ clkbuf_5_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_5_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.55 ^ clkbuf_6_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.82 ^ clkbuf_6_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_11_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.82 ^ clkbuf_7_23_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.66    0.56    7.38 ^ clkbuf_7_23_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.31                           clknet_7_23_0_clock_ctrl.core_clk (net)
                  0.66    0.00    7.38 ^ clkbuf_leaf_1244_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.32    7.70 ^ clkbuf_leaf_1244_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.03                           clknet_leaf_1244_clock_ctrl.core_clk (net)
                  0.11    0.00    7.70 ^ _33619_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.28    0.75    8.45 v _33619_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02                           soc.core.VexRiscv.DebugPlugin_busReadDataReg[5] (net)
                  0.28    0.00    8.45 v _31787_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.30    1.17    1.17 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.30    0.01    1.18 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.13    2.31 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.05    2.36 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.51    0.29    2.65 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.51    0.00    2.65 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.98    1.31    3.95 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.99    0.07    4.02 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.47    4.49 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.50 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.76 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.76 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    5.16 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.02    5.18 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.50 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.50 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    5.82 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00    5.82 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27    6.09 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.12    0.00    6.09 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    6.33 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.33 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    6.63 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00    6.64 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.97 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.97 ^ clkbuf_5_18_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    7.29 ^ clkbuf_5_18_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_18_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.29 ^ clkbuf_6_37_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.30    7.59 ^ clkbuf_6_37_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_37_0_clock_ctrl.core_clk (net)
                  0.17    0.00    7.59 ^ clkbuf_7_74_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.63    0.59    8.19 ^ clkbuf_7_74_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.30                           clknet_7_74_0_clock_ctrl.core_clk (net)
                  0.63    0.00    8.19 ^ clkbuf_leaf_1243_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.33    8.52 ^ clkbuf_leaf_1243_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1243_clock_ctrl.core_clk (net)
                  0.10    0.00    8.52 ^ _31787_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.62   clock uncertainty
                         -0.54    8.08   clock reconvergence pessimism
                          0.04    8.11   library hold time
                                  8.11   data required time
-----------------------------------------------------------------------------
                                  8.11   data required time
                                 -8.45   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _32869_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32870_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93    0.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01    0.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05    1.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04    2.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27    2.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00    2.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15    3.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06    3.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44    3.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.96 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.20 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.20 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.38    4.57 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    4.59 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31    4.89 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.89 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    5.20 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.20 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    5.47 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.47 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.70 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.70 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    5.98 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    5.99 ^ clkbuf_4_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.29 ^ clkbuf_4_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_13_0_clock_ctrl.core_clk (net)
                  0.20    0.00    6.30 ^ clkbuf_5_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    6.58 ^ clkbuf_5_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_27_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.58 ^ clkbuf_6_55_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    6.85 ^ clkbuf_6_55_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_55_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.85 ^ clkbuf_7_110_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.82    0.65    7.50 ^ clkbuf_7_110_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.39                           clknet_7_110_0_clock_ctrl.core_clk (net)
                  0.82    0.01    7.51 ^ clkbuf_leaf_646_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.33    7.85 ^ clkbuf_leaf_646_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     7    0.04                           clknet_leaf_646_clock_ctrl.core_clk (net)
                  0.12    0.00    7.85 ^ _32869_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.11    0.62    8.47 v _32869_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl9_regs0 (net)
                  0.11    0.00    8.47 v _32870_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.30    1.17    1.17 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.30    0.01    1.18 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.13    2.31 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.05    2.36 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.51    0.29    2.65 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.51    0.00    2.65 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.98    1.31    3.95 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.99    0.07    4.02 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.47    4.49 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.50 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.76 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.76 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    5.16 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01    5.18 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.33    5.50 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.51 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    5.83 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.83 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    6.12 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.13 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    6.37 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.37 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.68 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.68 ^ clkbuf_4_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    7.01 ^ clkbuf_4_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_13_0_clock_ctrl.core_clk (net)
                  0.20    0.00    7.02 ^ clkbuf_5_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    7.32 ^ clkbuf_5_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_27_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.33 ^ clkbuf_6_55_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    7.62 ^ clkbuf_6_55_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_55_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.62 ^ clkbuf_7_111_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.82    0.70    8.32 ^ clkbuf_7_111_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.39                           clknet_7_111_0_clock_ctrl.core_clk (net)
                  0.82    0.01    8.33 ^ clkbuf_leaf_645_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.35    8.69 ^ clkbuf_leaf_645_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_645_clock_ctrl.core_clk (net)
                  0.11    0.00    8.69 ^ _32870_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.79   clock uncertainty
                         -0.77    8.02   clock reconvergence pessimism
                          0.09    8.11   library hold time
                                  8.11   data required time
-----------------------------------------------------------------------------
                                  8.11   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: _34140_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34141_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1555/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.47    0.50    0.50 ^ fanout1555/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    10    0.05                           net1555 (net)
                  0.47    0.00    0.50 ^ _34140_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.75    1.25 v _34140_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01                           gpio_control_bidir_1[0].shift_register[8] (net)
                  0.14    0.00    1.25 v hold382/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.37    1.49    2.75 v hold382/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2464 (net)
                  0.37    0.00    2.75 v _34141_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.75   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.69    0.69 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.00    0.69 ^ _34141_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.79   clock uncertainty
                          0.00    0.79   clock reconvergence pessimism
                          0.19    0.98   library hold time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  1.77   slack (MET)


Startpoint: _34286_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34287_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.64    0.64 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.01    0.65 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.44    1.09 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00    1.09 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    1.41 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.21    0.00    1.41 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.74 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01    1.75 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    2.07 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.08 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    2.39 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.39 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.43    2.82 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03    2.85 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    3.22 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.00    3.22 ^ _34286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.67    3.89 v _34286_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1a[5].shift_register[7] (net)
                  0.10    0.00    3.89 v hold300/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.36    1.47    5.36 v hold300/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2382 (net)
                  0.36    0.00    5.36 v _34287_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  5.36   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.69    0.69 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.01    0.70 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.47    1.17 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00    1.17 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    1.52 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.21    0.00    1.52 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.88 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01    1.88 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    2.24 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.24 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.58 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.58 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.46    3.04 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03    3.08 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    3.47 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.00    3.47 ^ _34287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    3.57   clock uncertainty
                         -0.25    3.32   clock reconvergence pessimism
                          0.11    3.43   library hold time
                                  3.43   data required time
-----------------------------------------------------------------------------
                                  3.43   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: _34280_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34281_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.64    0.64 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.01    0.65 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.44    1.09 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00    1.09 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    1.41 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.21    0.00    1.41 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.74 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01    1.75 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    2.07 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.08 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    2.39 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.39 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.43    2.82 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03    2.85 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    3.22 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.01    3.22 ^ _34280_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.67    3.89 v _34280_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1a[5].shift_register[1] (net)
                  0.10    0.00    3.89 v hold299/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.36    1.47    5.36 v hold299/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2381 (net)
                  0.36    0.00    5.36 v _34281_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  5.36   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.69    0.69 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.01    0.70 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.47    1.17 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00    1.17 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    1.52 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.21    0.00    1.52 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.88 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01    1.88 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    2.24 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.24 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.58 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.58 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.46    3.04 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03    3.08 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    3.47 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.00    3.47 ^ _34281_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    3.57   clock uncertainty
                         -0.25    3.32   clock reconvergence pessimism
                          0.11    3.43   library hold time
                                  3.43   data required time
-----------------------------------------------------------------------------
                                  3.43   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: _34345_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34346_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.64    0.64 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.01    0.65 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.44    1.09 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00    1.09 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    1.41 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.21    0.00    1.41 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.74 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01    1.75 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    2.07 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.08 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    2.39 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.39 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.43    2.82 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03    2.85 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    3.22 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.01    3.22 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.35    3.57 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.40    0.00    3.58 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    3.94 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    3.95 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    4.29 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.00    4.29 ^ _34345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.68    4.97 v _34345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1[2].shift_register[3] (net)
                  0.10    0.00    4.97 v hold270/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.36    1.47    6.44 v hold270/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2352 (net)
                  0.36    0.00    6.44 v _34346_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.44   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.69    0.69 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.01    0.70 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.47    1.17 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00    1.17 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    1.52 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.21    0.00    1.52 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.88 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01    1.88 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    2.24 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.24 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.58 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.58 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.46    3.04 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03    3.08 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    3.47 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.01    3.47 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    3.85 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.40    0.01    3.85 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.25 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.25 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.62 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    4.63 ^ _34346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    4.73   clock uncertainty
                         -0.33    4.39   clock reconvergence pessimism
                          0.12    4.51   library hold time
                                  4.51   data required time
-----------------------------------------------------------------------------
                                  4.51   data required time
                                 -6.44   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: _34322_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34323_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.64    0.64 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.01    0.65 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.44    1.09 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00    1.09 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    1.41 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.21    0.00    1.41 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.74 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01    1.75 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    2.07 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.08 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    2.39 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.39 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.43    2.82 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03    2.85 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    3.22 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.01    3.22 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.35    3.57 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.40    0.00    3.58 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    3.94 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.00    3.95 ^ _34322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.67    4.62 v _34322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1[1].shift_register[1] (net)
                  0.10    0.00    4.62 v hold281/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.36    1.47    6.09 v hold281/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2363 (net)
                  0.36    0.00    6.09 v _34323_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.09   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.69    0.69 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.01    0.70 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.47    1.17 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00    1.17 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    1.52 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.21    0.00    1.52 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.88 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01    1.88 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    2.24 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.24 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.58 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.58 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.46    3.04 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03    3.08 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    3.47 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.01    3.47 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    3.85 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.40    0.01    3.85 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.25 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.00    4.25 ^ _34323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    4.35   clock uncertainty
                         -0.31    4.05   clock reconvergence pessimism
                          0.11    4.16   library hold time
                                  4.16   data required time
-----------------------------------------------------------------------------
                                  4.16   data required time
                                 -6.09   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


