# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.055/*         0.064/*         RegFile/\registers_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.057/*         0.064/*         RegFile/\registers_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.057/*         0.064/*         RegFile/\registers_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.058/*         0.064/*         RegFile/\registers_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.058/*         0.064/*         RegFile/\registers_reg[14][0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.834    0.086/*         0.052/*         FIFO_TOP/sync_w2r/\out_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.833    0.087/*         0.052/*         FIFO_TOP/sync_w2r/\out_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.833    0.088/*         0.053/*         FIFO_TOP/sync_w2r/\out_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.833    0.088/*         0.053/*         FIFO_TOP/sync_w2r/\out_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.093/*         0.066/*         RST_SYNC_1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.099/*         0.056/*         RST_SYNC_2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.100/*         0.065/*         RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.106/*         0.052/*         FIFO_TOP/sync_w2r/\Q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.106/*         0.063/*         RST_SYNC_2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.108/*         0.047/*         FIFO_TOP/rptr_empty/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.108/*         0.052/*         FIFO_TOP/sync_w2r/\Q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.109/*         0.053/*         FIFO_TOP/sync_w2r/\Q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.111/*         0.060/*         FIFO_TOP/sync_w2r/\Q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.111/*         0.060/*         FIFO_TOP/rptr_empty/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.111/*         0.060/*         FIFO_TOP/sync_w2r/\Q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.112/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.513    0.112/*         0.052/*         FIFO_TOP/sync_r2w/\out_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.113/*         0.060/*         FIFO_TOP/sync_w2r/\out_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.113/*         0.060/*         FIFO_TOP/rptr_empty/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.113/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.512    0.113/*         0.052/*         FIFO_TOP/sync_r2w/\out_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.113/*         0.060/*         FIFO_TOP/sync_w2r/\Q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.113/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.113/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.113/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.114/*         0.052/*         FIFO_TOP/sync_r2w/\Q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.114/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.114/*         0.052/*         FIFO_TOP/sync_r2w/\Q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.114/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.512    0.114/*         0.053/*         FIFO_TOP/sync_r2w/\out_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.115/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.115/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.115/*         0.053/*         FIFO_TOP/sync_w2r/\Q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.115/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.115/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.116/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.116/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.116/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.116/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.512    0.116/*         0.053/*         FIFO_TOP/sync_r2w/\out_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.116/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.116/*         0.060/*         FIFO_TOP/rptr_empty/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.116/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.117/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.117/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.117/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.117/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.118/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.118/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.118/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.118/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.118/*         0.060/*         UART_RX_TOP/F1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.118/*         0.060/*         PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.118/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.118/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.119/*         0.060/*         FIFO_TOP/wptr_full/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.119/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.119/*         0.053/*         FIFO_TOP/sync_r2w/\Q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.119/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.119/*         0.053/*         FIFO_TOP/sync_r2w/\Q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.120/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.120/*         0.060/*         FIFO_TOP/sync_w2r/\Q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.120/*         0.060/*         FIFO_TOP/sync_w2r/\out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.120/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.120/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.120/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.120/*         0.060/*         FIFO_TOP/sync_r2w/\Q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.120/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.120/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.121/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.121/*         0.060/*         UART_TX_TOP/S1/DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.121/*         0.060/*         FIFO_TOP/sync_r2w/\Q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.121/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.121/*         0.060/*         FIFO_TOP/sync_w2r/\out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.121/*         0.064/*         RegFile/\registers_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.121/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.122/*         0.060/*         FIFO_TOP/sync_r2w/\Q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.122/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.122/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.122/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][4] /SI    1
REF_CLK(R)->REF_CLK(R)	0.513    0.122/*         0.053/*         DATA_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.122/*         0.060/*         FIFO_TOP/wptr_full/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.122/*         0.060/*         UART_TX_TOP/S1/\temp_registers_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.122/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.122/*         0.060/*         FIFO_TOP/wptr_full/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.123/*         0.061/*         FIFO_TOP/sync_w2r/\out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.123/*         0.064/*         RegFile/\registers_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.123/*         0.061/*         UART_TX_TOP/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.123/*         0.060/*         PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.123/*         0.061/*         FIFO_TOP/rptr_empty/\rbin_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.123/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.123/*         0.060/*         UART_TX_TOP/S1/\temp_registers_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.123/*         0.061/*         UART_TX_TOP/S1/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.123/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.124/*         0.060/*         FIFO_TOP/sync_r2w/\out_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][4] /SI    1
REF_CLK(R)->REF_CLK(R)	0.579    0.124/*         0.059/*         RST_SYNC_1/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.125/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.125/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.125/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.125/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.125/*         0.049/*         RX_CLK_DIV/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.126/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.126/*         0.049/*         TX_CLK_DIV/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.127/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.127/*         0.061/*         FIFO_TOP/wptr_full/\wbin_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.128/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.128/*         0.060/*         FIFO_TOP/sync_r2w/\Q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.128/*         0.060/*         DATA_SYNC/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.129/*         0.060/*         DATA_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.130/*         0.060/*         FIFO_TOP/sync_r2w/\out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.131/*         0.061/*         UART_TX_TOP/\DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.131/*         0.064/*         RegFile/\registers_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.131/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    0.131/*         0.049/*         UART_TX_TOP/F1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.131/*         0.067/*         RST_SYNC_1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.132/*         0.060/*         FIFO_TOP/wptr_full/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.132/*         0.060/*         FIFO_TOP/sync_r2w/\out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.132/*         0.061/*         UART_TX_TOP/\DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.132/*         0.064/*         RegFile/\registers_reg[6][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.132/*         0.061/*         ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.133/*         0.061/*         FIFO_TOP/sync_r2w/\out_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.828    0.133/*         0.057/*         PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.133/*         0.061/*         UART_TX_TOP/\DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.134/*         0.062/*         UART_RX_TOP/D2/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.134/*         0.061/*         RegFile/\registers_reg[15][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.134/*         0.061/*         ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.135/*         0.061/*         RegFile/\registers_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.135/*         0.062/*         UART_TX_TOP/\DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.135/*         0.064/*         RegFile/\registers_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.135/*         0.061/*         RegFile/\registers_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.136/*         0.061/*         UART_TX_TOP/\DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.136/*         0.061/*         UART_TX_TOP/\DATA_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.136/*         0.061/*         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.136/*         0.061/*         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.136/*         0.061/*         ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.137/*         0.061/*         RegFile/\registers_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.137/*         0.064/*         RegFile/\registers_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.137/*         0.063/*         RegFile/\registers_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.137/*         0.061/*         RegFile/\registers_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.137/*         0.063/*         RegFile/\registers_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.137/*         0.062/*         RX_CLK_DIV/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.137/*         0.061/*         UART_TX_TOP/\DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.137/*         0.064/*         RegFile/\registers_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.137/*         0.063/*         UART_TX_TOP/\DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.138/*         0.064/*         RegFile/\registers_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.138/*         0.064/*         RegFile/\registers_reg[6][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.138/*         0.061/*         ALU/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.138/*         0.062/*         UART_RX_TOP/F1/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.138/*         0.064/*         RegFile/\registers_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.138/*         0.064/*         RegFile/\registers_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.138/*         0.061/*         RegFile/\registers_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.138/*         0.062/*         TX_CLK_DIV/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.138/*         0.064/*         RegFile/\registers_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.138/*         0.064/*         RegFile/\registers_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.138/*         0.062/*         RX_CLK_DIV/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.138/*         0.062/*         RX_CLK_DIV/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.138/*         0.063/*         RegFile/\registers_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.138/*         0.064/*         RegFile/\registers_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.139/*         0.064/*         RegFile/\registers_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.139/*         0.062/*         RX_CLK_DIV/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.139/*         0.061/*         RegFile/\registers_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.139/*         0.062/*         RX_CLK_DIV/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.139/*         0.064/*         RegFile/\registers_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.139/*         0.064/*         RegFile/\registers_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.140/*         0.064/*         RegFile/\registers_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.140/*         0.064/*         RegFile/\registers_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.140/*         0.064/*         RegFile/\registers_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.140/*         0.062/*         RX_CLK_DIV/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.140/*         0.064/*         RegFile/\registers_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.140/*         0.062/*         TX_CLK_DIV/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.140/*         0.064/*         RegFile/\registers_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.140/*         0.061/*         RegFile/\registers_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.140/*         0.064/*         RegFile/\registers_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.140/*         0.064/*         RegFile/\registers_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.140/*         0.064/*         RegFile/\registers_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.140/*         0.064/*         RegFile/\registers_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.140/*         0.064/*         RegFile/\registers_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.141/*         0.064/*         RegFile/\registers_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.141/*         0.064/*         RegFile/\registers_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.141/*         0.064/*         RegFile/\registers_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.141/*         0.064/*         RegFile/\registers_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.141/*         0.064/*         RegFile/\registers_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.141/*         0.064/*         RegFile/\registers_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.141/*         0.064/*         RegFile/\registers_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.141/*         0.064/*         RegFile/\registers_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.141/*         0.064/*         RegFile/\registers_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.141/*         0.064/*         RegFile/\registers_reg[8][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.141/*         0.061/*         ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.142/*         0.061/*         RegFile/\registers_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.142/*         0.064/*         RegFile/\registers_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.142/*         0.064/*         RegFile/\registers_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.142/*         0.064/*         RegFile/\registers_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.142/*         0.064/*         RegFile/\registers_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.142/*         0.064/*         RegFile/\registers_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.142/*         0.064/*         RegFile/\registers_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.142/*         0.064/*         RegFile/\registers_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.142/*         0.064/*         RegFile/\registers_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.142/*         0.064/*         RegFile/\registers_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.143/*         0.062/*         FIFO_TOP/rptr_empty/\rbin_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.143/*         0.064/*         RegFile/\registers_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.143/*         0.064/*         RegFile/\registers_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.143/*         0.064/*         RegFile/\registers_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.143/*         0.064/*         RegFile/\registers_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.143/*         0.064/*         RegFile/\registers_reg[12][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.039    0.143/*         0.065/*         ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.143/*         0.064/*         RegFile/\registers_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.143/*         0.064/*         RegFile/\registers_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.143/*         0.064/*         RegFile/\registers_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.143/*         0.064/*         RegFile/\registers_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.144/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.144/*         0.064/*         RegFile/\registers_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.144/*         0.064/*         RegFile/\registers_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.144/*         0.064/*         RegFile/\registers_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.144/*         0.064/*         RegFile/\registers_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.144/*         0.064/*         RegFile/\registers_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.144/*         0.064/*         RegFile/\registers_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.144/*         0.064/*         RegFile/\registers_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.144/*         0.064/*         RegFile/\registers_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.145/*         0.064/*         RegFile/\registers_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.145/*         0.064/*         RegFile/\registers_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.145/*         0.063/*         UART_RX_TOP/P1/PARITY_ERROR_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.145/*         0.064/*         RegFile/\registers_reg[11][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.145/*         0.062/*         ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.145/*         0.063/*         UART_TX_TOP/F1/\current_state_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.509    0.146/*         0.056/*         DATA_SYNC/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    0.146/*         0.063/*         RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.146/*         0.064/*         RegFile/\registers_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.146/*         0.064/*         RegFile/\registers_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.147/*         0.063/*         TX_CLK_DIV/\count_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.147/*         0.062/*         ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.147/*         0.064/*         RegFile/\registers_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.147/*         0.063/*         TX_CLK_DIV/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.148/*         0.063/*         TX_CLK_DIV/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.148/*         0.063/*         UART_RX_TOP/D1/\current_state_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.149/*         0.062/*         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.149/*         0.062/*         ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.149/*         0.063/*         TX_CLK_DIV/\count_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.150/*         0.062/*         ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.151/*         0.064/*         DATA_SYNC/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.151/*         0.061/*         FIFO_TOP/rptr_empty/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.151/*         0.057/*         FIFO_TOP/fifomem/\mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.151/*         0.064/*         RegFile/\registers_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.151/*         0.063/*         RegFile/\RdData_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.844    0.151/*         0.052/*         UART_TX_TOP/P1/PARITY_BIT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.151/*         0.064/*         RegFile/\registers_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.152/*         0.062/*         DATA_SYNC/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.152/*         0.063/*         RX_CLK_DIV/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.153/*         0.064/*         RegFile/\registers_reg[5][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.153/*         0.062/*         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.153/*         0.062/*         ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.153/*         0.060/*         RST_SYNC_2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.153/*         0.065/*         RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.155/*         0.063/*         RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.155/*         0.062/*         DATA_SYNC/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.156/*         0.063/*         DATA_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.156/*         0.065/*         RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.158/*         0.063/*         RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.158/*         0.064/*         DATA_SYNC/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.159/*         0.063/*         UART_TX_TOP/S1/S_DATA_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.843    0.159/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.159/*         0.063/*         FIFO_TOP/wptr_full/\wbin_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.159/*         0.065/*         RegFile/\RdData_reg[7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.842    0.160/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.160/*         0.064/*         DATA_SYNC/\sync_bus_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.842    0.160/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[4] /D    1
TX_CLK(R)->TX_CLK(R)	0.842    0.161/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	0.843    0.161/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.842    0.162/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[5] /D    1
TX_CLK(R)->TX_CLK(R)	0.844    0.162/*         0.052/*         UART_TX_TOP/S1/S_DATA_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.843    0.162/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.163/*         0.054/*         DATA_SYNC/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.164/*         0.054/*         DATA_SYNC/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.165/*         0.053/*         DATA_SYNC/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.166/*         0.062/*         DATA_SYNC/\sync_bus_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.166/*         0.063/*         ALU/\ALU_OUT_reg[9] /SI    1
TX_CLK(R)->TX_CLK(R)	0.843    0.167/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.167/*         0.053/*         DATA_SYNC/\sync_bus_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.842    0.168/*         0.052/*         UART_TX_TOP/\DATA_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.168/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.526    0.168/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.842    0.169/*         0.052/*         UART_TX_TOP/\DATA_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.517    0.169/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.842    0.169/*         0.052/*         UART_TX_TOP/\DATA_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.525    0.169/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.524    0.169/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.170/*         0.065/*         TX_CLK_DIV/\count_reg[0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.528    0.170/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.170/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.170/*         0.064/*         DATA_SYNC/\sync_bus_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.527    0.170/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.170/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.526    0.170/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.170/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.170/*         0.053/*         DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.518    0.171/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.527    0.171/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.527    0.171/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.171/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.825    0.171/*         0.052/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.520    0.171/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.524    0.171/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.842    0.171/*         0.052/*         UART_TX_TOP/\DATA_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	0.520    0.171/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.171/*         0.064/*         UART_TX_TOP/F1/\current_state_reg[4] /SI    1
REF_CLK(R)->REF_CLK(R)	0.525    0.172/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.525    0.172/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.172/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.172/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.172/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.527    0.172/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.527    0.172/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.172/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.526    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.525    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.524    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.527    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.521    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.174/*         0.050/*         RegFile/\registers_reg[2][7] /SI    1
REF_CLK(R)->REF_CLK(R)	0.527    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.527    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.525    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.527    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.839    0.174/*         0.052/*         UART_TX_TOP/\DATA_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.520    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.524    0.175/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.521    0.175/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.525    0.175/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.825    0.175/*         0.053/*         UART_RX_TOP/D2/\P_DATA_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.842    0.176/*         0.052/*         UART_TX_TOP/\DATA_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.527    0.176/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.176/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.524    0.177/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.792    */0.177         */0.086         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.177/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.177/*         0.052/*         DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.525    0.177/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.177/*         0.064/*         SYS_CTRL/\current_state_reg[2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.528    0.178/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.178/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.178/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.179/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.180/*         0.052/*         DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	0.527    0.180/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.527    0.180/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.180/*         0.053/*         TX_CLK_DIV/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.180/*         0.052/*         DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.180/*         0.049/*         FIFO_TOP/fifomem/\mem_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.180/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.513    0.181/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.791    */0.181         */0.087         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.838    0.181/*         0.052/*         UART_TX_TOP/\DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.183/*         0.068/*         RegFile/\registers_reg[2][3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.844    0.183/*         0.052/*         UART_TX_TOP/S1/DONE_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.511    0.183/*         0.052/*         RegFile/\registers_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.183/*         0.067/*         RegFile/\registers_reg[3][3] /SI    1
REF_CLK(R)->REF_CLK(R)	0.521    0.184/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.511    0.184/*         0.052/*         RegFile/\registers_reg[13][5] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.185/*         0.052/*         RX_CLK_DIV/\count_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.511    0.185/*         0.052/*         RegFile/\registers_reg[15][2] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.185/*         0.052/*         RX_CLK_DIV/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.185/*         0.068/*         RegFile/\registers_reg[2][5] /SI    1
REF_CLK(R)->REF_CLK(R)	0.510    0.186/*         0.052/*         RegFile/\registers_reg[13][6] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.186/*         0.052/*         RX_CLK_DIV/\count_reg[4] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.186/*         0.052/*         RX_CLK_DIV/\count_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.840    0.186/*         0.052/*         UART_TX_TOP/\DATA_reg[7] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.187/*         0.052/*         RX_CLK_DIV/\count_reg[6] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.187/*         0.052/*         TX_CLK_DIV/\count_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	0.511    0.187/*         0.052/*         RegFile/\registers_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.512    0.188/*         0.052/*         RegFile/\registers_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.510    0.188/*         0.052/*         RegFile/\registers_reg[14][6] /D    1
RX_CLK(R)->RX_CLK(R)	0.791    */0.188         */0.085         UART_RX_TOP/D1/\current_state_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.188/*         0.052/*         TX_CLK_DIV/\count_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.188/*         0.052/*         RX_CLK_DIV/\count_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	0.511    0.188/*         0.052/*         RegFile/\registers_reg[13][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.812    */0.188         */0.085         UART_TX_TOP/F1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.188/*         0.068/*         RegFile/\registers_reg[3][4] /SI    1
RX_CLK(R)->RX_CLK(R)	0.822    0.188/*         0.055/*         UART_RX_TOP/D1/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.510    0.188/*         0.052/*         RegFile/\registers_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.581    0.188/*         0.057/*         RegFile/\registers_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.586    0.189/*         0.057/*         RegFile/\registers_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.566    0.189/*         0.057/*         RegFile/\registers_reg[5][2] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.189/*         0.052/*         TX_CLK_DIV/\count_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.509    0.189/*         0.052/*         RegFile/\registers_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.583    0.189/*         0.057/*         RegFile/\registers_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.510    0.190/*         0.053/*         RegFile/\registers_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.590    0.190/*         0.056/*         RegFile/\registers_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.589    0.190/*         0.056/*         RegFile/\registers_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.511    0.190/*         0.052/*         RegFile/\registers_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.511    0.190/*         0.052/*         RegFile/\registers_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.190/*         0.057/*         RegFile/\registers_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.190/*         0.060/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.589    0.190/*         0.056/*         RegFile/\registers_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.190/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.572    0.191/*         0.057/*         RegFile/\registers_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.584    0.191/*         0.057/*         RegFile/\registers_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.584    0.191/*         0.056/*         RegFile/\registers_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.191/*         0.057/*         RegFile/\registers_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.571    0.191/*         0.057/*         RegFile/\registers_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.191/*         0.051/*         RegFile/\registers_reg[3][5] /SI    1
REF_CLK(R)->REF_CLK(R)	0.587    0.191/*         0.056/*         RegFile/\registers_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.589    0.191/*         0.056/*         RegFile/\registers_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.191/*         0.057/*         RegFile/\registers_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.585    0.192/*         0.057/*         RegFile/\registers_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.582    0.192/*         0.057/*         RegFile/\registers_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.567    0.192/*         0.057/*         RegFile/\registers_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.589    0.192/*         0.056/*         RegFile/\registers_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.511    0.192/*         0.052/*         RegFile/\registers_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.192/*         0.057/*         RegFile/\registers_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.560    0.192/*         0.056/*         RegFile/\registers_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.588    0.192/*         0.057/*         RegFile/\registers_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.588    0.192/*         0.056/*         RegFile/\registers_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.589    0.192/*         0.057/*         RegFile/\registers_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.589    0.192/*         0.056/*         RegFile/\registers_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.192/*         0.056/*         RegFile/\registers_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.588    0.193/*         0.056/*         RegFile/\registers_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.588    0.193/*         0.057/*         RegFile/\registers_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.193/*         0.057/*         RegFile/\registers_reg[10][3] /D    1
RX_CLK(R)->RX_CLK(R)	0.825    0.193/*         0.055/*         UART_RX_TOP/D2/\P_DATA_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.581    0.193/*         0.057/*         RegFile/\registers_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.590    0.193/*         0.056/*         RegFile/\registers_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.586    0.193/*         0.057/*         RegFile/\registers_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.585    0.193/*         0.057/*         RegFile/\registers_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.586    0.193/*         0.056/*         RegFile/\registers_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.193/*         0.057/*         RegFile/\registers_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.193/*         0.057/*         RegFile/\registers_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.584    0.193/*         0.057/*         RegFile/\registers_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.565    0.193/*         0.057/*         RegFile/\registers_reg[4][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.795    */0.194         */0.090         FIFO_TOP/rptr_empty/\rbin_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.582    0.194/*         0.057/*         RegFile/\registers_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.585    0.194/*         0.057/*         RegFile/\registers_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.584    0.194/*         0.056/*         RegFile/\registers_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.590    0.194/*         0.057/*         RegFile/\registers_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.588    0.194/*         0.057/*         RegFile/\registers_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.586    0.194/*         0.057/*         RegFile/\registers_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.584    0.194/*         0.057/*         RegFile/\registers_reg[10][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.825    0.194/*         0.055/*         UART_RX_TOP/D2/\P_DATA_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.583    0.194/*         0.057/*         RegFile/\registers_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.194/*         0.057/*         RegFile/\registers_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.572    0.194/*         0.057/*         RegFile/\registers_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.581    0.194/*         0.057/*         RegFile/\registers_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.194/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[5] /SI    1
REF_CLK(R)->REF_CLK(R)	0.577    0.194/*         0.057/*         RegFile/\registers_reg[5][0] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.194/*         0.052/*         TX_CLK_DIV/\count_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.565    0.194/*         0.057/*         RegFile/\registers_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.581    0.194/*         0.057/*         RegFile/\registers_reg[4][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.811    */0.194         */0.084         UART_TX_TOP/S1/\count_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.194/*         0.057/*         RegFile/\registers_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.583    0.194/*         0.057/*         RegFile/\registers_reg[11][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.795    */0.195         */0.090         FIFO_TOP/rptr_empty/\rptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.195/*         0.057/*         RegFile/\registers_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.195/*         0.065/*         FIFO_TOP/wptr_full/\wbin_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.588    0.195/*         0.057/*         RegFile/\registers_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.195/*         0.064/*         UART_RX_TOP/S2/stop_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.195/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    0.195/*         0.067/*         RegFile/\registers_reg[2][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.845    0.195/*         0.051/*         UART_TX_TOP/F1/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.586    0.195/*         0.057/*         RegFile/\registers_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.195/*         0.057/*         RegFile/\registers_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.195/*         0.057/*         RegFile/\registers_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.195/*         0.057/*         RegFile/\registers_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.195/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	0.589    0.196/*         0.056/*         RegFile/\registers_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.586    0.196/*         0.057/*         RegFile/\registers_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.583    0.196/*         0.057/*         RegFile/\registers_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.522    0.196/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.559    0.196/*         0.056/*         RegFile/\registers_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.196/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[6] /SI    1
RX_CLK(R)->RX_CLK(R)	0.824    0.196/*         0.055/*         UART_RX_TOP/D2/\P_DATA_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	0.583    0.196/*         0.057/*         RegFile/\registers_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.583    0.196/*         0.057/*         RegFile/\registers_reg[9][2] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.196/*         0.052/*         TX_CLK_DIV/\count_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.579    0.196/*         0.057/*         RegFile/\registers_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.581    0.196/*         0.057/*         RegFile/\registers_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.583    0.196/*         0.057/*         RegFile/\registers_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.583    0.196/*         0.057/*         RegFile/\registers_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.583    0.196/*         0.057/*         RegFile/\registers_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.588    0.196/*         0.057/*         RegFile/\registers_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.197/*         0.061/*         UART_RX_TOP/D2/\P_DATA_reg[0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.584    0.197/*         0.057/*         RegFile/\registers_reg[6][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.825    0.197/*         0.055/*         UART_RX_TOP/D2/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.197/*         0.060/*         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.197/*         0.068/*         RegFile/\registers_reg[3][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.790    */0.197         */0.086         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.814    0.197/*         0.052/*         RX_CLK_DIV/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.198/*         0.068/*         RegFile/\registers_reg[3][2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.588    0.198/*         0.057/*         RegFile/\registers_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.198/*         0.057/*         RegFile/\registers_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.581    0.198/*         0.057/*         RegFile/\registers_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.198/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.198/*         0.068/*         RegFile/\registers_reg[4][0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.581    0.198/*         0.057/*         RegFile/\registers_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.581    0.198/*         0.057/*         RegFile/\registers_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.584    0.198/*         0.057/*         RegFile/\registers_reg[7][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.824    0.198/*         0.056/*         UART_RX_TOP/D2/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.199/*         0.060/*         UART_RX_TOP/D1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.199/*         0.067/*         DATA_SYNC/\sync_bus_reg[0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.570    0.200/*         0.057/*         RegFile/\registers_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.201/*         0.060/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.201/*         0.067/*         RegFile/\registers_reg[3][6] /SI    1
RX_CLK(R)->RX_CLK(R)	0.790    */0.201         */0.087         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.825    0.201/*         0.055/*         UART_RX_TOP/D2/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.203/*         0.060/*         UART_TX_TOP/S1/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    0.204/*         0.067/*         RegFile/\registers_reg[2][4] /SI    1
UART_CLK(R)->UART_CLK(R)	0.813    0.204/*         0.053/*         TX_CLK_DIV/\count_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.547    0.204/*         0.052/*         ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.538    0.204/*         0.054/*         RegFile/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.206/*         0.069/*         RegFile/\registers_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.207/*         0.061/*         UART_RX_TOP/D1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.207/*         0.061/*         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.208/*         0.061/*         UART_TX_TOP/P1/PARITY_BIT_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.844    0.209/*         0.052/*         UART_TX_TOP/S1/\count_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.538    0.209/*         0.054/*         RegFile/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.538    0.209/*         0.054/*         RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.589    0.209/*         0.056/*         RegFile/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.210/*         0.066/*         FIFO_TOP/wptr_full/\wbin_reg[2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.541    0.210/*         0.054/*         RegFile/\RdData_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.826    0.210/*         0.052/*         UART_RX_TOP/D2/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.211/*         0.061/*         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.551    0.212/*         0.052/*         ALU/\ALU_OUT_reg[10] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.551    0.212/*         0.052/*         ALU/\ALU_OUT_reg[14] /D    1
TX_CLK(R)->TX_CLK(R)	0.833    0.212/*         0.052/*         FIFO_TOP/rptr_empty/\rbin_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.547    0.213/*         0.053/*         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.590    0.213/*         0.056/*         RegFile/\RdData_reg[5] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.551    0.214/*         0.052/*         ALU/\ALU_OUT_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.214/*         0.067/*         RegFile/RdData_Valid_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.826    0.215/*         0.053/*         UART_RX_TOP/S1/start_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.216/*         0.066/*         FIFO_TOP/wptr_full/\wptr_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.550    0.216/*         0.052/*         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->REF_CLK(R)	0.483    */0.216         */0.085         FIFO_TOP/wptr_full/\wbin_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.216/*         0.060/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	0.483    */0.217         */0.085         FIFO_TOP/wptr_full/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.590    0.217/*         0.056/*         RegFile/\RdData_reg[6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.548    0.217/*         0.053/*         ALU/\ALU_OUT_reg[6] /D    1
RX_CLK(R)->RX_CLK(R)	0.822    0.217/*         0.055/*         UART_RX_TOP/D1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.622    0.218/*         0.064/*         RegFile/\registers_reg[0][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.551    0.218/*         0.052/*         ALU/\ALU_OUT_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.219/*         0.062/*         UART_TX_TOP/S1/\temp_registers_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.220/*         0.061/*         RegFile/\registers_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    0.221/*         0.067/*         RegFile/\registers_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.221/*         0.061/*         RegFile/\registers_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.221/*         0.061/*         RegFile/\registers_reg[12][5] /SI    1
TX_CLK(R)->TX_CLK(R)	0.843    0.221/*         0.053/*         UART_TX_TOP/F1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.221/*         0.061/*         SYS_CTRL/\Address_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.550    0.221/*         0.052/*         ALU/\ALU_OUT_reg[15] /D    1
UART_CLK(R)->UART_CLK(R)	0.811    0.222/*         0.055/*         TX_CLK_DIV/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.222/*         0.061/*         RegFile/\registers_reg[14][4] /SI    1
REF_CLK(R)->REF_CLK(R)	0.541    0.223/*         0.056/*         RegFile/RdData_Valid_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.223/*         0.061/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.548    0.223/*         0.053/*         ALU/\ALU_OUT_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.223/*         0.061/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.224/*         0.061/*         RegFile/\registers_reg[15][2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.589    0.224/*         0.057/*         RegFile/\RdData_reg[7] /D    1
RX_CLK(R)->RX_CLK(R)	0.826    0.225/*         0.052/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    */0.225         */0.113         UART_TX_TOP/F1/\current_state_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.838    0.226/*         0.059/*         UART_TX_TOP/F1/\current_state_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.551    0.227/*         0.052/*         ALU/\ALU_OUT_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.228/*         0.061/*         UART_RX_TOP/F1/\current_state_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.664    0.228/*         0.073/*         RST_SYNC_1/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.228/*         0.062/*         UART_TX_TOP/F1/\current_state_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.547    0.228/*         0.054/*         ALU/\ALU_OUT_reg[4] /D    1
TX_CLK(R)->TX_CLK(R)	0.843    0.228/*         0.053/*         UART_TX_TOP/F1/\current_state_reg[4] /D    1
RX_CLK(R)->RX_CLK(R)	0.824    0.228/*         0.053/*         UART_RX_TOP/F1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.229/*         0.060/*         UART_TX_TOP/S1/\count_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.546    0.230/*         0.054/*         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.509    0.230/*         0.059/*         FIFO_TOP/wptr_full/wfull_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.230/*         0.053/*         RX_CLK_DIV/odd_edge_tog_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.548    0.230/*         0.054/*         ALU/\ALU_OUT_reg[5] /D    1
RX_CLK(R)->RX_CLK(R)	0.826    0.232/*         0.052/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.660    0.233/*         0.076/*         RST_SYNC_1/\sync_reg_reg[1] /RN    1
TX_CLK(R)->TX_CLK(R)	0.810    */0.233         */0.085         UART_TX_TOP/S1/\count_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.582    0.234/*         0.057/*         RegFile/\registers_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.235/*         0.066/*         RegFile/\registers_reg[1][4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.783    */0.235         */0.103         FIFO_TOP/rptr_empty/rempty_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.547    0.237/*         0.054/*         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.582    0.237/*         0.057/*         RegFile/\registers_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.506    0.240/*         0.053/*         SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.566    0.240/*         0.057/*         RegFile/\registers_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.484    */0.241         */0.083         FIFO_TOP/wptr_full/\wbin_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.566    0.242/*         0.057/*         RegFile/\registers_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.244/*         0.069/*         RegFile/\registers_reg[3][0] /SI    1
@(R)->SCAN_CLK(R)	0.647    0.245/*         0.073/*         RST_SYNC_2/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.582    0.246/*         0.057/*         RegFile/\registers_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.246/*         0.066/*         RegFile/\registers_reg[1][1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.555    0.246/*         0.049/*         RegFile/\registers_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.581    0.247/*         0.057/*         RegFile/\registers_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.573    0.247/*         0.049/*         RegFile/\registers_reg[3][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.833    0.248/*         0.053/*         FIFO_TOP/rptr_empty/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.248/*         0.061/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.643    0.249/*         0.077/*         RST_SYNC_2/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.565    0.249/*         0.057/*         RegFile/\registers_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.554    0.249/*         0.056/*         RegFile/\registers_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.641    0.250/*         0.066/*         RegFile/\registers_reg[1][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.810    */0.250         */0.086         UART_TX_TOP/S1/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.251/*         0.063/*         SYS_CTRL/\current_state_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.508    0.251/*         0.053/*         SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.641    0.253/*         0.066/*         RegFile/\registers_reg[1][2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.553    0.256/*         0.057/*         RegFile/\registers_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.256/*         0.067/*         RegFile/\registers_reg[1][3] /SI    1
REF_CLK(R)->REF_CLK(R)	0.553    0.256/*         0.056/*         RegFile/\registers_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.508    0.258/*         0.052/*         SYS_CTRL/\Address_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.258/*         0.062/*         UART_RX_TOP/S1/start_glitch_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.545    0.258/*         0.057/*         ALU/\ALU_OUT_reg[8] /D    1
RX_CLK(R)->RX_CLK(R)	0.825    0.259/*         0.052/*         UART_RX_TOP/F1/\current_state_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.825    0.262/*         0.053/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.263/*         0.065/*         RegFile/\registers_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.266/*         0.067/*         RegFile/\registers_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    */0.268         */0.116         SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.268/*         0.062/*         FIFO_TOP/rptr_empty/\rbin_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.770    0.268/*         -0.050/*        TX_CLK_DIV/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.268/*         0.045/*         RegFile/\registers_reg[2][0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.826    0.269/*         0.052/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.768    0.270/*         -0.049/*        RX_CLK_DIV/odd_edge_tog_reg/SN    1
UART_CLK(R)->UART_CLK(R)	0.376    0.271/*         0.052/*         RX_CLK_DIV/div_clk_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.508    0.271/*         0.052/*         SYS_CTRL/\Address_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.273/*         0.065/*         UART_RX_TOP/F1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.273/*         0.061/*         UART_TX_TOP/S1/\count_reg[1] /SI    1
UART_CLK(R)->UART_CLK(R)	0.376    0.273/*         0.053/*         TX_CLK_DIV/div_clk_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.505    0.273/*         0.056/*         SYS_CTRL/\Address_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.276/*         0.066/*         RegFile/\registers_reg[1][6] /SI    1
REF_CLK(R)->REF_CLK(R)	0.530    0.276/*         0.054/*         RegFile/\registers_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.554    0.277/*         0.056/*         RegFile/\registers_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.278/*         0.061/*         FIFO_TOP/rptr_empty/\rbin_reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	0.514    0.279/*         0.053/*         FIFO_TOP/wptr_full/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.566    0.280/*         0.057/*         RegFile/\registers_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.511    0.281/*         0.049/*         SYS_CTRL/\Address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.529    0.282/*         0.054/*         RegFile/\registers_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.573    0.286/*         0.049/*         RegFile/\registers_reg[2][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.831    0.286/*         0.055/*         FIFO_TOP/rptr_empty/\rbin_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.288/*         0.064/*         RegFile/\registers_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.289/*         0.064/*         RegFile/\registers_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.291/*         0.064/*         RegFile/\registers_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.292/*         0.042/*         SYS_CTRL/\Address_reg[2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.515    0.293/*         0.053/*         FIFO_TOP/wptr_full/\wbin_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.530    0.293/*         0.054/*         RegFile/\registers_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.294/*         0.064/*         RegFile/\registers_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.295/*         0.062/*         SYS_CTRL/\Address_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.827    0.298/*         0.058/*         FIFO_TOP/rptr_empty/\rbin_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.554    0.298/*         0.056/*         RegFile/\registers_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.298/*         0.063/*         SYS_CTRL/\Address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.299/*         0.063/*         RegFile/\registers_reg[0][3] /SI    1
REF_CLK(R)->REF_CLK(R)	0.513    0.299/*         0.053/*         FIFO_TOP/wptr_full/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.526    0.300/*         0.054/*         RegFile/\registers_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.505    0.301/*         0.058/*         DATA_SYNC/enable_pulse_d_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.832    0.307/*         0.053/*         FIFO_TOP/rptr_empty/\rptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.308/*         0.054/*         RegFile/\registers_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.310/*         0.063/*         RegFile/\registers_reg[0][1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.824    0.311/*         0.053/*         UART_RX_TOP/F1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    */0.313         */0.084         DATA_SYNC/\sync_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.508    0.315/*         0.053/*         SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.512    */0.316         */0.089         ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.509    0.319/*         0.052/*         SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.587    0.320/*         0.059/*         RegFile/\registers_reg[14][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.788    */0.320         */0.089         UART_RX_TOP/F1/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.529    0.321/*         0.054/*         RegFile/\registers_reg[1][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.804    */0.323         */0.091         UART_TX_TOP/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.323/*         0.062/*         RegFile/\registers_reg[0][2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.531    0.324/*         0.054/*         RegFile/\registers_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.513    0.327/*         0.054/*         FIFO_TOP/wptr_full/\wbin_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.825    0.331/*         0.054/*         UART_RX_TOP/S2/stop_error_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.553    0.331/*         0.056/*         RegFile/\registers_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.529    0.336/*         0.054/*         RegFile/\registers_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.529    0.336/*         0.054/*         RegFile/\registers_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.563    0.338/*         0.059/*         RegFile/\registers_reg[3][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.794    */0.338         */0.085         UART_RX_TOP/P1/PARITY_ERROR_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.529    0.338/*         0.054/*         RegFile/\registers_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.652    0.338/*         0.067/*         TX_CLK_DIV/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.799    0.341/*         -0.079/*        RegFile/\registers_reg[3][5] /SN    1
@(R)->SCAN_CLK(R)	0.799    0.342/*         -0.079/*        RegFile/\registers_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	0.652    0.343/*         0.067/*         TX_CLK_DIV/\count_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.535    0.345/*         0.054/*         RegFile/\registers_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.529    0.346/*         0.055/*         RegFile/\registers_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.528    0.348/*         0.054/*         RegFile/\registers_reg[0][2] /D    1
@(R)->SCAN_CLK(R)	0.652    0.350/*         0.067/*         TX_CLK_DIV/\count_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.525    0.350/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][2] /D    1
@(R)->SCAN_CLK(R)	0.652    0.354/*         0.067/*         TX_CLK_DIV/\count_reg[3] /RN    1
TX_CLK(R)->TX_CLK(R)	0.832    0.357/*         0.054/*         PULSE_GEN/rcv_flop_reg/D    1
@(R)->SCAN_CLK(R)	0.653    0.358/*         0.066/*         TX_CLK_DIV/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.653    0.359/*         0.066/*         RX_CLK_DIV/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.653    0.369/*         0.066/*         TX_CLK_DIV/\count_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	0.524    0.371/*         0.054/*         RegFile/\registers_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.513    */0.372         */0.143         SYS_CTRL/\current_state_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.832    0.373/*         0.053/*         FIFO_TOP/rptr_empty/\rptr_reg[1] /D    1
UART_CLK(R)->TX_CLK(R)	0.942    0.376/*         -0.056/*        FIFO_TOP/rptr_empty/rempty_reg/SN    1
@(R)->SCAN_CLK(R)	0.653    0.376/*         0.066/*         TX_CLK_DIV/\count_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.515    0.384/*         0.053/*         FIFO_TOP/wptr_full/\wptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.654    0.400/*         0.066/*         RX_CLK_DIV/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.400/*         0.066/*         RX_CLK_DIV/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.401/*         0.066/*         RX_CLK_DIV/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.401/*         0.066/*         RX_CLK_DIV/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.401/*         0.066/*         RX_CLK_DIV/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.401/*         0.066/*         RX_CLK_DIV/\count_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.432/*         0.066/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.433/*         0.061/*         RegFile/\registers_reg[3][1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.434/*         0.066/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.435/*         0.061/*         RegFile/\registers_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.435/*         0.061/*         RegFile/\registers_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.435/*         0.061/*         RegFile/\registers_reg[3][4] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.438/*         0.066/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.439/*         0.060/*         RegFile/\registers_reg[4][4] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.440/*         0.065/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.445/*         0.060/*         RegFile/\registers_reg[5][3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.446/*         0.065/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.447/*         0.065/*         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.452/*         0.060/*         RegFile/\registers_reg[7][3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.455/*         0.065/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.456/*         0.065/*         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.522    */0.459         */-0.035        CLK_GATE/U0_TLATNCAX12M/E    1
UART_CLK(R)->RX_CLK(R)	0.812    0.462/*         0.065/*         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.464/*         0.059/*         RegFile/\registers_reg[4][7] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.464/*         0.065/*         UART_RX_TOP/F1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.464/*         0.060/*         RegFile/\registers_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.464/*         0.059/*         RegFile/\registers_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.465/*         0.059/*         RegFile/\registers_reg[6][0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.465/*         0.065/*         UART_RX_TOP/F1/\current_state_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.813    0.467/*         0.065/*         UART_RX_TOP/F1/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.468/*         0.060/*         RegFile/\registers_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.469/*         0.059/*         RegFile/\registers_reg[7][0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.813    0.469/*         0.065/*         UART_RX_TOP/F1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.470/*         0.060/*         RegFile/\registers_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.661    0.474/*         0.059/*         RegFile/\registers_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.475/*         0.059/*         RegFile/\registers_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.659    0.477/*         0.059/*         RegFile/\registers_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.477/*         0.059/*         RegFile/\registers_reg[4][3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.813    0.477/*         0.066/*         UART_RX_TOP/P1/PARITY_ERROR_reg/RN    1
@(R)->SCAN_CLK(R)	0.660    0.479/*         0.060/*         RegFile/\registers_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.479/*         0.059/*         RegFile/\registers_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.479/*         0.059/*         RegFile/\registers_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.479/*         0.059/*         RegFile/\registers_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.482/*         0.059/*         RegFile/\registers_reg[7][1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.815    0.484/*         0.065/*         UART_RX_TOP/D2/\P_DATA_reg[6] /RN    1
UART_CLK(R)->RX_CLK(R)	0.813    0.485/*         0.066/*         UART_RX_TOP/S2/stop_error_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.815    0.485/*         0.065/*         UART_RX_TOP/D2/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.487/*         0.059/*         RegFile/\registers_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.487/*         0.059/*         RegFile/\registers_reg[4][0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.815    0.489/*         0.065/*         UART_RX_TOP/D2/\P_DATA_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.815    0.490/*         0.065/*         UART_RX_TOP/D2/\P_DATA_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.815    0.491/*         0.065/*         UART_RX_TOP/D2/\P_DATA_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.815    0.491/*         0.065/*         UART_RX_TOP/D2/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.492/*         0.059/*         RegFile/\registers_reg[2][4] /RN    1
UART_CLK(R)->TX_CLK(R)	0.821    0.492/*         0.064/*         FIFO_TOP/rptr_empty/\rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.492/*         0.059/*         RegFile/\registers_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.492/*         0.059/*         RegFile/\registers_reg[2][2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.814    0.493/*         0.065/*         UART_RX_TOP/S1/start_glitch_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.813    0.493/*         0.065/*         UART_RX_TOP/D2/\P_DATA_reg[7] /RN    1
UART_CLK(R)->TX_CLK(R)	0.821    0.494/*         0.064/*         FIFO_TOP/rptr_empty/\rptr_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.813    0.494/*         0.065/*         UART_RX_TOP/D2/\P_DATA_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.813    0.495/*         0.065/*         UART_RX_TOP/D1/\current_state_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.822    0.495/*         0.064/*         FIFO_TOP/sync_w2r/\Q1_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	0.822    0.495/*         0.064/*         FIFO_TOP/rptr_empty/\rptr_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.822    0.495/*         0.064/*         FIFO_TOP/sync_w2r/\out_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.822    0.495/*         0.064/*         FIFO_TOP/sync_w2r/\Q1_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.822    0.495/*         0.064/*         FIFO_TOP/sync_w2r/\Q1_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.822    0.495/*         0.064/*         FIFO_TOP/sync_w2r/\out_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.822    0.496/*         0.064/*         FIFO_TOP/sync_w2r/\Q1_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.821    0.496/*         0.064/*         FIFO_TOP/rptr_empty/\rptr_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.496/*         0.065/*         UART_RX_TOP/D1/\current_state_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.812    0.497/*         0.065/*         UART_RX_TOP/D1/\current_state_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.821    0.497/*         0.064/*         PULSE_GEN/rcv_flop_reg/RN    1
UART_CLK(R)->TX_CLK(R)	0.821    0.497/*         0.064/*         PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.661    0.508/*         0.059/*         RegFile/\registers_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.511/*         0.058/*         RegFile/\registers_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.517/*         0.058/*         RegFile/\registers_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.518/*         0.058/*         RegFile/\registers_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.620    0.539/*         0.057/*         RegFile/\registers_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.622    0.542/*         0.057/*         RegFile/\registers_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.542/*         0.057/*         RegFile/\registers_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.543/*         0.057/*         RegFile/\registers_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.543/*         0.057/*         RegFile/\registers_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.544/*         0.057/*         RegFile/\registers_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.544/*         0.057/*         RegFile/\registers_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.544/*         0.057/*         RegFile/\registers_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.545/*         0.057/*         RegFile/\registers_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.545/*         0.057/*         RegFile/\registers_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.545/*         0.057/*         RegFile/\registers_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.545/*         0.057/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.546/*         0.057/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.619    0.546/*         0.057/*         RegFile/\registers_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.616    0.550/*         0.057/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.616    0.552/*         0.057/*         DATA_SYNC/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.613    0.555/*         0.057/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.611    0.557/*         0.056/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.607    0.563/*         0.056/*         DATA_SYNC/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.606    0.565/*         0.056/*         DATA_SYNC/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.604    0.565/*         0.056/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.565/*         0.056/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.566/*         0.056/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.566/*         0.056/*         DATA_SYNC/enable_pulse_d_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.219    0.576/*         0.063/*         RX_CLK_DIV/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.219    0.577/*         0.063/*         TX_CLK_DIV/div_clk_reg/SI    1
UART_CLK(R)->TX_CLK(R)	0.952    0.733/*         -0.056/*        UART_TX_TOP/F1/\current_state_reg[0] /SN    1
@(R)->SCAN_CLK(R)	0.674    0.765/*         0.062/*         RegFile/\registers_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.766/*         0.062/*         RegFile/\registers_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.767/*         0.062/*         RegFile/\registers_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.769/*         0.062/*         RegFile/\registers_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.772/*         0.062/*         RegFile/\registers_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.779/*         0.061/*         RegFile/\registers_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.785/*         0.061/*         RegFile/\registers_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.786/*         0.061/*         RegFile/\registers_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.792/*         0.061/*         RegFile/\registers_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.793/*         0.061/*         RegFile/\registers_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.219    0.796/*         0.063/*         RX_CLK_DIV/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.679    0.796/*         0.060/*         RegFile/\registers_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.798/*         0.060/*         RegFile/\registers_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.799/*         0.060/*         RegFile/\registers_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.800/*         0.060/*         RegFile/\registers_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.801/*         0.060/*         RegFile/\registers_reg[9][1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.825    0.808/*         0.061/*         FIFO_TOP/sync_w2r/\out_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.808/*         0.060/*         RegFile/\registers_reg[8][1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.825    0.809/*         0.061/*         FIFO_TOP/sync_w2r/\out_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.825    0.810/*         0.061/*         FIFO_TOP/rptr_empty/\rbin_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.825    0.810/*         0.061/*         FIFO_TOP/rptr_empty/\rbin_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.824    0.810/*         0.062/*         FIFO_TOP/rptr_empty/\rbin_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.811/*         0.060/*         RegFile/\registers_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.811/*         0.060/*         RegFile/\registers_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.219    0.812/*         0.063/*         TX_CLK_DIV/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.680    0.812/*         0.060/*         RegFile/\registers_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.812/*         0.060/*         RegFile/\registers_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.812/*         0.060/*         RegFile/\registers_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.812/*         0.060/*         RegFile/\registers_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.812/*         0.060/*         RegFile/\registers_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.812/*         0.060/*         RegFile/\registers_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.812/*         0.060/*         RegFile/\registers_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.813/*         0.060/*         RegFile/\registers_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.813/*         0.060/*         RegFile/\registers_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.814/*         0.060/*         RegFile/\registers_reg[9][2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.824    0.817/*         0.061/*         FIFO_TOP/rptr_empty/\rbin_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.818/*         0.059/*         RegFile/\registers_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.819/*         0.059/*         RegFile/\registers_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.826/*         0.059/*         RegFile/\registers_reg[11][4] /RN    1
UART_CLK(R)->TX_CLK(R)	0.830    0.826/*         0.061/*         UART_TX_TOP/\DATA_reg[6] /RN    1
UART_CLK(R)->TX_CLK(R)	0.830    0.827/*         0.061/*         UART_TX_TOP/\DATA_reg[7] /RN    1
UART_CLK(R)->TX_CLK(R)	0.829    0.828/*         0.061/*         UART_TX_TOP/\DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.829/*         0.059/*         RegFile/\registers_reg[9][4] /RN    1
UART_CLK(R)->TX_CLK(R)	0.832    0.829/*         0.061/*         UART_TX_TOP/\DATA_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.832    0.832/*         0.061/*         UART_TX_TOP/\DATA_reg[5] /RN    1
UART_CLK(R)->TX_CLK(R)	0.833    0.834/*         0.061/*         UART_TX_TOP/\DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.835/*         0.059/*         RegFile/\registers_reg[10][4] /RN    1
UART_CLK(R)->TX_CLK(R)	0.833    0.837/*         0.061/*         UART_TX_TOP/\DATA_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.833    0.837/*         0.061/*         UART_TX_TOP/\DATA_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	0.834    0.839/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.841/*         0.059/*         RegFile/\registers_reg[9][5] /RN    1
UART_CLK(R)->TX_CLK(R)	0.834    0.842/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[4] /RN    1
UART_CLK(R)->TX_CLK(R)	0.834    0.842/*         0.061/*         UART_TX_TOP/S1/\count_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.834    0.842/*         0.061/*         UART_TX_TOP/S1/\count_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.834    0.842/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.834    0.842/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.834    0.842/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.843/*         0.059/*         RegFile/\registers_reg[11][5] /RN    1
UART_CLK(R)->TX_CLK(R)	0.832    0.845/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.846/*         0.059/*         RegFile/\registers_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.846/*         0.059/*         RegFile/\registers_reg[9][6] /RN    1
UART_CLK(R)->TX_CLK(R)	0.833    0.846/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[6] /RN    1
UART_CLK(R)->TX_CLK(R)	0.833    0.847/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[7] /RN    1
UART_CLK(R)->TX_CLK(R)	0.834    0.847/*         0.061/*         UART_TX_TOP/flag_reg/RN    1
@(R)->SCAN_CLK(R)	0.682    0.848/*         0.059/*         RegFile/\registers_reg[8][5] /RN    1
UART_CLK(R)->TX_CLK(R)	0.834    0.848/*         0.061/*         UART_TX_TOP/S1/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.849/*         0.059/*         RegFile/\registers_reg[14][1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.835    0.850/*         0.061/*         UART_TX_TOP/S1/S_DATA_reg/RN    1
UART_CLK(R)->TX_CLK(R)	0.835    0.850/*         0.061/*         UART_TX_TOP/P1/PARITY_BIT_reg/RN    1
UART_CLK(R)->TX_CLK(R)	0.835    0.850/*         0.061/*         UART_TX_TOP/F1/\current_state_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.835    0.851/*         0.061/*         UART_TX_TOP/S1/DONE_reg/RN    1
UART_CLK(R)->TX_CLK(R)	0.835    0.851/*         0.061/*         UART_TX_TOP/S1/\count_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	0.835    0.852/*         0.061/*         UART_TX_TOP/F1/\current_state_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	0.835    0.852/*         0.061/*         UART_TX_TOP/F1/\current_state_reg[4] /RN    1
UART_CLK(R)->TX_CLK(R)	0.835    0.852/*         0.061/*         UART_TX_TOP/F1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.853/*         0.059/*         RegFile/\registers_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.853/*         0.059/*         RegFile/\registers_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.856/*         0.059/*         RegFile/\registers_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.856/*         0.059/*         RegFile/\registers_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.856/*         0.059/*         RegFile/\registers_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.856/*         0.059/*         RegFile/\registers_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.856/*         0.059/*         RegFile/\registers_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.856/*         0.059/*         RegFile/\registers_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.856/*         0.059/*         RegFile/\registers_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.856/*         0.059/*         RegFile/\registers_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.856/*         0.059/*         RegFile/\registers_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.859/*         0.059/*         RegFile/\registers_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.859/*         0.059/*         RegFile/\registers_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.860/*         0.059/*         RegFile/\registers_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.860/*         0.059/*         RegFile/\registers_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.861/*         0.059/*         RegFile/\registers_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.861/*         0.059/*         RegFile/\registers_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.862/*         0.059/*         RegFile/\registers_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.862/*         0.059/*         RegFile/\registers_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.862/*         0.059/*         RegFile/\registers_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.875/*         0.059/*         RegFile/\registers_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.940/*         0.056/*         RegFile/\registers_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.606    0.940/*         0.056/*         RegFile/\registers_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.605    0.940/*         0.056/*         RegFile/\registers_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.605    0.940/*         0.056/*         RegFile/\registers_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.941/*         0.056/*         RegFile/\registers_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.941/*         0.056/*         RegFile/\registers_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.605    0.941/*         0.056/*         RegFile/\registers_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.941/*         0.056/*         RegFile/\registers_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.604    0.942/*         0.056/*         RegFile/\registers_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.777    1.147/*         -0.075/*        RegFile/\registers_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.729    1.188/*         -0.072/*        SYS_CTRL/\Address_reg[2] /SN    1
@(R)->SCAN_CLK(R)	0.682    1.233/*         0.062/*         RegFile/\registers_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.682    1.238/*         0.062/*         RegFile/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.682    1.239/*         0.062/*         RegFile/\registers_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.682    1.239/*         0.062/*         RegFile/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.682    1.239/*         0.062/*         RegFile/\registers_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.681    1.240/*         0.062/*         RegFile/\registers_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.681    1.240/*         0.062/*         RegFile/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.681    1.240/*         0.062/*         RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.681    1.240/*         0.063/*         RegFile/\registers_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.634    1.289/*         0.060/*         RegFile/RdData_Valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.633    1.290/*         0.060/*         RegFile/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.630    1.292/*         0.060/*         RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.630    1.292/*         0.060/*         RegFile/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.629    1.294/*         0.060/*         RegFile/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.600    1.296/*         0.060/*         RegFile/\registers_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.626    1.297/*         0.060/*         RegFile/\registers_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.623    1.301/*         0.060/*         RegFile/\registers_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.600    1.304/*         0.060/*         RegFile/\registers_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.600    1.307/*         0.059/*         RegFile/\registers_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.602    1.313/*         0.059/*         FIFO_TOP/sync_r2w/\Q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.600    1.313/*         0.059/*         RegFile/\registers_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.603    1.314/*         0.059/*         FIFO_TOP/sync_r2w/\out_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.602    1.314/*         0.059/*         FIFO_TOP/sync_r2w/\Q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.603    1.314/*         0.059/*         FIFO_TOP/sync_r2w/\Q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.603    1.314/*         0.059/*         FIFO_TOP/sync_r2w/\out_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.604    1.315/*         0.059/*         FIFO_TOP/sync_r2w/\out_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.604    1.315/*         0.059/*         FIFO_TOP/wptr_full/\wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.601    1.315/*         0.059/*         FIFO_TOP/sync_r2w/\Q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.606    1.315/*         0.059/*         FIFO_TOP/wptr_full/\wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.316/*         0.059/*         SYS_CTRL/\Address_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.607    1.316/*         0.059/*         FIFO_TOP/wptr_full/\wbin_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.601    1.317/*         0.059/*         RegFile/\registers_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.606    1.317/*         0.059/*         FIFO_TOP/wptr_full/\wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.606    1.317/*         0.059/*         FIFO_TOP/wptr_full/\wbin_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.603    1.317/*         0.059/*         FIFO_TOP/sync_r2w/\out_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.606    1.317/*         0.059/*         FIFO_TOP/wptr_full/wfull_reg/RN    1
@(R)->SCAN_CLK(R)	0.606    1.317/*         0.059/*         FIFO_TOP/wptr_full/\wbin_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.606    1.317/*         0.059/*         FIFO_TOP/wptr_full/\wbin_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.605    1.317/*         0.059/*         FIFO_TOP/wptr_full/\wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.598    1.318/*         0.059/*         SYS_CTRL/\Address_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.598    1.319/*         0.060/*         SYS_CTRL/\Address_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.597    1.319/*         0.059/*         SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.320/*         0.059/*         SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.324/*         0.059/*         SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.326/*         0.059/*         SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.542    1.370/*         0.059/*         ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.541    1.370/*         0.059/*         ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.541    1.370/*         0.059/*         ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.541    1.370/*         0.059/*         ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.540    1.371/*         0.059/*         ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.542    1.372/*         0.059/*         ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.542    1.373/*         0.059/*         ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.542    1.373/*         0.059/*         ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.542    1.373/*         0.059/*         ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.542    1.374/*         0.059/*         ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.543    1.374/*         0.059/*         ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.543    1.374/*         0.059/*         ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.543    1.374/*         0.059/*         ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.543    1.374/*         0.059/*         ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.543    1.375/*         0.059/*         ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.543    1.375/*         0.059/*         ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.538    1.376/*         0.063/*         ALU/\ALU_OUT_reg[8] /RN    1
TX_CLK(R)->TX_CLK(R)	-1.009   */2.300         */1.695         TX_OUT    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    19.340/*        0.063/*         RegFile/\registers_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    19.354/*        0.064/*         RegFile/\registers_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    19.432/*        0.056/*         FIFO_TOP/fifomem/\mem_reg[7][3] /SI    1
RX_CLK(R)->TX_CLK(R)	-19.314  */20.387        */20.000        SO[0]    1
RX_CLK(R)->RX_CLK(R)	-53.562  */54.623        */54.254        Parity_Error    1
RX_CLK(R)->RX_CLK(R)	-53.562  */54.848        */54.254        Stop_Error    1
