<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Verilog Languages in GitHub</description>
    <pubDate>Sat, 27 Sep 2025 07:12:57 GMT</pubDate>
    <item>
      <title>analogdevicesinc/hdl</title>
      <link>https://github.com/analogdevicesinc/hdl</link>
      <description>HDL libraries and projects</description>
      <guid>https://github.com/analogdevicesinc/hdl</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,747</stars>
      <forks>1,599</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2684236?s=40&amp;v=4</avatar>
          <name>rkutty</name>
          <url>https://github.com/rkutty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5145146?s=40&amp;v=4</avatar>
          <name>acostina</name>
          <url>https://github.com/acostina</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6555884?s=40&amp;v=4</avatar>
          <name>ronagyl</name>
          <url>https://github.com/ronagyl</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32593?s=40&amp;v=4</avatar>
          <name>larsclausen</name>
          <url>https://github.com/larsclausen</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13637582?s=40&amp;v=4</avatar>
          <name>AndreiGrozav</name>
          <url>https://github.com/AndreiGrozav</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>EttusResearch/uhd</title>
      <link>https://github.com/EttusResearch/uhd</link>
      <description>The USRPâ„¢ Hardware Driver Repository</description>
      <guid>https://github.com/EttusResearch/uhd</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,147</stars>
      <forks>714</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508035?s=40&amp;v=4</avatar>
          <name>mbr0wn</name>
          <url>https://github.com/mbr0wn</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/184117?s=40&amp;v=4</avatar>
          <name>guruofquality</name>
          <url>https://github.com/guruofquality</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32272501?s=40&amp;v=4</avatar>
          <name>wordimont</name>
          <url>https://github.com/wordimont</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5640322?s=40&amp;v=4</avatar>
          <name>michael-west</name>
          <url>https://github.com/michael-west</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1406260?s=40&amp;v=4</avatar>
          <name>ncorgan</name>
          <url>https://github.com/ncorgan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</link>
      <description>OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>493</stars>
      <forks>384</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9001905?s=40&amp;v=4</avatar>
          <name>vvbandeira</name>
          <url>https://github.com/vvbandeira</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2798822?s=40&amp;v=4</avatar>
          <name>oharboe</name>
          <url>https://github.com/oharboe</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/71403620?s=40&amp;v=4</avatar>
          <name>ravi-varadarajan</name>
          <url>https://github.com/ravi-varadarajan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lnis-uofu/OpenFPGA</title>
      <link>https://github.com/lnis-uofu/OpenFPGA</link>
      <description>An Open-source FPGA IP Generator</description>
      <guid>https://github.com/lnis-uofu/OpenFPGA</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,001</stars>
      <forks>176</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11499826?s=40&amp;v=4</avatar>
          <name>tangxifan</name>
          <url>https://github.com/tangxifan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6169914?s=40&amp;v=4</avatar>
          <name>ganeshgore</name>
          <url>https://github.com/ganeshgore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43420516?s=40&amp;v=4</avatar>
          <name>BaudouinChauviere</name>
          <url>https://github.com/BaudouinChauviere</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,180</stars>
      <forks>716</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>sheldonucr/ucr-eecs168-lab</title>
      <link>https://github.com/sheldonucr/ucr-eecs168-lab</link>
      <description>The lab schedules for EECS168 at UC Riverside</description>
      <guid>https://github.com/sheldonucr/ucr-eecs168-lab</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>543</stars>
      <forks>33</forks>
      <addStars>14</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/16601970?s=40&amp;v=4</avatar>
          <name>craje92</name>
          <url>https://github.com/craje92</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33165412?s=40&amp;v=4</avatar>
          <name>hzhou012</name>
          <url>https://github.com/hzhou012</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22084012?s=40&amp;v=4</avatar>
          <name>hzhouplus</name>
          <url>https://github.com/hzhouplus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22083843?s=40&amp;v=4</avatar>
          <name>psythefirst</name>
          <url>https://github.com/psythefirst</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/49456654?s=40&amp;v=4</avatar>
          <name>jinweizhang001</name>
          <url>https://github.com/jinweizhang001</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,704</stars>
      <forks>786</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>