Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec 15 22:04:36 2023
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-18  Warning           Missing input or output delay                                     18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.122        0.000                      0                  378        0.100        0.000                      0                  378        3.000        0.000                       0                   210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                     {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0                                                     {0.000 25.000}       50.000          20.000          
sys_clk_pin                                                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                          95.988        0.000                      0                  356        0.100        0.000                      0                  356       13.360        0.000                       0                   184  
  clkfbout_clk_wiz_0                                                                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                    7.122        0.000                      0                   21        0.256        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      198.224        0.000                      0                    1        0.440        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
  To Clock:  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.988ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/cs_q_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.932ns  (logic 0.611ns (20.842%)  route 2.321ns (79.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 197.123 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.316ns = ( 97.684 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233   101.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    94.163 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    95.882    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    95.978 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.706    97.685    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/clk_out1
    SLICE_X5Y73          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/cs_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDPE (Prop_fdpe_C_Q)         0.459    98.144 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/cs_q_reg/Q
                         net (fo=35, routed)          1.627    99.770    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/cs
    SLICE_X8Y69          LUT2 (Prop_lut2_I0_O)        0.152    99.922 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/data_fifo_i_1/O
                         net (fo=33, routed)          0.694   100.616    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   201.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.555   197.123    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.489   197.612    
                         clock uncertainty           -0.318   197.294    
    RAMB18_X0Y28         FIFO18E1 (Setup_fifo18e1_WRCLK_WREN)
                                                     -0.690   196.604    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                        196.604    
                         arrival time                        -100.616    
  -------------------------------------------------------------------
                         slack                                 95.988    

Slack (MET) :             96.424ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.890ns (27.197%)  route 2.382ns (72.803%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 97.157 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.704    -2.317    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X6Y74          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518    -1.799 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[6]/Q
                         net (fo=1, routed)           0.824    -0.976    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out[6]
    SLICE_X6Y75          LUT6 (Prop_lut6_I5_O)        0.124    -0.852 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/sdi_q_i_9/O
                         net (fo=1, routed)           0.986     0.134    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/sdi_q_reg_1
    SLICE_X6Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.258 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/sdi_q_i_3/O
                         net (fo=1, routed)           0.573     0.831    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/sdi_q_i_3_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.124     0.955 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000     0.955    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/sdi_d
    SLICE_X7Y73          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/sdi_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.588    97.157    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/clk_out1
    SLICE_X7Y73          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.506    97.663    
                         clock uncertainty           -0.318    97.345    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)        0.034    97.379    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         97.379    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 96.424    

Slack (MET) :             97.056ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.620ns  (logic 0.943ns (35.998%)  route 1.677ns (64.002%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 197.159 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.315ns = ( 97.686 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233   101.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    94.163 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    95.882    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    95.978 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.707    97.686    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/clk_out1
    SLICE_X3Y73          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.459    98.145 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/ready_q_reg/Q
                         net (fo=4, routed)           1.032    99.176    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/ready_q
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.152    99.328 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state[0]_i_2/O
                         net (fo=1, routed)           0.645    99.973    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state[0]_i_2_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.332   100.305 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000   100.305    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/next_state__0[0]
    SLICE_X3Y76          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   201.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.590   197.159    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y76          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[0]/C
                         clock pessimism              0.489   197.647    
                         clock uncertainty           -0.318   197.330    
    SLICE_X3Y76          FDPE (Setup_fdpe_C_D)        0.031   197.361    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        197.361    
                         arrival time                        -100.305    
  -------------------------------------------------------------------
                         slack                                 97.056    

Slack (MET) :             97.060ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.608ns (25.805%)  route 1.748ns (74.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 97.157 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.706    -2.315    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X4Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    -1.859 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out_q_reg/Q
                         net (fo=11, routed)          1.176    -0.683    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/cs_out
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.152    -0.531 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q[3]_i_2/O
                         net (fo=1, routed)           0.572     0.041    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q[3]_i_2_n_0
    SLICE_X6Y73          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.588    97.157    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/clk_out1
    SLICE_X6Y73          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.489    97.646    
                         clock uncertainty           -0.318    97.328    
    SLICE_X6Y73          FDCE (Setup_fdce_C_D)       -0.227    97.101    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q_reg[3]
  -------------------------------------------------------------------
                         required time                         97.101    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                 97.060    

Slack (MET) :             97.150ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.704ns (27.870%)  route 1.822ns (72.130%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 97.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.706    -2.315    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X4Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    -1.859 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out_q_reg/Q
                         net (fo=11, routed)          1.389    -0.470    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.124    -0.346 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_sequential_curr_s[1]_i_3/O
                         net (fo=1, routed)           0.433     0.086    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[1]_1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.210    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s[1]_i_1_n_0
    SLICE_X5Y72          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.589    97.158    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/clk_out1
    SLICE_X5Y72          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.489    97.647    
                         clock uncertainty           -0.318    97.329    
    SLICE_X5Y72          FDCE (Setup_fdce_C_D)        0.032    97.361    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[1]
  -------------------------------------------------------------------
                         required time                         97.361    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                 97.150    

Slack (MET) :             97.520ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[28]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.277ns  (logic 0.484ns (37.895%)  route 0.793ns (62.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 197.123 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( 97.608 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233   101.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    94.163 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    95.882    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    95.978 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    97.608    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X8Y72          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.484    98.092 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[30]/Q
                         net (fo=1, routed)           0.793    98.885    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[30]
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   201.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.555   197.123    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.507   197.630    
                         clock uncertainty           -0.318   197.312    
    RAMB18_X0Y28         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[28])
                                                     -0.908   196.404    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                        196.404    
                         arrival time                         -98.885    
  -------------------------------------------------------------------
                         slack                                 97.520    

Slack (MET) :             97.528ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.580ns (26.974%)  route 1.570ns (73.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 97.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.706    -2.315    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X4Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    -1.859 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out_q_reg/Q
                         net (fo=11, routed)          1.570    -0.289    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/cs_out
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.124    -0.165 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_sequential_curr_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[2]_0
    SLICE_X4Y72          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.589    97.158    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/clk_out1
    SLICE_X4Y72          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.489    97.647    
                         clock uncertainty           -0.318    97.329    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)        0.034    97.363    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[2]
  -------------------------------------------------------------------
                         required time                         97.363    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                 97.528    

Slack (MET) :             97.594ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.199ns  (logic 0.422ns (35.206%)  route 0.777ns (64.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 197.123 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( 97.611 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233   101.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    94.163 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    95.882    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    95.978 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.632    97.611    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y71          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.422    98.033 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[5]/Q
                         net (fo=1, routed)           0.777    98.809    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[5]
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   201.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.555   197.123    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.507   197.630    
                         clock uncertainty           -0.318   197.312    
    RAMB18_X0Y28         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.909   196.403    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                        196.403    
                         arrival time                         -98.809    
  -------------------------------------------------------------------
                         slack                                 97.594    

Slack (MET) :             97.738ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.052ns  (logic 0.422ns (40.099%)  route 0.630ns (59.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 197.123 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns = ( 97.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233   101.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    94.163 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    95.882    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    95.978 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.633    97.612    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.422    98.034 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[2]/Q
                         net (fo=1, routed)           0.630    98.664    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[2]
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   201.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.555   197.123    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.507   197.630    
                         clock uncertainty           -0.318   197.312    
    RAMB18_X0Y28         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.910   196.402    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                        196.402    
                         arrival time                         -98.664    
  -------------------------------------------------------------------
                         slack                                 97.738    

Slack (MET) :             97.753ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[22]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.115ns  (logic 0.524ns (46.990%)  route 0.591ns (53.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 197.123 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.311ns = ( 97.689 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233   101.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    94.163 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    95.882    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    95.978 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.711    97.690    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X6Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.524    98.214 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[24]/Q
                         net (fo=1, routed)           0.591    98.805    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[24]
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   201.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.555   197.123    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.489   197.612    
                         clock uncertainty           -0.318   197.294    
    RAMB18_X0Y28         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[22])
                                                     -0.737   196.557    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                        196.557    
                         arrival time                         -98.805    
  -------------------------------------------------------------------
                         slack                                 97.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.257%)  route 0.198ns (54.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.563    -0.851    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/clk_out1
    SLICE_X10Y76         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.687 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.198    -0.489    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.876    -1.234    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.463    -0.771    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.588    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.257%)  route 0.198ns (54.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.563    -0.851    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/clk_out1
    SLICE_X10Y76         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.687 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.198    -0.489    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.873    -1.237    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.463    -0.774    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.591    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.211ns  (logic 0.146ns (69.126%)  route 0.065ns (30.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 98.722 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 99.151 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440   100.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.062 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.561    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.587 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.565    99.151    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y72          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.146    99.297 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[18]/Q
                         net (fo=2, routed)           0.065    99.362    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[18]
    SLICE_X8Y72          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480   100.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.317 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    97.861    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    97.890 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.833    98.722    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X8Y72          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.442    99.164    
    SLICE_X8Y72          FDCE (Hold_fdce_C_D)         0.080    99.244    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[18]
  -------------------------------------------------------------------
                         required time                        -99.244    
                         arrival time                          99.362    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.211ns  (logic 0.146ns (69.126%)  route 0.065ns (30.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 98.724 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440   100.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.062 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.561    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.587 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.566    99.152    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X11Y70         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.146    99.298 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[26]/Q
                         net (fo=2, routed)           0.065    99.363    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[26]
    SLICE_X10Y70         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480   100.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.317 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    97.861    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    97.890 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.835    98.724    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X10Y70         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.441    99.165    
    SLICE_X10Y70         FDCE (Hold_fdce_C_D)         0.080    99.245    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[26]
  -------------------------------------------------------------------
                         required time                        -99.245    
                         arrival time                          99.363    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.563    -0.851    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y73         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDPE (Prop_fdpe_C_Q)         0.141    -0.710 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.654    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X11Y73         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.831    -1.280    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y73         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism              0.429    -0.851    
    SLICE_X11Y73         FDPE (Hold_fdpe_C_D)         0.075    -0.776    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.823    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.682 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_q_reg[4]/Q
                         net (fo=1, routed)           0.091    -0.591    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_q_reg_n_0_[4]
    SLICE_X2Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.861    -1.250    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X2Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[4]/C
                         clock pessimism              0.440    -0.810    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.085    -0.725    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.560%)  route 0.221ns (57.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.565    -0.849    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/clk_out1
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.164    -0.685 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[6]/Q
                         net (fo=4, routed)           0.221    -0.464    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.876    -1.234    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.792    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.609    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.733%)  route 0.220ns (57.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.565    -0.849    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/clk_out1
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.164    -0.685 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[6]/Q
                         net (fo=4, routed)           0.220    -0.465    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.873    -1.237    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.795    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.612    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.590    -0.824    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X5Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_q_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.573    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_q_reg_n_0_[0]
    SLICE_X5Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -1.252    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X5Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[0]/C
                         clock pessimism              0.442    -0.810    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.070    -0.740    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/addr_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.846%)  route 0.248ns (60.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.565    -0.849    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/clk_out1
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.164    -0.685 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/pc_dut_0/addrout_q_reg[0]/Q
                         net (fo=9, routed)           0.248    -0.437    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.876    -1.234    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.792    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.609    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y30     design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y30     design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         200.000     197.424    RAMB18_X0Y28     design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y72      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y72      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X10Y72     design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X10Y72     design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y72      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y72      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X10Y72     design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X10Y72     design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y72      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y72      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/FSM_sequential_curr_s_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y73      design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_0/addr_index_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.122ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.788ns (69.385%)  route 0.789ns (30.615%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 14.189 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.436     4.918    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.456     5.374 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/Q
                         net (fo=1, routed)           0.789     6.163    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[0]
    SLICE_X9Y75          LUT1 (Prop_lut1_I0_O)        0.124     6.287 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.287    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.819 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.495 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.495    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_6
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.778    14.189    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                         clock pessimism              0.402    14.590    
                         clock uncertainty           -0.035    14.555    
    SLICE_X9Y79          FDCE (Setup_fdce_C_D)        0.062    14.617    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  7.122    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.767ns (69.133%)  route 0.789ns (30.867%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 14.189 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.436     4.918    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.456     5.374 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/Q
                         net (fo=1, routed)           0.789     6.163    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[0]
    SLICE_X9Y75          LUT1 (Prop_lut1_I0_O)        0.124     6.287 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.287    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.819 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.474 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.474    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_4
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.778    14.189    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                         clock pessimism              0.402    14.590    
                         clock uncertainty           -0.035    14.555    
    SLICE_X9Y79          FDCE (Setup_fdce_C_D)        0.062    14.617    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 1.693ns (68.213%)  route 0.789ns (31.787%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 14.189 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.436     4.918    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.456     5.374 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/Q
                         net (fo=1, routed)           0.789     6.163    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[0]
    SLICE_X9Y75          LUT1 (Prop_lut1_I0_O)        0.124     6.287 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.287    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.819 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.400 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.400    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_5
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.778    14.189    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                         clock pessimism              0.402    14.590    
                         clock uncertainty           -0.035    14.555    
    SLICE_X9Y79          FDCE (Setup_fdce_C_D)        0.062    14.617    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.677ns (68.007%)  route 0.789ns (31.993%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 14.189 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.436     4.918    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.456     5.374 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/Q
                         net (fo=1, routed)           0.789     6.163    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[0]
    SLICE_X9Y75          LUT1 (Prop_lut1_I0_O)        0.124     6.287 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.287    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.819 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.384 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.384    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_7
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.778    14.189    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C
                         clock pessimism              0.402    14.590    
                         clock uncertainty           -0.035    14.555    
    SLICE_X9Y79          FDCE (Setup_fdce_C_D)        0.062    14.617    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.674ns (67.968%)  route 0.789ns (32.032%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 14.193 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.436     4.918    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.456     5.374 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/Q
                         net (fo=1, routed)           0.789     6.163    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[0]
    SLICE_X9Y75          LUT1 (Prop_lut1_I0_O)        0.124     6.287 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.287    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.819 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.381 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.381    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_6
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.782    14.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/C
                         clock pessimism              0.402    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X9Y78          FDCE (Setup_fdce_C_D)        0.062    14.622    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  7.241    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.642ns (34.026%)  route 1.245ns (65.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 14.521 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.833     5.315    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X6Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.518     5.833 f  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/Q
                         net (fo=1, routed)           0.501     6.334    design_1_i/pkt_display_wrapper_0/inst/display/BTND_Q
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.458 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=1, routed)           0.743     7.202    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.110    14.521    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                         clock pessimism              0.402    14.923    
                         clock uncertainty           -0.035    14.887    
    RAMB18_X0Y28         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.427    14.460    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.653ns (67.692%)  route 0.789ns (32.308%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 14.193 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.436     4.918    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.456     5.374 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/Q
                         net (fo=1, routed)           0.789     6.163    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[0]
    SLICE_X9Y75          LUT1 (Prop_lut1_I0_O)        0.124     6.287 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.287    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.819 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.360 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.360    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_4
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.782    14.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/C
                         clock pessimism              0.402    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X9Y78          FDCE (Setup_fdce_C_D)        0.062    14.622    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 1.579ns (66.683%)  route 0.789ns (33.317%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 14.193 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.436     4.918    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.456     5.374 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/Q
                         net (fo=1, routed)           0.789     6.163    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[0]
    SLICE_X9Y75          LUT1 (Prop_lut1_I0_O)        0.124     6.287 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.287    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.819 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.286 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.286    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_5
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.782    14.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C
                         clock pessimism              0.402    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X9Y78          FDCE (Setup_fdce_C_D)        0.062    14.622    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.563ns (66.456%)  route 0.789ns (33.544%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 14.193 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.436     4.918    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.456     5.374 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/Q
                         net (fo=1, routed)           0.789     6.163    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[0]
    SLICE_X9Y75          LUT1 (Prop_lut1_I0_O)        0.124     6.287 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.287    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.819 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.270 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.270    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_7
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.782    14.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C
                         clock pessimism              0.402    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X9Y78          FDCE (Setup_fdce_C_D)        0.062    14.622    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.560ns (66.413%)  route 0.789ns (33.587%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.436     4.918    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.456     5.374 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/Q
                         net (fo=1, routed)           0.789     6.163    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[0]
    SLICE_X9Y75          LUT1 (Prop_lut1_I0_O)        0.124     6.287 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.287    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.819 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.267 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.267    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_6
    SLICE_X9Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.921    14.332    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/C
                         clock pessimism              0.402    14.733    
                         clock uncertainty           -0.035    14.698    
    SLICE_X9Y77          FDCE (Setup_fdce_C_D)        0.062    14.760    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  7.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.856    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[16]
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.971 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_7
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.589     2.026    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C
                         clock pessimism             -0.416     1.610    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.105     1.715    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.373     1.623    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     1.764 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/Q
                         net (fo=1, routed)           0.109     1.873    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[14]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.984 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_5
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.606     2.044    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C
                         clock pessimism             -0.421     1.623    
    SLICE_X9Y78          FDCE (Hold_fdce_C_D)         0.105     1.728    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.455     1.705    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.141     1.846 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.955    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[6]
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.066 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.066    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_5
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.698     2.136    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/C
                         clock pessimism             -0.431     1.705    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.105     1.810    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.107%)  route 0.135ns (34.893%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/Q
                         net (fo=17, routed)          0.135     1.886    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[1]
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.997 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.997    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_5
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.589     2.026    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                         clock pessimism             -0.416     1.610    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.105     1.715    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.285ns (72.265%)  route 0.109ns (27.735%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.373     1.623    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     1.764 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/Q
                         net (fo=1, routed)           0.109     1.873    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[14]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.017 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_4
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.606     2.044    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/C
                         clock pessimism             -0.421     1.623    
    SLICE_X9Y78          FDCE (Hold_fdce_C_D)         0.105     1.728    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.285ns (72.265%)  route 0.109ns (27.735%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.455     1.705    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.141     1.846 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.955    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[6]
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.099 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.099    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_4
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.698     2.136    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/C
                         clock pessimism             -0.431     1.705    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.105     1.810    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.856    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[16]
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.007 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.007    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_6
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.589     2.026    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                         clock pessimism             -0.416     1.610    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.105     1.715    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.373     1.623    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     1.764 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/Q
                         net (fo=1, routed)           0.164     1.928    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.038 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.038    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_6
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.606     2.044    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/C
                         clock pessimism             -0.421     1.623    
    SLICE_X9Y78          FDCE (Hold_fdce_C_D)         0.105     1.728    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.443     1.692    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.141     1.833 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/Q
                         net (fo=1, routed)           0.164     1.998    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[9]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.108 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.108    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_6
    SLICE_X9Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.681     2.118    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/C
                         clock pessimism             -0.426     1.692    
    SLICE_X9Y77          FDCE (Hold_fdce_C_D)         0.105     1.797    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.285ns (67.849%)  route 0.135ns (32.151%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/Q
                         net (fo=17, routed)          0.135     1.886    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[1]
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.030 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.030    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_4
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.589     2.026    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                         clock pessimism             -0.416     1.610    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.105     1.715    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X6Y75   design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X9Y75   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X9Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X9Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X9Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X9Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X9Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X9Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X9Y79   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X6Y75   design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X6Y75   design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y75   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y75   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X6Y75   design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X6Y75   design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y75   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y75   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X9Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      198.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.224ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 197.082 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -2.392    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y73         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDPE (Prop_fdpe_C_Q)         0.419    -1.973 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.484    -1.489    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X11Y72         FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   201.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513   197.082    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.505   197.586    
                         clock uncertainty           -0.318   197.269    
    SLICE_X11Y72         FDPE (Recov_fdpe_C_PRE)     -0.534   196.735    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                        196.735    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                198.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.563    -0.851    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y73         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.723 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.545    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X11Y72         FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.833    -1.278    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.442    -0.836    
    SLICE_X11Y72         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.985    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.985    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.440    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 1.477ns (30.096%)  route 3.430ns (69.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.430     4.906    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X11Y73         FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.512    -2.919    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y73         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 1.477ns (30.096%)  route 3.430ns (69.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.430     4.906    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X11Y73         FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.512    -2.919    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y73         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.868ns  (logic 0.244ns (13.086%)  route 1.624ns (86.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         1.624     1.868    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X11Y73         FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.831    -1.280    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y73         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.868ns  (logic 0.244ns (13.086%)  route 1.624ns (86.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         1.624     1.868    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X11Y73         FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.831    -1.280    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y73         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.260ns (37.658%)  route 0.430ns (62.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.831    -1.280    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.204    -1.076 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.877    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.056    -0.821 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.231    -0.589    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X0Y28         FIFO18E1                                     f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.607    -0.806    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.184ns (34.621%)  route 0.347ns (65.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.831    -1.280    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.184    -1.096 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.347    -0.748    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.563    -0.851    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.231ns (51.894%)  route 0.214ns (48.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -1.278ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.833    -1.278    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDPE (Prop_fdpe_C_Q)         0.175    -1.103 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.214    -0.889    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.056    -0.833 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.833    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1_n_0
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.565    -0.849    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.184ns (47.677%)  route 0.202ns (52.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.831    -1.280    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.184    -1.096 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.202    -0.894    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.563    -0.851    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.184ns (57.499%)  route 0.136ns (42.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.831    -1.280    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.184    -1.096 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.960    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.563    -0.851    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.204ns (75.584%)  route 0.066ns (24.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.831    -1.280    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.204    -1.076 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.066    -1.010    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.563    -0.851    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.204ns (75.584%)  route 0.066ns (24.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.831    -1.280    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.204    -1.076 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.066    -1.010    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.563    -0.851    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.175ns (66.254%)  route 0.089ns (33.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -1.278ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.833    -1.278    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDPE (Prop_fdpe_C_Q)         0.175    -1.103 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.089    -1.014    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X10Y72         SRL16E                                       r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.565    -0.849    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y72         SRL16E                                       r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.549ns  (logic 0.367ns (66.832%)  route 0.182ns (33.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.391ns
    Source Clock Delay      (SCD):    -2.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    -2.918    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDPE (Prop_fdpe_C_Q)         0.367    -2.551 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.182    -2.369    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X10Y72         SRL16E                                       r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.630    -2.391    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y72         SRL16E                                       r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.418ns (72.456%)  route 0.159ns (27.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.392ns
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.512    -2.919    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.418    -2.501 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.159    -2.343    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -2.392    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.418ns (72.456%)  route 0.159ns (27.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.392ns
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.512    -2.919    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.418    -2.501 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.159    -2.343    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -2.392    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.385ns (57.721%)  route 0.282ns (42.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.392ns
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.512    -2.919    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.385    -2.534 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.282    -2.252    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -2.392    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.385ns (48.069%)  route 0.416ns (51.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.392ns
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.512    -2.919    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.385    -2.534 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.416    -2.118    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -2.392    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.893ns  (logic 0.467ns (52.288%)  route 0.426ns (47.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.391ns
    Source Clock Delay      (SCD):    -2.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    -2.918    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDPE (Prop_fdpe_C_Q)         0.367    -2.551 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.426    -2.125    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.100    -2.025 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000    -2.025    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1_n_0
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.630    -2.391    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.084ns  (logic 0.385ns (35.501%)  route 0.699ns (64.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.392ns
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.512    -2.919    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.385    -2.534 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.699    -1.835    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -2.392    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.280ns  (logic 0.467ns (36.470%)  route 0.813ns (63.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.347ns
    Source Clock Delay      (SCD):    -2.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    -2.918    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDPE (Prop_fdpe_C_Q)         0.367    -2.551 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.368    -2.183    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X10Y73         LUT2 (Prop_lut2_I0_O)        0.100    -2.083 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.445    -1.638    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X0Y28         FIFO18E1                                     f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.675    -2.347    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.260ns (37.658%)  route 0.430ns (62.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.831    -1.280    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X10Y73         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.204    -1.076 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.877    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.056    -0.821 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.231    -0.589    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X0Y28         FIFO18E1                                     f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.541     1.791    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.280ns  (logic 0.467ns (36.470%)  route 0.813ns (63.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    -2.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    -2.918    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X11Y72         FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDPE (Prop_fdpe_C_Q)         0.367    -2.551 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.368    -2.183    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X10Y73         LUT2 (Prop_lut2_I0_O)        0.100    -2.083 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.445    -1.638    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X0Y28         FIFO18E1                                     f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.699     5.181    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480    25.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.317 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    22.861    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.890 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    23.713    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.518ns  (logic 5.030ns (43.673%)  route 6.488ns (56.327%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.699     5.181    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     6.063 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.471     7.534    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.658 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           1.178     8.836    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.146     8.982 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=7, routed)           0.908     9.889    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I4_O)        0.328    10.217 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cd_INST_0/O
                         net (fo=1, routed)           2.931    13.148    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.699 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    16.699    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.154ns  (logic 4.973ns (44.584%)  route 6.181ns (55.416%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.699     5.181    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     6.063 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.471     7.534    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.658 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           1.178     8.836    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.146     8.982 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=7, routed)           0.919     9.901    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I3_O)        0.328    10.229 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cc_INST_0/O
                         net (fo=1, routed)           2.613    12.842    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.335 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    16.335    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.871ns  (logic 5.017ns (46.154%)  route 5.854ns (53.846%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.699     5.181    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     6.063 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.471     7.534    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.658 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           1.178     8.836    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.146     8.982 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=7, routed)           0.912     9.894    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I4_O)        0.328    10.222 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cg_INST_0/O
                         net (fo=1, routed)           2.292    12.514    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.052 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    16.052    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.841ns  (logic 5.035ns (46.447%)  route 5.806ns (53.553%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.699     5.181    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     6.063 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.471     7.534    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.658 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           1.178     8.836    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.146     8.982 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=7, routed)           0.832     9.813    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.328    10.141 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cb_INST_0/O
                         net (fo=1, routed)           2.326    12.467    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.022 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    16.022    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.832ns  (logic 5.057ns (46.688%)  route 5.775ns (53.312%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.699     5.181    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     6.063 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.471     7.534    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.658 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           1.178     8.836    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.146     8.982 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=7, routed)           0.839     9.820    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.328    10.148 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0/O
                         net (fo=1, routed)           2.287    12.435    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.012 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    16.012    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.421ns  (logic 5.041ns (48.368%)  route 5.381ns (51.632%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.699     5.181    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     6.063 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.471     7.534    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.658 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           1.178     8.836    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.146     8.982 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=7, routed)           0.666     9.648    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.328     9.976 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cf_INST_0/O
                         net (fo=1, routed)           2.066    12.042    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.602 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    15.602    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.320ns  (logic 5.014ns (48.581%)  route 5.306ns (51.419%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.699     5.181    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     6.063 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.471     7.534    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.658 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10/O
                         net (fo=1, routed)           1.178     8.836    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_10_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.146     8.982 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=7, routed)           0.984     9.965    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.328    10.293 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ce_INST_0/O
                         net (fo=1, routed)           1.674    11.967    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.501 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.501    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.116ns  (logic 4.098ns (40.506%)  route 6.018ns (59.494%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.267     4.748    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     5.204 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=19, routed)          1.383     6.588    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X9Y80          LUT3 (Prop_lut3_I2_O)        0.124     6.712 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[6]_INST_0/O
                         net (fo=1, routed)           4.635    11.347    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.864 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.864    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 4.132ns (47.933%)  route 4.488ns (52.067%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.267     4.748    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     5.204 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=19, routed)          1.662     6.866    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.124     6.990 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[3]_INST_0/O
                         net (fo=1, routed)           2.826     9.817    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.369 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.369    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.385ns  (logic 4.312ns (51.419%)  route 4.074ns (48.581%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.267     4.748    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.456     5.204 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=19, routed)          1.365     6.569    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.118     6.687 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[0]_INST_0/O
                         net (fo=1, routed)           2.709     9.396    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.133 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.133    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.502ns (63.983%)  route 0.845ns (36.017%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=19, routed)          0.433     2.184    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.048     2.232 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[4]_INST_0/O
                         net (fo=1, routed)           0.413     2.644    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     3.957 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.957    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.501ns (63.489%)  route 0.863ns (36.511%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/Q
                         net (fo=17, routed)          0.392     2.143    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.046     2.189 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[5]_INST_0/O
                         net (fo=1, routed)           0.472     2.661    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.975 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.975    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.420ns (58.257%)  route 1.018ns (41.743%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=19, routed)          0.693     2.444    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I2_O)        0.045     2.489 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ce_INST_0/O
                         net (fo=1, routed)           0.325     2.814    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.048 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.048    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.422ns (57.533%)  route 1.050ns (42.467%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/Q
                         net (fo=17, routed)          0.392     2.143    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.045     2.188 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[1]_INST_0/O
                         net (fo=1, routed)           0.658     2.846    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.083 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.083    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.519ns (64.271%)  route 0.844ns (35.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.541     1.791    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.251     2.042 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/EMPTY
                         net (fo=1, routed)           0.844     2.886    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     4.154 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     4.154    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.440ns (55.242%)  route 1.167ns (44.758%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/Q
                         net (fo=17, routed)          0.535     2.287    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[1]
    SLICE_X0Y73          LUT3 (Prop_lut3_I0_O)        0.045     2.332 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[7]_INST_0/O
                         net (fo=1, routed)           0.631     2.963    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     4.217 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.217    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.461ns (55.812%)  route 1.157ns (44.188%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=19, routed)          0.433     2.184    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.045     2.229 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[2]_INST_0/O
                         net (fo=1, routed)           0.724     2.953    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.228 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.228    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.447ns (54.336%)  route 1.216ns (45.664%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=19, routed)          0.730     2.481    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.045     2.526 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cf_INST_0/O
                         net (fo=1, routed)           0.487     3.012    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.274 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     4.274    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.424ns (52.470%)  route 1.290ns (47.530%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=19, routed)          0.679     2.430    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.045     2.475 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cg_INST_0/O
                         net (fo=1, routed)           0.611     3.086    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.324 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     4.324    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.380ns (49.213%)  route 1.424ns (50.787%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.361     1.610    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.751 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=19, routed)          0.672     2.423    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.045     2.468 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cc_INST_0/O
                         net (fo=1, routed)           0.752     3.221    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.415 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     4.415    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           171 Endpoints
Min Delay           171 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.121ns  (logic 1.627ns (31.763%)  route 3.494ns (68.237%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.010     4.487    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.150     4.637 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.484     5.121    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.544    -2.888    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.477ns (28.874%)  route 3.637ns (71.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.637     5.114    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X8Y70          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    97.082    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X8Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.477ns (28.874%)  route 3.637ns (71.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.637     5.114    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X9Y70          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    97.082    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.477ns (28.874%)  route 3.637ns (71.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.637     5.114    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X8Y70          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    97.082    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X8Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.477ns (28.874%)  route 3.637ns (71.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.637     5.114    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X9Y70          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    97.082    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[21]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.477ns (28.874%)  route 3.637ns (71.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.637     5.114    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X9Y70          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    97.082    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.477ns (28.874%)  route 3.637ns (71.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.637     5.114    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X9Y70          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    97.082    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[27]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.477ns (28.874%)  route 3.637ns (71.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.637     5.114    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X9Y70          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    97.082    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[28]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.477ns (28.874%)  route 3.637ns (71.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.637     5.114    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X9Y70          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    97.082    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[29]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.477ns (28.874%)  route 3.637ns (71.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 97.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         3.637     5.114    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X9Y70          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.162   101.162    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    93.838 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    95.477    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.568 f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         1.513    97.082    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y70          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.244ns (35.529%)  route 0.444ns (64.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.444     0.688    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/BTNC
    SLICE_X3Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.865    -1.246    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[10]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.244ns (35.529%)  route 0.444ns (64.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.444     0.688    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/BTNC
    SLICE_X3Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.865    -1.246    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[13]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.244ns (35.529%)  route 0.444ns (64.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.444     0.688    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/BTNC
    SLICE_X3Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.865    -1.246    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[14]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.244ns (35.529%)  route 0.444ns (64.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.444     0.688    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/BTNC
    SLICE_X3Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.865    -1.246    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[15]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.244ns (35.529%)  route 0.444ns (64.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.444     0.688    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/BTNC
    SLICE_X3Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.865    -1.246    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[9]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.244ns (29.825%)  route 0.575ns (70.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.575     0.820    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/BTNC
    SLICE_X3Y77          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.864    -1.247    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.244ns (29.825%)  route 0.575ns (70.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.575     0.820    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/BTNC
    SLICE_X3Y77          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.864    -1.247    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/counter_q_reg[6]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.244ns (29.644%)  route 0.580ns (70.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.580     0.825    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/BTNC
    SLICE_X3Y76          FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -1.249    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y76          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.244ns (29.644%)  route 0.580ns (70.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.580     0.825    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/BTNC
    SLICE_X3Y76          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -1.249    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.244ns (29.644%)  route 0.580ns (70.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.580     0.825    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/BTNC
    SLICE_X3Y76          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -1.249    design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/clk_out1
    SLICE_X3Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/RF_top_0/RF_state/FSM_onehot_curr_state_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.477ns (33.739%)  route 2.900ns (66.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         2.900     4.377    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y79          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.778     4.189    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.477ns (33.739%)  route 2.900ns (66.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         2.900     4.377    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y79          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.778     4.189    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.477ns (33.739%)  route 2.900ns (66.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         2.900     4.377    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y79          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.778     4.189    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.477ns (33.739%)  route 2.900ns (66.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         2.900     4.377    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y79          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.778     4.189    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.360ns  (logic 1.604ns (36.789%)  route 2.756ns (63.211%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           2.013     3.493    design_1_i/pkt_display_wrapper_0/inst/display/BTND
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.124     3.617 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=1, routed)           0.743     4.360    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          3.110     4.521    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y28         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 1.477ns (34.841%)  route 2.762ns (65.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         2.762     4.238    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.782     4.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 1.477ns (34.841%)  route 2.762ns (65.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         2.762     4.238    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.782     4.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 1.477ns (34.841%)  route 2.762ns (65.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         2.762     4.238    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.782     4.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 1.477ns (34.841%)  route 2.762ns (65.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         2.762     4.238    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.782     4.193    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.477ns (36.104%)  route 2.613ns (63.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         2.613     4.090    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y77          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          2.921     4.332    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.248ns (31.896%)  route 0.529ns (68.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.529     0.777    design_1_i/pkt_display_wrapper_0/inst/BTND
    SLICE_X6Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.874     2.312    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X6Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.244ns (23.484%)  route 0.796ns (76.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         0.796     1.041    design_1_i/pkt_display_wrapper_0/inst/BTNC
    SLICE_X6Y75          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.874     2.312    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X6Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.244ns (18.323%)  route 1.090ns (81.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         1.090     1.334    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y76          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.698     2.136    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.244ns (18.323%)  route 1.090ns (81.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         1.090     1.334    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y76          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.698     2.136    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.244ns (18.323%)  route 1.090ns (81.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         1.090     1.334    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y76          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.698     2.136    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.244ns (18.323%)  route 1.090ns (81.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         1.090     1.334    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y76          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.698     2.136    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.244ns (17.738%)  route 1.134ns (82.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         1.134     1.378    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y75          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.669     2.107    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.244ns (17.738%)  route 1.134ns (82.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         1.134     1.378    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y75          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.669     2.107    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.244ns (17.738%)  route 1.134ns (82.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         1.134     1.378    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y75          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.669     2.107    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.244ns (17.738%)  route 1.134ns (82.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=194, routed)         1.134     1.378    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X9Y75          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=23, routed)          1.669     2.107    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/C





