// Seed: 2480982099
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output id_15;
  input id_14;
  inout id_13;
  output id_12;
  input id_11;
  output id_10;
  input id_9;
  inout id_8;
  inout id_7;
  output id_6;
  output id_5;
  input id_4;
  output id_3;
  input id_2;
  output id_1;
  logic id_15;
  always @(posedge id_2 or posedge 1) begin
    id_6[1] = id_9;
  end
  supply0  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
  assign id_27[""] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout id_9;
  input id_8;
  input id_7;
  output id_6;
  input id_5;
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  type_17(
      id_11 | id_3, id_15, 1 ^ id_2
  );
  logic id_15 = 1;
  assign id_12 = 1;
  logic id_16;
endmodule
