--------------------------------------------------------------------------------
Release 9.1i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise
D:/Desings/DCSE/Pruebas/Prueb2LCD/Prueb2LCD.ise -intstyle ise -e 3 -s 4 -xml
ModuloLCD ModuloLCD.ncd -o ModuloLCD.twr ModuloLCD.pcf -ucf ModuloLCD.ucf

Design file:              modulolcd.ncd
Physical constraint file: modulolcd.pcf
Device,package,speed:     xc3s700a,fg484,-4 (ADVANCED 1.31 2006-11-06)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: COMP "LCD_E" OFFSET = OUT 40 ns AFTER COMP "clk50" HIGH;

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   9.673ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCD_E       |    9.673(R)|clkdv             |   0.000|
------------+------------+------------------+--------+

COMP "LCD_E" OFFSET = OUT 40 ns AFTER COMP "clk50" HIGH;
Largest slack: 30.327 ns; Smallest slack: 30.327 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
LCD_E                                          |       30.327|        0.000|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1 paths, 0 nets, and 5 connections

Design statistics:
   Minimum output required time after clock:   9.673ns


Analysis completed Fri Feb 06 17:24:12 2009
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



