==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'global_memory.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 351.055 ; gain = 12.586 ; free physical = 4268 ; free virtual = 6168
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 351.055 ; gain = 12.586 ; free physical = 4261 ; free virtual = 6166
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 351.254 ; gain = 12.785 ; free physical = 4251 ; free virtual = 6161
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 351.254 ; gain = 12.785 ; free physical = 4248 ; free virtual = 6160
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (global_memory.cpp:16:52) to (global_memory.cpp:56:4) in function 'global_memory'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (global_memory.cpp:61:16) to (global_memory.cpp:64:1) in function 'global_memory'... converting 2 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 479.051 ; gain = 140.582 ; free physical = 4223 ; free virtual = 6136
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 479.051 ; gain = 140.582 ; free physical = 4221 ; free virtual = 6135
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'global_memory' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'global_memory' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-36] Invalid protocol 'hls_label_1': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('result', global_memory.cpp:30) on array 'global_memory', global_memory.cpp:5.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'hls_label_1'.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.12 seconds; current allocated memory: 71.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 71.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_memory' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'global_memory/mem_interfaces_request_address' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'global_memory/mem_interfaces_request_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'global_memory/mem_interfaces_request_op_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'global_memory/mem_interfaces_result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'global_memory/mem_interfaces_ack_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'global_memory/mem_interfaces_req_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'global_memory' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'global_memory_global_memory_1' to 'global_memory_globkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_memory'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 71.667 MB.
INFO: [RTMG 210-278] Implementing memory 'global_memory_globkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 479.051 ; gain = 140.582 ; free physical = 4216 ; free virtual = 6136
INFO: [SYSC 207-301] Generating SystemC RTL for global_memory.
INFO: [VHDL 208-304] Generating VHDL RTL for global_memory.
INFO: [VLOG 209-307] Generating Verilog RTL for global_memory.
INFO: [HLS 200-112] Total elapsed time: 9.43 seconds; peak allocated memory: 71.667 MB.
