Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    PAPRATT
Date:        Fri Nov 10 15:12:06 2023
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch xyz_impl1_synplify.tcl
ProductType: synplify_pro




Copied C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srr to C:\DL-labosi\lab2\asdfgh\impl1\backup\xyz_impl1.srr
log file: "C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srr to C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srf

hdl_info_gen completed
# Fri Nov 10 15:12:07 2023

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Fri Nov 10 15:12:07 2023

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Fri Nov 10 15:12:07 2023

Running: compiler (Compile Input) on proj_1|impl1
# Fri Nov 10 15:12:07 2023
Copied C:\DL-labosi\lab2\asdfgh\impl1\synwork\xyz_impl1_comp.srs to C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srs

compiler completed
# Fri Nov 10 15:12:09 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Fri Nov 10 15:12:09 2023

multi_srs_gen completed
# Fri Nov 10 15:12:10 2023

Return Code: 0
Run Time:00h:00m:01s
Copied C:\DL-labosi\lab2\asdfgh\impl1\synwork\xyz_impl1_mult.srs to C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srs
Copied C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srr to C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Fri Nov 10 15:12:10 2023

premap completed with warnings
# Fri Nov 10 15:12:11 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Fri Nov 10 15:12:11 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Fri Nov 10 15:12:11 2023
Copied C:\DL-labosi\lab2\asdfgh\impl1\synwork\xyz_impl1_m.srm to C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srm

fpga_mapper completed with warnings
# Fri Nov 10 15:12:13 2023

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|impl1
Copied C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srr to C:\DL-labosi\lab2\asdfgh\impl1\xyz_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "xyz_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\DL-labosi\lab2\asdfgh\impl1\proj_1.prj
batch mode default:no
