ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM4_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM4_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM4_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM4 init function */
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 2


  33:Core/Src/tim.c **** void MX_TIM4_Init(void)
  34:Core/Src/tim.c **** {
  27              		.loc 1 34 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 41 3 is_stmt 1 view .LVU3
  46              		.loc 1 41 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  46:Core/Src/tim.c ****   htim4.Instance = TIM4;
  49              		.loc 1 46 3 is_stmt 1 view .LVU5
  50              		.loc 1 46 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 154A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim4.Init.Prescaler = 7199;
  54              		.loc 1 47 3 is_stmt 1 view .LVU7
  55              		.loc 1 47 24 is_stmt 0 view .LVU8
  56 0018 41F61F42 		movw	r2, #7199
  57 001c 4260     		str	r2, [r0, #4]
  48:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 48 3 is_stmt 1 view .LVU9
  59              		.loc 1 48 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim4.Init.Period = 49999;
  61              		.loc 1 49 3 is_stmt 1 view .LVU11
  62              		.loc 1 49 21 is_stmt 0 view .LVU12
  63 0020 4CF24F32 		movw	r2, #49999
  64 0024 C260     		str	r2, [r0, #12]
  50:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 50 3 is_stmt 1 view .LVU13
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 3


  66              		.loc 1 50 28 is_stmt 0 view .LVU14
  67 0026 0361     		str	r3, [r0, #16]
  51:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 51 3 is_stmt 1 view .LVU15
  69              		.loc 1 51 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
  71              		.loc 1 52 3 is_stmt 1 view .LVU17
  72              		.loc 1 52 7 is_stmt 0 view .LVU18
  73 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 52 6 view .LVU19
  76 002e 90B9     		cbnz	r0, .L6
  77              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 56 3 is_stmt 1 view .LVU20
  79              		.loc 1 56 34 is_stmt 0 view .LVU21
  80 0030 4FF48053 		mov	r3, #4096
  81 0034 0293     		str	r3, [sp, #8]
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 57 3 is_stmt 1 view .LVU22
  83              		.loc 1 57 7 is_stmt 0 view .LVU23
  84 0036 02A9     		add	r1, sp, #8
  85 0038 0B48     		ldr	r0, .L9
  86 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 57 6 view .LVU24
  89 003e 68B9     		cbnz	r0, .L7
  90              	.L3:
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 61 3 is_stmt 1 view .LVU25
  92              		.loc 1 61 37 is_stmt 0 view .LVU26
  93 0040 0023     		movs	r3, #0
  94 0042 0093     		str	r3, [sp]
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 62 3 is_stmt 1 view .LVU27
  96              		.loc 1 62 33 is_stmt 0 view .LVU28
  97 0044 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
  98              		.loc 1 63 3 is_stmt 1 view .LVU29
  99              		.loc 1 63 7 is_stmt 0 view .LVU30
 100 0046 6946     		mov	r1, sp
 101 0048 0748     		ldr	r0, .L9
 102 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 63 6 view .LVU31
 105 004e 40B9     		cbnz	r0, .L8
 106              	.L1:
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 4


  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** }
 107              		.loc 1 71 1 view .LVU32
 108 0050 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0052 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 117              		.loc 1 54 5 is_stmt 1 view .LVU33
 118 0056 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 005a E9E7     		b	.L2
 121              	.L7:
  59:Core/Src/tim.c ****   }
 122              		.loc 1 59 5 view .LVU34
 123 005c FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 0060 EEE7     		b	.L3
 126              	.L8:
  65:Core/Src/tim.c ****   }
 127              		.loc 1 65 5 view .LVU35
 128 0062 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130              		.loc 1 71 1 is_stmt 0 view .LVU36
 131 0066 F3E7     		b	.L1
 132              	.L10:
 133              		.align	2
 134              	.L9:
 135 0068 00000000 		.word	.LANCHOR0
 136 006c 00080040 		.word	1073743872
 137              		.cfi_endproc
 138              	.LFE65:
 140              		.section	.text.MX_TIM5_Init,"ax",%progbits
 141              		.align	1
 142              		.global	MX_TIM5_Init
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu softvfp
 148              	MX_TIM5_Init:
 149              	.LFB66:
  72:Core/Src/tim.c **** /* TIM5 init function */
  73:Core/Src/tim.c **** void MX_TIM5_Init(void)
  74:Core/Src/tim.c **** {
 150              		.loc 1 74 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 24
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 00B5     		push	{lr}
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 5


 155              	.LCFI4:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 14, -4
 158 0002 87B0     		sub	sp, sp, #28
 159              	.LCFI5:
 160              		.cfi_def_cfa_offset 32
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 161              		.loc 1 80 3 view .LVU38
 162              		.loc 1 80 26 is_stmt 0 view .LVU39
 163 0004 0023     		movs	r3, #0
 164 0006 0293     		str	r3, [sp, #8]
 165 0008 0393     		str	r3, [sp, #12]
 166 000a 0493     		str	r3, [sp, #16]
 167 000c 0593     		str	r3, [sp, #20]
  81:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 168              		.loc 1 81 3 is_stmt 1 view .LVU40
 169              		.loc 1 81 27 is_stmt 0 view .LVU41
 170 000e 0093     		str	r3, [sp]
 171 0010 0193     		str	r3, [sp, #4]
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
  86:Core/Src/tim.c ****   htim5.Instance = TIM5;
 172              		.loc 1 86 3 is_stmt 1 view .LVU42
 173              		.loc 1 86 18 is_stmt 0 view .LVU43
 174 0012 1448     		ldr	r0, .L19
 175 0014 144A     		ldr	r2, .L19+4
 176 0016 0260     		str	r2, [r0]
  87:Core/Src/tim.c ****   htim5.Init.Prescaler = 71;
 177              		.loc 1 87 3 is_stmt 1 view .LVU44
 178              		.loc 1 87 24 is_stmt 0 view .LVU45
 179 0018 4722     		movs	r2, #71
 180 001a 4260     		str	r2, [r0, #4]
  88:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 181              		.loc 1 88 3 is_stmt 1 view .LVU46
 182              		.loc 1 88 26 is_stmt 0 view .LVU47
 183 001c 8360     		str	r3, [r0, #8]
  89:Core/Src/tim.c ****   htim5.Init.Period = 99;
 184              		.loc 1 89 3 is_stmt 1 view .LVU48
 185              		.loc 1 89 21 is_stmt 0 view .LVU49
 186 001e 6322     		movs	r2, #99
 187 0020 C260     		str	r2, [r0, #12]
  90:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 188              		.loc 1 90 3 is_stmt 1 view .LVU50
 189              		.loc 1 90 28 is_stmt 0 view .LVU51
 190 0022 0361     		str	r3, [r0, #16]
  91:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 191              		.loc 1 91 3 is_stmt 1 view .LVU52
 192              		.loc 1 91 32 is_stmt 0 view .LVU53
 193 0024 8361     		str	r3, [r0, #24]
  92:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 6


 194              		.loc 1 92 3 is_stmt 1 view .LVU54
 195              		.loc 1 92 7 is_stmt 0 view .LVU55
 196 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 197              	.LVL6:
 198              		.loc 1 92 6 view .LVU56
 199 002a 90B9     		cbnz	r0, .L16
 200              	.L12:
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 201              		.loc 1 96 3 is_stmt 1 view .LVU57
 202              		.loc 1 96 34 is_stmt 0 view .LVU58
 203 002c 4FF48053 		mov	r3, #4096
 204 0030 0293     		str	r3, [sp, #8]
  97:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 205              		.loc 1 97 3 is_stmt 1 view .LVU59
 206              		.loc 1 97 7 is_stmt 0 view .LVU60
 207 0032 02A9     		add	r1, sp, #8
 208 0034 0B48     		ldr	r0, .L19
 209 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 210              	.LVL7:
 211              		.loc 1 97 6 view .LVU61
 212 003a 68B9     		cbnz	r0, .L17
 213              	.L13:
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 214              		.loc 1 101 3 is_stmt 1 view .LVU62
 215              		.loc 1 101 37 is_stmt 0 view .LVU63
 216 003c 0023     		movs	r3, #0
 217 003e 0093     		str	r3, [sp]
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 218              		.loc 1 102 3 is_stmt 1 view .LVU64
 219              		.loc 1 102 33 is_stmt 0 view .LVU65
 220 0040 0193     		str	r3, [sp, #4]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 221              		.loc 1 103 3 is_stmt 1 view .LVU66
 222              		.loc 1 103 7 is_stmt 0 view .LVU67
 223 0042 6946     		mov	r1, sp
 224 0044 0748     		ldr	r0, .L19
 225 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 226              	.LVL8:
 227              		.loc 1 103 6 view .LVU68
 228 004a 40B9     		cbnz	r0, .L18
 229              	.L11:
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** }
 230              		.loc 1 111 1 view .LVU69
 231 004c 07B0     		add	sp, sp, #28
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 7


 232              	.LCFI6:
 233              		.cfi_remember_state
 234              		.cfi_def_cfa_offset 4
 235              		@ sp needed
 236 004e 5DF804FB 		ldr	pc, [sp], #4
 237              	.L16:
 238              	.LCFI7:
 239              		.cfi_restore_state
  94:Core/Src/tim.c ****   }
 240              		.loc 1 94 5 is_stmt 1 view .LVU70
 241 0052 FFF7FEFF 		bl	Error_Handler
 242              	.LVL9:
 243 0056 E9E7     		b	.L12
 244              	.L17:
  99:Core/Src/tim.c ****   }
 245              		.loc 1 99 5 view .LVU71
 246 0058 FFF7FEFF 		bl	Error_Handler
 247              	.LVL10:
 248 005c EEE7     		b	.L13
 249              	.L18:
 105:Core/Src/tim.c ****   }
 250              		.loc 1 105 5 view .LVU72
 251 005e FFF7FEFF 		bl	Error_Handler
 252              	.LVL11:
 253              		.loc 1 111 1 is_stmt 0 view .LVU73
 254 0062 F3E7     		b	.L11
 255              	.L20:
 256              		.align	2
 257              	.L19:
 258 0064 00000000 		.word	.LANCHOR1
 259 0068 000C0040 		.word	1073744896
 260              		.cfi_endproc
 261              	.LFE66:
 263              		.section	.text.MX_TIM6_Init,"ax",%progbits
 264              		.align	1
 265              		.global	MX_TIM6_Init
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu softvfp
 271              	MX_TIM6_Init:
 272              	.LFB67:
 112:Core/Src/tim.c **** /* TIM6 init function */
 113:Core/Src/tim.c **** void MX_TIM6_Init(void)
 114:Core/Src/tim.c **** {
 273              		.loc 1 114 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 8
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277 0000 00B5     		push	{lr}
 278              	.LCFI8:
 279              		.cfi_def_cfa_offset 4
 280              		.cfi_offset 14, -4
 281 0002 83B0     		sub	sp, sp, #12
 282              	.LCFI9:
 283              		.cfi_def_cfa_offset 16
 115:Core/Src/tim.c **** 
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 8


 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 284              		.loc 1 120 3 view .LVU75
 285              		.loc 1 120 27 is_stmt 0 view .LVU76
 286 0004 0023     		movs	r3, #0
 287 0006 0093     		str	r3, [sp]
 288 0008 0193     		str	r3, [sp, #4]
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 125:Core/Src/tim.c ****   htim6.Instance = TIM6;
 289              		.loc 1 125 3 is_stmt 1 view .LVU77
 290              		.loc 1 125 18 is_stmt 0 view .LVU78
 291 000a 0F48     		ldr	r0, .L27
 292 000c 0F4A     		ldr	r2, .L27+4
 293 000e 0260     		str	r2, [r0]
 126:Core/Src/tim.c ****   htim6.Init.Prescaler = 719;
 294              		.loc 1 126 3 is_stmt 1 view .LVU79
 295              		.loc 1 126 24 is_stmt 0 view .LVU80
 296 0010 40F2CF22 		movw	r2, #719
 297 0014 4260     		str	r2, [r0, #4]
 127:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 298              		.loc 1 127 3 is_stmt 1 view .LVU81
 299              		.loc 1 127 26 is_stmt 0 view .LVU82
 300 0016 8360     		str	r3, [r0, #8]
 128:Core/Src/tim.c ****   htim6.Init.Period = 19999;
 301              		.loc 1 128 3 is_stmt 1 view .LVU83
 302              		.loc 1 128 21 is_stmt 0 view .LVU84
 303 0018 44F61F62 		movw	r2, #19999
 304 001c C260     		str	r2, [r0, #12]
 129:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 305              		.loc 1 129 3 is_stmt 1 view .LVU85
 306              		.loc 1 129 32 is_stmt 0 view .LVU86
 307 001e 8361     		str	r3, [r0, #24]
 130:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 308              		.loc 1 130 3 is_stmt 1 view .LVU87
 309              		.loc 1 130 7 is_stmt 0 view .LVU88
 310 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
 311              	.LVL12:
 312              		.loc 1 130 6 view .LVU89
 313 0024 50B9     		cbnz	r0, .L25
 314              	.L22:
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****     Error_Handler();
 133:Core/Src/tim.c ****   }
 134:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 315              		.loc 1 134 3 is_stmt 1 view .LVU90
 316              		.loc 1 134 37 is_stmt 0 view .LVU91
 317 0026 0023     		movs	r3, #0
 318 0028 0093     		str	r3, [sp]
 135:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 319              		.loc 1 135 3 is_stmt 1 view .LVU92
 320              		.loc 1 135 33 is_stmt 0 view .LVU93
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 9


 321 002a 0193     		str	r3, [sp, #4]
 136:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 322              		.loc 1 136 3 is_stmt 1 view .LVU94
 323              		.loc 1 136 7 is_stmt 0 view .LVU95
 324 002c 6946     		mov	r1, sp
 325 002e 0648     		ldr	r0, .L27
 326 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 327              	.LVL13:
 328              		.loc 1 136 6 view .LVU96
 329 0034 28B9     		cbnz	r0, .L26
 330              	.L21:
 137:Core/Src/tim.c ****   {
 138:Core/Src/tim.c ****     Error_Handler();
 139:Core/Src/tim.c ****   }
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c **** }
 331              		.loc 1 144 1 view .LVU97
 332 0036 03B0     		add	sp, sp, #12
 333              	.LCFI10:
 334              		.cfi_remember_state
 335              		.cfi_def_cfa_offset 4
 336              		@ sp needed
 337 0038 5DF804FB 		ldr	pc, [sp], #4
 338              	.L25:
 339              	.LCFI11:
 340              		.cfi_restore_state
 132:Core/Src/tim.c ****   }
 341              		.loc 1 132 5 is_stmt 1 view .LVU98
 342 003c FFF7FEFF 		bl	Error_Handler
 343              	.LVL14:
 344 0040 F1E7     		b	.L22
 345              	.L26:
 138:Core/Src/tim.c ****   }
 346              		.loc 1 138 5 view .LVU99
 347 0042 FFF7FEFF 		bl	Error_Handler
 348              	.LVL15:
 349              		.loc 1 144 1 is_stmt 0 view .LVU100
 350 0046 F6E7     		b	.L21
 351              	.L28:
 352              		.align	2
 353              	.L27:
 354 0048 00000000 		.word	.LANCHOR2
 355 004c 00100040 		.word	1073745920
 356              		.cfi_endproc
 357              	.LFE67:
 359              		.section	.text.MX_TIM7_Init,"ax",%progbits
 360              		.align	1
 361              		.global	MX_TIM7_Init
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 365              		.fpu softvfp
 367              	MX_TIM7_Init:
 368              	.LFB68:
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 10


 145:Core/Src/tim.c **** /* TIM7 init function */
 146:Core/Src/tim.c **** void MX_TIM7_Init(void)
 147:Core/Src/tim.c **** {
 369              		.loc 1 147 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 8
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373 0000 00B5     		push	{lr}
 374              	.LCFI12:
 375              		.cfi_def_cfa_offset 4
 376              		.cfi_offset 14, -4
 377 0002 83B0     		sub	sp, sp, #12
 378              	.LCFI13:
 379              		.cfi_def_cfa_offset 16
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 380              		.loc 1 153 3 view .LVU102
 381              		.loc 1 153 27 is_stmt 0 view .LVU103
 382 0004 0023     		movs	r3, #0
 383 0006 0093     		str	r3, [sp]
 384 0008 0193     		str	r3, [sp, #4]
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
 158:Core/Src/tim.c ****   htim7.Instance = TIM7;
 385              		.loc 1 158 3 is_stmt 1 view .LVU104
 386              		.loc 1 158 18 is_stmt 0 view .LVU105
 387 000a 0F48     		ldr	r0, .L35
 388 000c 0F4A     		ldr	r2, .L35+4
 389 000e 0260     		str	r2, [r0]
 159:Core/Src/tim.c ****   htim7.Init.Prescaler = 719;
 390              		.loc 1 159 3 is_stmt 1 view .LVU106
 391              		.loc 1 159 24 is_stmt 0 view .LVU107
 392 0010 40F2CF22 		movw	r2, #719
 393 0014 4260     		str	r2, [r0, #4]
 160:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 394              		.loc 1 160 3 is_stmt 1 view .LVU108
 395              		.loc 1 160 26 is_stmt 0 view .LVU109
 396 0016 8360     		str	r3, [r0, #8]
 161:Core/Src/tim.c ****   htim7.Init.Period = 19999;
 397              		.loc 1 161 3 is_stmt 1 view .LVU110
 398              		.loc 1 161 21 is_stmt 0 view .LVU111
 399 0018 44F61F62 		movw	r2, #19999
 400 001c C260     		str	r2, [r0, #12]
 162:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 401              		.loc 1 162 3 is_stmt 1 view .LVU112
 402              		.loc 1 162 32 is_stmt 0 view .LVU113
 403 001e 8361     		str	r3, [r0, #24]
 163:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 404              		.loc 1 163 3 is_stmt 1 view .LVU114
 405              		.loc 1 163 7 is_stmt 0 view .LVU115
 406 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 11


 407              	.LVL16:
 408              		.loc 1 163 6 view .LVU116
 409 0024 50B9     		cbnz	r0, .L33
 410              	.L30:
 164:Core/Src/tim.c ****   {
 165:Core/Src/tim.c ****     Error_Handler();
 166:Core/Src/tim.c ****   }
 167:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 411              		.loc 1 167 3 is_stmt 1 view .LVU117
 412              		.loc 1 167 37 is_stmt 0 view .LVU118
 413 0026 0023     		movs	r3, #0
 414 0028 0093     		str	r3, [sp]
 168:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 415              		.loc 1 168 3 is_stmt 1 view .LVU119
 416              		.loc 1 168 33 is_stmt 0 view .LVU120
 417 002a 0193     		str	r3, [sp, #4]
 169:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 418              		.loc 1 169 3 is_stmt 1 view .LVU121
 419              		.loc 1 169 7 is_stmt 0 view .LVU122
 420 002c 6946     		mov	r1, sp
 421 002e 0648     		ldr	r0, .L35
 422 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 423              	.LVL17:
 424              		.loc 1 169 6 view .LVU123
 425 0034 28B9     		cbnz	r0, .L34
 426              	.L29:
 170:Core/Src/tim.c ****   {
 171:Core/Src/tim.c ****     Error_Handler();
 172:Core/Src/tim.c ****   }
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c **** }
 427              		.loc 1 177 1 view .LVU124
 428 0036 03B0     		add	sp, sp, #12
 429              	.LCFI14:
 430              		.cfi_remember_state
 431              		.cfi_def_cfa_offset 4
 432              		@ sp needed
 433 0038 5DF804FB 		ldr	pc, [sp], #4
 434              	.L33:
 435              	.LCFI15:
 436              		.cfi_restore_state
 165:Core/Src/tim.c ****   }
 437              		.loc 1 165 5 is_stmt 1 view .LVU125
 438 003c FFF7FEFF 		bl	Error_Handler
 439              	.LVL18:
 440 0040 F1E7     		b	.L30
 441              	.L34:
 171:Core/Src/tim.c ****   }
 442              		.loc 1 171 5 view .LVU126
 443 0042 FFF7FEFF 		bl	Error_Handler
 444              	.LVL19:
 445              		.loc 1 177 1 is_stmt 0 view .LVU127
 446 0046 F6E7     		b	.L29
 447              	.L36:
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 12


 448              		.align	2
 449              	.L35:
 450 0048 00000000 		.word	.LANCHOR3
 451 004c 00140040 		.word	1073746944
 452              		.cfi_endproc
 453              	.LFE68:
 455              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 456              		.align	1
 457              		.global	HAL_TIM_Base_MspInit
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 461              		.fpu softvfp
 463              	HAL_TIM_Base_MspInit:
 464              	.LVL20:
 465              	.LFB69:
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 180:Core/Src/tim.c **** {
 466              		.loc 1 180 1 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 16
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470              		.loc 1 180 1 is_stmt 0 view .LVU129
 471 0000 00B5     		push	{lr}
 472              	.LCFI16:
 473              		.cfi_def_cfa_offset 4
 474              		.cfi_offset 14, -4
 475 0002 85B0     		sub	sp, sp, #20
 476              	.LCFI17:
 477              		.cfi_def_cfa_offset 24
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 478              		.loc 1 182 3 is_stmt 1 view .LVU130
 479              		.loc 1 182 20 is_stmt 0 view .LVU131
 480 0004 0368     		ldr	r3, [r0]
 481              		.loc 1 182 5 view .LVU132
 482 0006 2D4A     		ldr	r2, .L47
 483 0008 9342     		cmp	r3, r2
 484 000a 0BD0     		beq	.L43
 183:Core/Src/tim.c ****   {
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 187:Core/Src/tim.c ****     /* TIM4 clock enable */
 188:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 191:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 192:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 485              		.loc 1 197 8 is_stmt 1 view .LVU133
 486              		.loc 1 197 10 is_stmt 0 view .LVU134
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 13


 487 000c 2C4A     		ldr	r2, .L47+4
 488 000e 9342     		cmp	r3, r2
 489 0010 1BD0     		beq	.L44
 198:Core/Src/tim.c ****   {
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 202:Core/Src/tim.c ****     /* TIM5 clock enable */
 203:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****     /* TIM5 interrupt Init */
 206:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 207:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 211:Core/Src/tim.c ****   }
 212:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 490              		.loc 1 212 8 is_stmt 1 view .LVU135
 491              		.loc 1 212 10 is_stmt 0 view .LVU136
 492 0012 2C4A     		ldr	r2, .L47+8
 493 0014 9342     		cmp	r3, r2
 494 0016 2BD0     		beq	.L45
 213:Core/Src/tim.c ****   {
 214:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 217:Core/Src/tim.c ****     /* TIM6 clock enable */
 218:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 221:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_IRQn, 5, 0);
 222:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 495              		.loc 1 227 8 is_stmt 1 view .LVU137
 496              		.loc 1 227 10 is_stmt 0 view .LVU138
 497 0018 2B4A     		ldr	r2, .L47+12
 498 001a 9342     		cmp	r3, r2
 499 001c 3BD0     		beq	.L46
 500              	.LVL21:
 501              	.L37:
 228:Core/Src/tim.c ****   {
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
 232:Core/Src/tim.c ****     /* TIM7 clock enable */
 233:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 234:Core/Src/tim.c **** 
 235:Core/Src/tim.c ****     /* TIM7 interrupt Init */
 236:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 237:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 239:Core/Src/tim.c **** 
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 14


 240:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
 241:Core/Src/tim.c ****   }
 242:Core/Src/tim.c **** }
 502              		.loc 1 242 1 view .LVU139
 503 001e 05B0     		add	sp, sp, #20
 504              	.LCFI18:
 505              		.cfi_remember_state
 506              		.cfi_def_cfa_offset 4
 507              		@ sp needed
 508 0020 5DF804FB 		ldr	pc, [sp], #4
 509              	.LVL22:
 510              	.L43:
 511              	.LCFI19:
 512              		.cfi_restore_state
 188:Core/Src/tim.c **** 
 513              		.loc 1 188 5 is_stmt 1 view .LVU140
 514              	.LBB2:
 188:Core/Src/tim.c **** 
 515              		.loc 1 188 5 view .LVU141
 188:Core/Src/tim.c **** 
 516              		.loc 1 188 5 view .LVU142
 517 0024 294B     		ldr	r3, .L47+16
 518 0026 DA69     		ldr	r2, [r3, #28]
 519 0028 42F00402 		orr	r2, r2, #4
 520 002c DA61     		str	r2, [r3, #28]
 188:Core/Src/tim.c **** 
 521              		.loc 1 188 5 view .LVU143
 522 002e DB69     		ldr	r3, [r3, #28]
 523 0030 03F00403 		and	r3, r3, #4
 524 0034 0093     		str	r3, [sp]
 188:Core/Src/tim.c **** 
 525              		.loc 1 188 5 view .LVU144
 526 0036 009B     		ldr	r3, [sp]
 527              	.LBE2:
 188:Core/Src/tim.c **** 
 528              		.loc 1 188 5 view .LVU145
 191:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 529              		.loc 1 191 5 view .LVU146
 530 0038 0022     		movs	r2, #0
 531 003a 0521     		movs	r1, #5
 532 003c 1E20     		movs	r0, #30
 533              	.LVL23:
 191:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 534              		.loc 1 191 5 is_stmt 0 view .LVU147
 535 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 536              	.LVL24:
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 537              		.loc 1 192 5 is_stmt 1 view .LVU148
 538 0042 1E20     		movs	r0, #30
 539 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 540              	.LVL25:
 541 0048 E9E7     		b	.L37
 542              	.LVL26:
 543              	.L44:
 203:Core/Src/tim.c **** 
 544              		.loc 1 203 5 view .LVU149
 545              	.LBB3:
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 15


 203:Core/Src/tim.c **** 
 546              		.loc 1 203 5 view .LVU150
 203:Core/Src/tim.c **** 
 547              		.loc 1 203 5 view .LVU151
 548 004a 204B     		ldr	r3, .L47+16
 549 004c DA69     		ldr	r2, [r3, #28]
 550 004e 42F00802 		orr	r2, r2, #8
 551 0052 DA61     		str	r2, [r3, #28]
 203:Core/Src/tim.c **** 
 552              		.loc 1 203 5 view .LVU152
 553 0054 DB69     		ldr	r3, [r3, #28]
 554 0056 03F00803 		and	r3, r3, #8
 555 005a 0193     		str	r3, [sp, #4]
 203:Core/Src/tim.c **** 
 556              		.loc 1 203 5 view .LVU153
 557 005c 019B     		ldr	r3, [sp, #4]
 558              	.LBE3:
 203:Core/Src/tim.c **** 
 559              		.loc 1 203 5 view .LVU154
 206:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 560              		.loc 1 206 5 view .LVU155
 561 005e 0022     		movs	r2, #0
 562 0060 0521     		movs	r1, #5
 563 0062 3220     		movs	r0, #50
 564              	.LVL27:
 206:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 565              		.loc 1 206 5 is_stmt 0 view .LVU156
 566 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 567              	.LVL28:
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 568              		.loc 1 207 5 is_stmt 1 view .LVU157
 569 0068 3220     		movs	r0, #50
 570 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 571              	.LVL29:
 572 006e D6E7     		b	.L37
 573              	.LVL30:
 574              	.L45:
 218:Core/Src/tim.c **** 
 575              		.loc 1 218 5 view .LVU158
 576              	.LBB4:
 218:Core/Src/tim.c **** 
 577              		.loc 1 218 5 view .LVU159
 218:Core/Src/tim.c **** 
 578              		.loc 1 218 5 view .LVU160
 579 0070 164B     		ldr	r3, .L47+16
 580 0072 DA69     		ldr	r2, [r3, #28]
 581 0074 42F01002 		orr	r2, r2, #16
 582 0078 DA61     		str	r2, [r3, #28]
 218:Core/Src/tim.c **** 
 583              		.loc 1 218 5 view .LVU161
 584 007a DB69     		ldr	r3, [r3, #28]
 585 007c 03F01003 		and	r3, r3, #16
 586 0080 0293     		str	r3, [sp, #8]
 218:Core/Src/tim.c **** 
 587              		.loc 1 218 5 view .LVU162
 588 0082 029B     		ldr	r3, [sp, #8]
 589              	.LBE4:
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 16


 218:Core/Src/tim.c **** 
 590              		.loc 1 218 5 view .LVU163
 221:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 591              		.loc 1 221 5 view .LVU164
 592 0084 0022     		movs	r2, #0
 593 0086 0521     		movs	r1, #5
 594 0088 3620     		movs	r0, #54
 595              	.LVL31:
 221:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 596              		.loc 1 221 5 is_stmt 0 view .LVU165
 597 008a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 598              	.LVL32:
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 599              		.loc 1 222 5 is_stmt 1 view .LVU166
 600 008e 3620     		movs	r0, #54
 601 0090 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 602              	.LVL33:
 603 0094 C3E7     		b	.L37
 604              	.LVL34:
 605              	.L46:
 233:Core/Src/tim.c **** 
 606              		.loc 1 233 5 view .LVU167
 607              	.LBB5:
 233:Core/Src/tim.c **** 
 608              		.loc 1 233 5 view .LVU168
 233:Core/Src/tim.c **** 
 609              		.loc 1 233 5 view .LVU169
 610 0096 0D4B     		ldr	r3, .L47+16
 611 0098 DA69     		ldr	r2, [r3, #28]
 612 009a 42F02002 		orr	r2, r2, #32
 613 009e DA61     		str	r2, [r3, #28]
 233:Core/Src/tim.c **** 
 614              		.loc 1 233 5 view .LVU170
 615 00a0 DB69     		ldr	r3, [r3, #28]
 616 00a2 03F02003 		and	r3, r3, #32
 617 00a6 0393     		str	r3, [sp, #12]
 233:Core/Src/tim.c **** 
 618              		.loc 1 233 5 view .LVU171
 619 00a8 039B     		ldr	r3, [sp, #12]
 620              	.LBE5:
 233:Core/Src/tim.c **** 
 621              		.loc 1 233 5 view .LVU172
 236:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 622              		.loc 1 236 5 view .LVU173
 623 00aa 0022     		movs	r2, #0
 624 00ac 0521     		movs	r1, #5
 625 00ae 3720     		movs	r0, #55
 626              	.LVL35:
 236:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 627              		.loc 1 236 5 is_stmt 0 view .LVU174
 628 00b0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 629              	.LVL36:
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 630              		.loc 1 237 5 is_stmt 1 view .LVU175
 631 00b4 3720     		movs	r0, #55
 632 00b6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 633              	.LVL37:
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 17


 634              		.loc 1 242 1 is_stmt 0 view .LVU176
 635 00ba B0E7     		b	.L37
 636              	.L48:
 637              		.align	2
 638              	.L47:
 639 00bc 00080040 		.word	1073743872
 640 00c0 000C0040 		.word	1073744896
 641 00c4 00100040 		.word	1073745920
 642 00c8 00140040 		.word	1073746944
 643 00cc 00100240 		.word	1073876992
 644              		.cfi_endproc
 645              	.LFE69:
 647              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 648              		.align	1
 649              		.global	HAL_TIM_Base_MspDeInit
 650              		.syntax unified
 651              		.thumb
 652              		.thumb_func
 653              		.fpu softvfp
 655              	HAL_TIM_Base_MspDeInit:
 656              	.LVL38:
 657              	.LFB70:
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 245:Core/Src/tim.c **** {
 658              		.loc 1 245 1 is_stmt 1 view -0
 659              		.cfi_startproc
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 662              		.loc 1 245 1 is_stmt 0 view .LVU178
 663 0000 08B5     		push	{r3, lr}
 664              	.LCFI20:
 665              		.cfi_def_cfa_offset 8
 666              		.cfi_offset 3, -8
 667              		.cfi_offset 14, -4
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 668              		.loc 1 247 3 is_stmt 1 view .LVU179
 669              		.loc 1 247 20 is_stmt 0 view .LVU180
 670 0002 0368     		ldr	r3, [r0]
 671              		.loc 1 247 5 view .LVU181
 672 0004 1A4A     		ldr	r2, .L59
 673 0006 9342     		cmp	r3, r2
 674 0008 09D0     		beq	.L55
 248:Core/Src/tim.c ****   {
 249:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 252:Core/Src/tim.c ****     /* Peripheral clock disable */
 253:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 256:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 260:Core/Src/tim.c ****   }
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 18


 261:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 675              		.loc 1 261 8 is_stmt 1 view .LVU182
 676              		.loc 1 261 10 is_stmt 0 view .LVU183
 677 000a 1A4A     		ldr	r2, .L59+4
 678 000c 9342     		cmp	r3, r2
 679 000e 10D0     		beq	.L56
 262:Core/Src/tim.c ****   {
 263:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 264:Core/Src/tim.c **** 
 265:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 266:Core/Src/tim.c ****     /* Peripheral clock disable */
 267:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****     /* TIM5 interrupt Deinit */
 270:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 274:Core/Src/tim.c ****   }
 275:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 680              		.loc 1 275 8 is_stmt 1 view .LVU184
 681              		.loc 1 275 10 is_stmt 0 view .LVU185
 682 0010 194A     		ldr	r2, .L59+8
 683 0012 9342     		cmp	r3, r2
 684 0014 17D0     		beq	.L57
 276:Core/Src/tim.c ****   {
 277:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 280:Core/Src/tim.c ****     /* Peripheral clock disable */
 281:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 282:Core/Src/tim.c **** 
 283:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 284:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_IRQn);
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 288:Core/Src/tim.c ****   }
 289:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 685              		.loc 1 289 8 is_stmt 1 view .LVU186
 686              		.loc 1 289 10 is_stmt 0 view .LVU187
 687 0016 194A     		ldr	r2, .L59+12
 688 0018 9342     		cmp	r3, r2
 689 001a 1ED0     		beq	.L58
 690              	.LVL39:
 691              	.L49:
 290:Core/Src/tim.c ****   {
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 294:Core/Src/tim.c ****     /* Peripheral clock disable */
 295:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
 298:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 299:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 300:Core/Src/tim.c **** 
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 19


 301:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 302:Core/Src/tim.c ****   }
 303:Core/Src/tim.c **** }
 692              		.loc 1 303 1 view .LVU188
 693 001c 08BD     		pop	{r3, pc}
 694              	.LVL40:
 695              	.L55:
 253:Core/Src/tim.c **** 
 696              		.loc 1 253 5 is_stmt 1 view .LVU189
 697 001e 02F50232 		add	r2, r2, #133120
 698 0022 D369     		ldr	r3, [r2, #28]
 699 0024 23F00403 		bic	r3, r3, #4
 700 0028 D361     		str	r3, [r2, #28]
 256:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 701              		.loc 1 256 5 view .LVU190
 702 002a 1E20     		movs	r0, #30
 703              	.LVL41:
 256:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 704              		.loc 1 256 5 is_stmt 0 view .LVU191
 705 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 706              	.LVL42:
 707 0030 F4E7     		b	.L49
 708              	.LVL43:
 709              	.L56:
 267:Core/Src/tim.c **** 
 710              		.loc 1 267 5 is_stmt 1 view .LVU192
 711 0032 02F50132 		add	r2, r2, #132096
 712 0036 D369     		ldr	r3, [r2, #28]
 713 0038 23F00803 		bic	r3, r3, #8
 714 003c D361     		str	r3, [r2, #28]
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 715              		.loc 1 270 5 view .LVU193
 716 003e 3220     		movs	r0, #50
 717              	.LVL44:
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 718              		.loc 1 270 5 is_stmt 0 view .LVU194
 719 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 720              	.LVL45:
 721 0044 EAE7     		b	.L49
 722              	.LVL46:
 723              	.L57:
 281:Core/Src/tim.c **** 
 724              		.loc 1 281 5 is_stmt 1 view .LVU195
 725 0046 02F50032 		add	r2, r2, #131072
 726 004a D369     		ldr	r3, [r2, #28]
 727 004c 23F01003 		bic	r3, r3, #16
 728 0050 D361     		str	r3, [r2, #28]
 284:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 729              		.loc 1 284 5 view .LVU196
 730 0052 3620     		movs	r0, #54
 731              	.LVL47:
 284:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 732              		.loc 1 284 5 is_stmt 0 view .LVU197
 733 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 734              	.LVL48:
 735 0058 E0E7     		b	.L49
 736              	.LVL49:
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 20


 737              	.L58:
 295:Core/Src/tim.c **** 
 738              		.loc 1 295 5 is_stmt 1 view .LVU198
 739 005a 02F5FE32 		add	r2, r2, #130048
 740 005e D369     		ldr	r3, [r2, #28]
 741 0060 23F02003 		bic	r3, r3, #32
 742 0064 D361     		str	r3, [r2, #28]
 298:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 743              		.loc 1 298 5 view .LVU199
 744 0066 3720     		movs	r0, #55
 745              	.LVL50:
 298:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 746              		.loc 1 298 5 is_stmt 0 view .LVU200
 747 0068 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 748              	.LVL51:
 749              		.loc 1 303 1 view .LVU201
 750 006c D6E7     		b	.L49
 751              	.L60:
 752 006e 00BF     		.align	2
 753              	.L59:
 754 0070 00080040 		.word	1073743872
 755 0074 000C0040 		.word	1073744896
 756 0078 00100040 		.word	1073745920
 757 007c 00140040 		.word	1073746944
 758              		.cfi_endproc
 759              	.LFE70:
 761              		.global	htim7
 762              		.global	htim6
 763              		.global	htim5
 764              		.global	htim4
 765              		.section	.bss.htim4,"aw",%nobits
 766              		.align	2
 767              		.set	.LANCHOR0,. + 0
 770              	htim4:
 771 0000 00000000 		.space	72
 771      00000000 
 771      00000000 
 771      00000000 
 771      00000000 
 772              		.section	.bss.htim5,"aw",%nobits
 773              		.align	2
 774              		.set	.LANCHOR1,. + 0
 777              	htim5:
 778 0000 00000000 		.space	72
 778      00000000 
 778      00000000 
 778      00000000 
 778      00000000 
 779              		.section	.bss.htim6,"aw",%nobits
 780              		.align	2
 781              		.set	.LANCHOR2,. + 0
 784              	htim6:
 785 0000 00000000 		.space	72
 785      00000000 
 785      00000000 
 785      00000000 
 785      00000000 
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 21


 786              		.section	.bss.htim7,"aw",%nobits
 787              		.align	2
 788              		.set	.LANCHOR3,. + 0
 791              	htim7:
 792 0000 00000000 		.space	72
 792      00000000 
 792      00000000 
 792      00000000 
 792      00000000 
 793              		.text
 794              	.Letext0:
 795              		.file 2 "d:\\tools\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\\machine\\_default_type
 796              		.file 3 "d:\\tools\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\\sys\\_stdint.h"
 797              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 798              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 799              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 800              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 801              		.file 8 "Core/Inc/tim.h"
 802              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 803              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 804              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:16     .text.MX_TIM4_Init:00000000 $t
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:24     .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:135    .text.MX_TIM4_Init:00000068 $d
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:141    .text.MX_TIM5_Init:00000000 $t
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:148    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:258    .text.MX_TIM5_Init:00000064 $d
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:264    .text.MX_TIM6_Init:00000000 $t
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:271    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:354    .text.MX_TIM6_Init:00000048 $d
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:360    .text.MX_TIM7_Init:00000000 $t
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:367    .text.MX_TIM7_Init:00000000 MX_TIM7_Init
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:450    .text.MX_TIM7_Init:00000048 $d
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:456    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:463    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:639    .text.HAL_TIM_Base_MspInit:000000bc $d
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:648    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:655    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:754    .text.HAL_TIM_Base_MspDeInit:00000070 $d
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:791    .bss.htim7:00000000 htim7
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:784    .bss.htim6:00000000 htim6
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:777    .bss.htim5:00000000 htim5
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:770    .bss.htim4:00000000 htim4
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:766    .bss.htim4:00000000 $d
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:773    .bss.htim5:00000000 $d
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:780    .bss.htim6:00000000 $d
C:\Users\Vento\AppData\Local\Temp\ccsJmYAO.s:787    .bss.htim7:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
