{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 05:50:37 2018 " "Info: Processing started: Fri Nov 30 05:50:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "srcB\[1\] ALUResult\[29\] 15.930 ns Longest " "Info: Longest tpd from source pin \"srcB\[1\]\" to destination pin \"ALUResult\[29\]\" is 15.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns srcB\[1\] 1 PIN PIN_D5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 2; PIN Node = 'srcB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { srcB[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.525 ns) + CELL(0.420 ns) 6.805 ns condinvb\[1\]~1 2 COMB LCCOMB_X18_Y34_N26 2 " "Info: 2: + IC(5.525 ns) + CELL(0.420 ns) = 6.805 ns; Loc. = LCCOMB_X18_Y34_N26; Fanout = 2; COMB Node = 'condinvb\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { srcB[1] condinvb[1]~1 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.414 ns) 7.865 ns Add0~8 3 COMB LCCOMB_X19_Y34_N20 2 " "Info: 3: + IC(0.646 ns) + CELL(0.414 ns) = 7.865 ns; Loc. = LCCOMB_X19_Y34_N20; Fanout = 2; COMB Node = 'Add0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { condinvb[1]~1 Add0~8 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.936 ns Add0~12 4 COMB LCCOMB_X19_Y34_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.936 ns; Loc. = LCCOMB_X19_Y34_N22; Fanout = 2; COMB Node = 'Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~8 Add0~12 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.007 ns Add0~16 5 COMB LCCOMB_X19_Y34_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.007 ns; Loc. = LCCOMB_X19_Y34_N24; Fanout = 2; COMB Node = 'Add0~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~12 Add0~16 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.078 ns Add0~20 6 COMB LCCOMB_X19_Y34_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.078 ns; Loc. = LCCOMB_X19_Y34_N26; Fanout = 2; COMB Node = 'Add0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~16 Add0~20 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.149 ns Add0~24 7 COMB LCCOMB_X19_Y34_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.149 ns; Loc. = LCCOMB_X19_Y34_N28; Fanout = 2; COMB Node = 'Add0~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~20 Add0~24 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.295 ns Add0~28 8 COMB LCCOMB_X19_Y34_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.146 ns) = 8.295 ns; Loc. = LCCOMB_X19_Y34_N30; Fanout = 2; COMB Node = 'Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~24 Add0~28 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.366 ns Add0~32 9 COMB LCCOMB_X19_Y33_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.366 ns; Loc. = LCCOMB_X19_Y33_N0; Fanout = 2; COMB Node = 'Add0~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~28 Add0~32 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.437 ns Add0~36 10 COMB LCCOMB_X19_Y33_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.437 ns; Loc. = LCCOMB_X19_Y33_N2; Fanout = 2; COMB Node = 'Add0~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~32 Add0~36 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.508 ns Add0~40 11 COMB LCCOMB_X19_Y33_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.508 ns; Loc. = LCCOMB_X19_Y33_N4; Fanout = 2; COMB Node = 'Add0~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~36 Add0~40 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.579 ns Add0~44 12 COMB LCCOMB_X19_Y33_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.579 ns; Loc. = LCCOMB_X19_Y33_N6; Fanout = 2; COMB Node = 'Add0~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~40 Add0~44 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.650 ns Add0~48 13 COMB LCCOMB_X19_Y33_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.650 ns; Loc. = LCCOMB_X19_Y33_N8; Fanout = 2; COMB Node = 'Add0~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~44 Add0~48 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.721 ns Add0~52 14 COMB LCCOMB_X19_Y33_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.721 ns; Loc. = LCCOMB_X19_Y33_N10; Fanout = 2; COMB Node = 'Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~48 Add0~52 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.792 ns Add0~56 15 COMB LCCOMB_X19_Y33_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.792 ns; Loc. = LCCOMB_X19_Y33_N12; Fanout = 2; COMB Node = 'Add0~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~52 Add0~56 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.951 ns Add0~60 16 COMB LCCOMB_X19_Y33_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.159 ns) = 8.951 ns; Loc. = LCCOMB_X19_Y33_N14; Fanout = 2; COMB Node = 'Add0~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~56 Add0~60 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.022 ns Add0~64 17 COMB LCCOMB_X19_Y33_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.022 ns; Loc. = LCCOMB_X19_Y33_N16; Fanout = 2; COMB Node = 'Add0~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~60 Add0~64 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.093 ns Add0~68 18 COMB LCCOMB_X19_Y33_N18 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 9.093 ns; Loc. = LCCOMB_X19_Y33_N18; Fanout = 2; COMB Node = 'Add0~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~64 Add0~68 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.164 ns Add0~72 19 COMB LCCOMB_X19_Y33_N20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 9.164 ns; Loc. = LCCOMB_X19_Y33_N20; Fanout = 2; COMB Node = 'Add0~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~68 Add0~72 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.235 ns Add0~76 20 COMB LCCOMB_X19_Y33_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 9.235 ns; Loc. = LCCOMB_X19_Y33_N22; Fanout = 2; COMB Node = 'Add0~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~72 Add0~76 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.306 ns Add0~80 21 COMB LCCOMB_X19_Y33_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 9.306 ns; Loc. = LCCOMB_X19_Y33_N24; Fanout = 2; COMB Node = 'Add0~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~76 Add0~80 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.377 ns Add0~84 22 COMB LCCOMB_X19_Y33_N26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.377 ns; Loc. = LCCOMB_X19_Y33_N26; Fanout = 2; COMB Node = 'Add0~84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~80 Add0~84 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.448 ns Add0~88 23 COMB LCCOMB_X19_Y33_N28 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.448 ns; Loc. = LCCOMB_X19_Y33_N28; Fanout = 2; COMB Node = 'Add0~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~84 Add0~88 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 9.594 ns Add0~92 24 COMB LCCOMB_X19_Y33_N30 2 " "Info: 24: + IC(0.000 ns) + CELL(0.146 ns) = 9.594 ns; Loc. = LCCOMB_X19_Y33_N30; Fanout = 2; COMB Node = 'Add0~92'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~88 Add0~92 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.665 ns Add0~96 25 COMB LCCOMB_X19_Y32_N0 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.665 ns; Loc. = LCCOMB_X19_Y32_N0; Fanout = 2; COMB Node = 'Add0~96'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~92 Add0~96 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.736 ns Add0~100 26 COMB LCCOMB_X19_Y32_N2 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.736 ns; Loc. = LCCOMB_X19_Y32_N2; Fanout = 2; COMB Node = 'Add0~100'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~96 Add0~100 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.807 ns Add0~104 27 COMB LCCOMB_X19_Y32_N4 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.807 ns; Loc. = LCCOMB_X19_Y32_N4; Fanout = 2; COMB Node = 'Add0~104'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~100 Add0~104 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.878 ns Add0~108 28 COMB LCCOMB_X19_Y32_N6 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 9.878 ns; Loc. = LCCOMB_X19_Y32_N6; Fanout = 2; COMB Node = 'Add0~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~104 Add0~108 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.949 ns Add0~112 29 COMB LCCOMB_X19_Y32_N8 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 9.949 ns; Loc. = LCCOMB_X19_Y32_N8; Fanout = 2; COMB Node = 'Add0~112'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~108 Add0~112 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.020 ns Add0~116 30 COMB LCCOMB_X19_Y32_N10 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 10.020 ns; Loc. = LCCOMB_X19_Y32_N10; Fanout = 2; COMB Node = 'Add0~116'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~112 Add0~116 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.430 ns Add0~119 31 COMB LCCOMB_X19_Y32_N12 1 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 10.430 ns; Loc. = LCCOMB_X19_Y32_N12; Fanout = 1; COMB Node = 'Add0~119'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~116 Add0~119 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.438 ns) 11.322 ns Add0~121 32 COMB LCCOMB_X20_Y32_N20 1 " "Info: 32: + IC(0.454 ns) + CELL(0.438 ns) = 11.322 ns; Loc. = LCCOMB_X20_Y32_N20; Fanout = 1; COMB Node = 'Add0~121'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { Add0~119 Add0~121 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(2.788 ns) 15.930 ns ALUResult\[29\] 33 PIN PIN_C15 0 " "Info: 33: + IC(1.820 ns) + CELL(2.788 ns) = 15.930 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'ALUResult\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.608 ns" { Add0~121 ALUResult[29] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/GitRepository/arm-system-module/ALU/ALU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.485 ns ( 46.99 % ) " "Info: Total cell delay = 7.485 ns ( 46.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.445 ns ( 53.01 % ) " "Info: Total interconnect delay = 8.445 ns ( 53.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.930 ns" { srcB[1] condinvb[1]~1 Add0~8 Add0~12 Add0~16 Add0~20 Add0~24 Add0~28 Add0~32 Add0~36 Add0~40 Add0~44 Add0~48 Add0~52 Add0~56 Add0~60 Add0~64 Add0~68 Add0~72 Add0~76 Add0~80 Add0~84 Add0~88 Add0~92 Add0~96 Add0~100 Add0~104 Add0~108 Add0~112 Add0~116 Add0~119 Add0~121 ALUResult[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.930 ns" { srcB[1] {} srcB[1]~combout {} condinvb[1]~1 {} Add0~8 {} Add0~12 {} Add0~16 {} Add0~20 {} Add0~24 {} Add0~28 {} Add0~32 {} Add0~36 {} Add0~40 {} Add0~44 {} Add0~48 {} Add0~52 {} Add0~56 {} Add0~60 {} Add0~64 {} Add0~68 {} Add0~72 {} Add0~76 {} Add0~80 {} Add0~84 {} Add0~88 {} Add0~92 {} Add0~96 {} Add0~100 {} Add0~104 {} Add0~108 {} Add0~112 {} Add0~116 {} Add0~119 {} Add0~121 {} ALUResult[29] {} } { 0.000ns 0.000ns 5.525ns 0.646ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.454ns 1.820ns } { 0.000ns 0.860ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 05:50:37 2018 " "Info: Processing ended: Fri Nov 30 05:50:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
