ALUKMIO
ALUOut
ALUSrcA
Aswehaveseen
BASICMACHINE
BASICMACHINEJLD
BENLD
BaseRTo
BranchReadyModeAddr
CCTo
CCset
CTL
Conf
DDRDSRMIO
ENGatePCGateMARMUX
ENLOGICLOGICSIZEDATA
ENR
FPU
FSM
Feb
FigureC
Forexample
INMUXMARL
IRCONTROL
IRD
IRDAddress
IRLD
IRWrite
Inbothcases
IorD
LDB
LDW
LDx
LOGICMDR
LSHF
Lampson
Load-Store
LogicBENPZNIR
MARLD
MDR
MDRAR
MDRLD
MDRR
MDRset
MEMORYOUTPUTINPUTKBDRADDR
MOVS
Microarchitectures
Microcoded
MicroinstructionRMicrosequencerBEN
Microprogram
Microprogrammed
Microprogramming
Microsequencer
Microsequencing
Millicode
Mutlu
Nanocode
Next-state
NotethatthemicroinstructionassertsREADbymeansofthreecontrolsignals
Onur
PCLD
PCPC
PCSrc
PCWrite
PCWriteCond
Pipelining
RDATA
REGLD
RIR
RRTo
RTs
RecallourdiscussioninSectionC
RecallthatIR
SEXTSEXT
SHF
SRTo
STB
STx
SeveralsignalsnecessarytocontrolthedatapathandthemicrosequencerarenotamongthoselistedinTablesC
SinceIR
SincethecontentsofMDRwouldstillbegarbage
Single-bus
Single-cycle
Thatis
Thecontrolstructureofamicroprogrammedimplementation
Thereadysignal
Theremainingsignal
TheyareDR
ThisstatecarriesouttheDECODEphaseoftheinstructioncycle
User-microprogrammable
Variable-Latency
WELOGIC
WMIO
ZEXT
abstracdon
andBEN
andDATA
arithmedc
bcond
combinadon
combinational
complicadng
counterAddress
datapath
dependingonwhichillegalopcodewasbeingdecoded
ece
enablesthememoryreadtoexecutecorrectly
fieldOutputs
funcdons
ifitwill
iftheinstructionbeingprocessedisADD
implementadon
isasignalgeneratedbythememoryinordertoallowthe
isasignalgeneratedbythememoryinordertoallowtheState
itassertsareadysignal
itisthejobofthemicrosequencer
microarchitecture
microinstruction
microinstructions
multi-cycle
muxes
onceMARcontainstheaddresstobereadandthemicroinstructionassertsREAD
opcode
operadons
outputsMicrocode
pipelined
programmer-invisible
programmer-visible
resultinginvaliddatainMDR
seeFigureC
subroudnes
theinstructioninadvertentlycontainedIR
thememoryhascompletedthe
themicroarchitecturewouldexecuteasequenceofmicroinstructions
theoutputMUXofthemicrosequencer
thesequenceofmicroinstructionswouldrespondtothefactthataninstructionwithanillegalopcodehadbeenfetched
toproducethenextstateaddress
tradidonal
uarch
ucode
user-invisible
whichaccessesaninstructionfrommemoryduringthefetchphaseofeachinstructioncycle
word-address
zSeries
