<html>
<head>
<link rel="shortcut icon" href="./favicon.ico">
<link rel="stylesheet" type="text/css" href="./style.css">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>Accumulator Binary</title>
</head>
<body>

<p class="inline bordered"><b><a href="./Accumulator_Binary.v">Source</a></b></p>
<p class="inline bordered"><b><a href="./legal.html">License</a></b></p>
<p class="inline bordered"><b><a href="./index.html">Back to FPGA Design Elements</a></b></p>

<h1>Signed Binary Accumulator</h1>
<p>Adds the signed <code>increment_value</code> to the signed <code>accumulated_value</code> when
 <code>increment_valid</code> is pulsed high <em>for one cycle</em>. A new increment may be
 added when <code>increment_done</code> pulses high, in the same cycle if necessary. </p>
<p>Pulsing <code>load_valid</code> high for one cycle replaces the <code>accumulated_value</code>
 with the <code>load_value</code>. A new load can be done when <code>load_done</code> pulses high,
 in the same cycle if necessary.</p>
<p>Pulsing <code>clear</code> high for one cycle puts the accumulator back at
 <code>INITIAL_VALUE</code>. The accumulator can be cleared again once <code>clear_done</code>
 pulses high, in the same cycle if necessary.</p>
<p>Deasserting <code>clock_enable</code> freezes the accumulator: new increments, loads,
 and clears are ignored, the internal pipeline (if any) holds steady, and
 all outputs remain static.</p>
<p>When chaining accumulators, which may happen if you are incrementing in
 unusual bases where each digit has its own accumulator, AND the <code>carry_out</code>
 of the previous accumulator with the signal fed to the <code>increment_valid</code>
 input of the next accumulator. The <code>carry_in</code> is kept for generality.</p>
<h2>Overflow</h2>
<p>If the accmulator increments past the max or min signed integer value it
 can hold, the accumulator will roll-over and set the <code>signed_overflow</code> bit.
 The overflow bit is cleared at the next non-overflowing increment, or if
 the accumulator is cleared or loaded.</p>
<h2>Pipelining and Concurrency</h2>
<p>This module is pipelined to meet timing if necessary. We can't retime this
 pipeline from outside since there is a loop, so we pipeline inside the loop
 here, and let that retime across the
 <a href="./Adder_Subtractor_Binary.html">Adder_Subtractor_Binary</a> logic.  The price
 to pay is a latency of EXTRA_PIPE_STAGES+1 cycles between an increment,
 load, or clear, and the corresponding "done" signal.  This latency is why
 the input pulses must be asserted <em>for only one cycle</em> when
 <code>EXTRA_PIPE_STAGES</code> is greater than zero, then wait until the command has
 completed before pulsing again, else any latter increments or loads will
 override the previous ones (since the accumulated_value will have not yet
 updated).</p>

<pre>
`default_nettype none

module <a href="./Accumulator_Binary.html">Accumulator_Binary</a>
#(
    parameter                   EXTRA_PIPE_STAGES   = -1,
    parameter                   WORD_WIDTH          =  0,
    parameter [WORD_WIDTH-1:0]  INITIAL_VALUE       =  0
)
(
    input   wire                        clock,
    input   wire                        clock_enable,

    input   wire                        clear,
    output  wire                        clear_done,

    input   wire    [WORD_WIDTH-1:0]    increment_value,
    input   wire                        increment_valid,
    output  wire                        increment_done,

    input   wire    [WORD_WIDTH-1:0]    load_value,
    input   wire                        load_valid,
    output  wire                        load_done,

    input   wire                        carry_in,
    output  wire                        carry_out,
    output  wire    [WORD_WIDTH-1:0]    accumulated_value,
    output  wire                        signed_overflow
);

    localparam WORD_ZERO = {WORD_WIDTH{1'b0}};
</pre>

<p>Here, we pipeline the inputs so that all signals further down are in sync,
 and to place the register pipeline inside the loop formed by the
 Adder_Subtractor_Binary and the output register, so we can have forward
 retiming move it into the Adder_Subtractor_Binary logic.  (Backwards
 retiming is more difficult, and not supported by Vivado post-synth
 optimizations)</p>

<pre>
    wire                    clear_pipelined;

    wire [WORD_WIDTH-1:0]   increment_value_pipelined;
    wire                    increment_valid_pipelined;

    wire [WORD_WIDTH-1:0]   load_value_pipelined;
    wire                    load_valid_pipelined;

    wire                    carry_in_pipelined;
    wire [WORD_WIDTH-1:0]   accumulated_value_pipelined;

    generate
        if (EXTRA_PIPE_STAGES == 0) begin: no_pipe
            assign clear_pipelined              = clear;
            assign increment_value_pipelined    = increment_value;
            assign increment_valid_pipelined    = increment_valid;
            assign load_value_pipelined         = load_value;
            assign load_valid_pipelined         = load_valid;
            assign carry_in_pipelined           = carry_in;
            assign accumulated_value_pipelined  = accumulated_value;
        end
        else if (EXTRA_PIPE_STAGES > 0) begin: extra_pipe

            localparam PIPELINE_WIDTH       = (WORD_WIDTH * 3) + 4;
            localparam PIPELINE_WORD_ZERO   = {PIPELINE_WIDTH{1'b0}};
            localparam PIPELINE_ZERO        = {EXTRA_PIPE_STAGES{PIPELINE_WORD_ZERO}};

            <a href="./Register_Pipeline.html">Register_Pipeline</a>
            #(
                .WORD_WIDTH     (PIPELINE_WIDTH),
                .PIPE_DEPTH     (EXTRA_PIPE_STAGES),
                // concatenation of each stage initial/reset value
                .RESET_VALUES   (PIPELINE_ZERO)
            )
            accumulator_pipeline
            (
                .clock          (clock),
                .clock_enable   (clock_enable),
                .clear          (1'b0),
                .parallel_load  (1'b0),
                .parallel_in    (PIPELINE_ZERO),
                // verilator lint_off PINCONNECTEMPTY
                .parallel_out   (),
                // verilator lint_on  PINCONNECTEMPTY
                .pipe_in        ({increment_valid,           increment_value,           load_valid,           load_value,           carry_in,           accumulated_value,           clear}),
                .pipe_out       ({increment_valid_pipelined, increment_value_pipelined, load_valid_pipelined, load_value_pipelined, carry_in_pipelined, accumulated_value_pipelined, clear_pipelined})
            );
        end
    endgenerate
</pre>

<p><strong>After this point, only use the pipelined inputs.</strong></p>
<p>If we are loading, then substitute the <code>accumulated_value</code> with zero, and
 the <code>increment_value</code> with the <code>load_value</code>. 
 If we are clearing, then substitute the <code>accumulated_value</code> with zero, and
 the <code>increment_value</code> with the <code>INITIAL_VALUE</code>. 
 Converting a load or clear to an addition to zero will set the <code>carry_out</code>
 and <code>signed_overflow</code> bits correctly.</p>

<pre>
    reg gate_accumulated_value = 1'b0;

    always @(*) begin
        gate_accumulated_value = (load_valid_pipelined == 1'b1) || (clear_pipelined == 1'b1);
    end

    wire [WORD_WIDTH-1:0] accumulated_value_gated;

    <a href="./Annuller.html">Annuller</a>
    #(
        .WORD_WIDTH     (WORD_WIDTH),
        .IMPLEMENTATION ("AND")
    )
    gate_accumulated
    (
        .annul          (gate_accumulated_value == 1'b1),
        .data_in        (accumulated_value_pipelined),
        .data_out       (accumulated_value_gated)
    );

    reg [WORD_WIDTH-1:0] increment_selected = WORD_ZERO;

    always @(*) begin
        increment_selected = (load_valid_pipelined == 1'b1) ? load_value_pipelined : increment_value_pipelined;
        increment_selected = (clear_pipelined      == 1'b1) ? INITIAL_VALUE        : increment_selected;
    end

</pre>

<p>Apply the increment to the current accumulator value, or the load value to
 an accumulator value of zero, or the initial value to an accumulator value
 of zero.</p>

<pre>
    wire [WORD_WIDTH-1:0]   incremented_value_internal;
    wire                    carry_out_internal;

    <a href="./Adder_Subtractor_Binary.html">Adder_Subtractor_Binary</a>
    #(
        .WORD_WIDTH (WORD_WIDTH)
    )
    add_increment
    (
        .add_sub    (1'b0),                         // 0/1 -> A+B/A-B
        .carry_in   (carry_in_pipelined),
        .A_in       (accumulated_value_gated),
        .B_in       (increment_selected),
        .sum_out    (incremented_value_internal),
        .carry_out  (carry_out_internal)
    );
</pre>

<p>Then, let's <a href="./CarryIn_Binary.html">reconstruct the carry-in</a> into the last
 (most-significant) bit position of the result. If it differs from the
 carry_out, then a signed overflow/underflow happened, where we either added
 past the largest positive value or subtracted past the smallest negative
 value.</p>

<pre>
    wire final_carry_in;

    <a href="./CarryIn_Binary.html">CarryIn_Binary</a>
    #(
        .WORD_WIDTH (1)
    )
    calc_final_carry_in
    (
        .A          (accumulated_value_gated    [WORD_WIDTH-1]),
        .B          (increment_selected         [WORD_WIDTH-1]),
        .sum        (incremented_value_internal [WORD_WIDTH-1]),
        .carryin    (final_carry_in)
    );

    reg signed_overflow_internal = 1'b0;

    always @(*) begin
        signed_overflow_internal = (carry_out_internal != final_carry_in);
    end
</pre>

<p>Then, update the accumulator register and other outputs sychronized to
 it. Update the registers if load or increment or the clear pulse is valid. </p>

<pre>
    reg enable_output = 1'b0;

    always @(*) begin
        enable_output  = (increment_valid_pipelined == 1'b1) || (load_valid_pipelined == 1'b1) || (clear_pipelined == 1'b1);
        enable_output  = (enable_output             == 1'b1) && (clock_enable         == 1'b1);
    end

    <a href="./Register.html">Register</a>
    #(
        .WORD_WIDTH     (WORD_WIDTH),
        .RESET_VALUE    (INITIAL_VALUE)
    )
    accumulator
    (
        .clock          (clock),
        .clock_enable   (enable_output),
        .clear          (1'b0),
        .data_in        (incremented_value_internal),
        .data_out       (accumulated_value)
    );

    <a href="./Register.html">Register</a>
    #(
        .WORD_WIDTH     (1),
        .RESET_VALUE    (1'b0)
    )
    overflow
    (
        .clock          (clock),
        .clock_enable   (enable_output),
        .clear          (1'b0),
        .data_in        (signed_overflow_internal),
        .data_out       (signed_overflow)
    );

    <a href="./Register.html">Register</a>
    #(
        .WORD_WIDTH     (1),
        .RESET_VALUE    (1'b0)
    )
    carry
    (
        .clock          (clock),
        .clock_enable   (enable_output),
        .clear          (1'b0),
        .data_in        (carry_out_internal),
        .data_out       (carry_out)
    );
</pre>

<p>Finally, output the "done" signals, which are the pipelined command pulses
 plus one register delay to synchronize them to the updated
 <code>accumulated_value</code> and related data.</p>

<pre>
    <a href="./Register.html">Register</a>
    #(
        .WORD_WIDTH     (1),
        .RESET_VALUE    (1'b0)
    )
    for_clear
    (
        .clock          (clock),
        .clock_enable   (clock_enable),
        .clear          (1'b0),
        .data_in        (clear_pipelined),
        .data_out       (clear_done)
    );

    <a href="./Register.html">Register</a>
    #(
        .WORD_WIDTH     (1),
        .RESET_VALUE    (1'b0)
    )
    for_increment
    (
        .clock          (clock),
        .clock_enable   (clock_enable),
        .clear          (1'b0),
        .data_in        (increment_valid_pipelined),
        .data_out       (increment_done)
    );

    <a href="./Register.html">Register</a>
    #(
        .WORD_WIDTH     (1),
        .RESET_VALUE    (1'b0)
    )
    for_load
    (
        .clock          (clock),
        .clock_enable   (clock_enable),
        .clear          (1'b0),
        .data_in        (load_valid_pipelined),
        .data_out       (load_done)
    );

endmodule
</pre>

<hr>
<p><a href="./index.html">Back to FPGA Design Elements</a>
<center><a href="http://fpgacpu.ca/">fpgacpu.ca</a></center>
</body>
</html>

