#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1874e10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1874fa0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1881070 .functor NOT 1, L_0x18ac360, C4<0>, C4<0>, C4<0>;
L_0x18ac0c0 .functor XOR 1, L_0x18abf60, L_0x18ac020, C4<0>, C4<0>;
L_0x18ac250 .functor XOR 1, L_0x18ac0c0, L_0x18ac180, C4<0>, C4<0>;
v0x18a7d60_0 .net *"_ivl_10", 0 0, L_0x18ac180;  1 drivers
v0x18a7e60_0 .net *"_ivl_12", 0 0, L_0x18ac250;  1 drivers
v0x18a7f40_0 .net *"_ivl_2", 0 0, L_0x18a9b10;  1 drivers
v0x18a8000_0 .net *"_ivl_4", 0 0, L_0x18abf60;  1 drivers
v0x18a80e0_0 .net *"_ivl_6", 0 0, L_0x18ac020;  1 drivers
v0x18a8210_0 .net *"_ivl_8", 0 0, L_0x18ac0c0;  1 drivers
v0x18a82f0_0 .net "a", 0 0, v0x18a46e0_0;  1 drivers
v0x18a8390_0 .net "b", 0 0, v0x18a4780_0;  1 drivers
v0x18a8430_0 .net "c", 0 0, v0x18a4820_0;  1 drivers
v0x18a84d0_0 .var "clk", 0 0;
v0x18a8570_0 .net "d", 0 0, v0x18a4960_0;  1 drivers
v0x18a8610_0 .net "q_dut", 0 0, L_0x18abe00;  1 drivers
v0x18a86b0_0 .net "q_ref", 0 0, L_0x1860ea0;  1 drivers
v0x18a8750_0 .var/2u "stats1", 159 0;
v0x18a87f0_0 .var/2u "strobe", 0 0;
v0x18a8890_0 .net "tb_match", 0 0, L_0x18ac360;  1 drivers
v0x18a8950_0 .net "tb_mismatch", 0 0, L_0x1881070;  1 drivers
v0x18a8a10_0 .net "wavedrom_enable", 0 0, v0x18a4a50_0;  1 drivers
v0x18a8ab0_0 .net "wavedrom_title", 511 0, v0x18a4af0_0;  1 drivers
L_0x18a9b10 .concat [ 1 0 0 0], L_0x1860ea0;
L_0x18abf60 .concat [ 1 0 0 0], L_0x1860ea0;
L_0x18ac020 .concat [ 1 0 0 0], L_0x18abe00;
L_0x18ac180 .concat [ 1 0 0 0], L_0x1860ea0;
L_0x18ac360 .cmp/eeq 1, L_0x18a9b10, L_0x18ac250;
S_0x1875130 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1874fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1860ea0 .functor OR 1, v0x18a4820_0, v0x18a4780_0, C4<0>, C4<0>;
v0x18812e0_0 .net "a", 0 0, v0x18a46e0_0;  alias, 1 drivers
v0x1881380_0 .net "b", 0 0, v0x18a4780_0;  alias, 1 drivers
v0x1860ff0_0 .net "c", 0 0, v0x18a4820_0;  alias, 1 drivers
v0x1861090_0 .net "d", 0 0, v0x18a4960_0;  alias, 1 drivers
v0x18a3ce0_0 .net "q", 0 0, L_0x1860ea0;  alias, 1 drivers
S_0x18a3e90 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1874fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18a46e0_0 .var "a", 0 0;
v0x18a4780_0 .var "b", 0 0;
v0x18a4820_0 .var "c", 0 0;
v0x18a48c0_0 .net "clk", 0 0, v0x18a84d0_0;  1 drivers
v0x18a4960_0 .var "d", 0 0;
v0x18a4a50_0 .var "wavedrom_enable", 0 0;
v0x18a4af0_0 .var "wavedrom_title", 511 0;
E_0x186ff70/0 .event negedge, v0x18a48c0_0;
E_0x186ff70/1 .event posedge, v0x18a48c0_0;
E_0x186ff70 .event/or E_0x186ff70/0, E_0x186ff70/1;
E_0x18701c0 .event posedge, v0x18a48c0_0;
E_0x18599f0 .event negedge, v0x18a48c0_0;
S_0x18a41e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18a3e90;
 .timescale -12 -12;
v0x18a43e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18a44e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18a3e90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18a4c50 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1874fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1875890 .functor NOT 1, v0x18a4780_0, C4<0>, C4<0>, C4<0>;
L_0x18810e0 .functor AND 1, v0x18a46e0_0, L_0x1875890, C4<1>, C4<1>;
L_0x18a8d60 .functor NOT 1, v0x18a4820_0, C4<0>, C4<0>, C4<0>;
L_0x18a8dd0 .functor AND 1, L_0x18810e0, L_0x18a8d60, C4<1>, C4<1>;
L_0x18a8ea0 .functor AND 1, L_0x18a8dd0, v0x18a4960_0, C4<1>, C4<1>;
L_0x18a8ff0 .functor NOT 1, v0x18a46e0_0, C4<0>, C4<0>, C4<0>;
L_0x18a90a0 .functor AND 1, L_0x18a8ff0, v0x18a4780_0, C4<1>, C4<1>;
L_0x18a9110 .functor NOT 1, v0x18a4820_0, C4<0>, C4<0>, C4<0>;
L_0x18a91d0 .functor AND 1, L_0x18a90a0, L_0x18a9110, C4<1>, C4<1>;
L_0x18a92e0 .functor NOT 1, v0x18a4960_0, C4<0>, C4<0>, C4<0>;
L_0x18a93b0 .functor AND 1, L_0x18a91d0, L_0x18a92e0, C4<1>, C4<1>;
L_0x18a9470 .functor OR 1, L_0x18a8ea0, L_0x18a93b0, C4<0>, C4<0>;
L_0x18a95f0 .functor NOT 1, v0x18a46e0_0, C4<0>, C4<0>, C4<0>;
L_0x18a9660 .functor AND 1, L_0x18a95f0, v0x18a4780_0, C4<1>, C4<1>;
L_0x18a9580 .functor AND 1, L_0x18a9660, v0x18a4820_0, C4<1>, C4<1>;
L_0x18a97f0 .functor NOT 1, v0x18a4960_0, C4<0>, C4<0>, C4<0>;
L_0x18a98f0 .functor AND 1, L_0x18a9580, L_0x18a97f0, C4<1>, C4<1>;
L_0x18a9a00 .functor OR 1, L_0x18a9470, L_0x18a98f0, C4<0>, C4<0>;
L_0x18a9bb0 .functor NOT 1, v0x18a46e0_0, C4<0>, C4<0>, C4<0>;
L_0x18a9c20 .functor AND 1, L_0x18a9bb0, v0x18a4780_0, C4<1>, C4<1>;
L_0x18a9ea0 .functor AND 1, L_0x18a9c20, v0x18a4820_0, C4<1>, C4<1>;
L_0x18aa070 .functor AND 1, L_0x18a9ea0, v0x18a4960_0, C4<1>, C4<1>;
L_0x18aa1f0 .functor OR 1, L_0x18a9a00, L_0x18aa070, C4<0>, C4<0>;
L_0x18aa300 .functor NOT 1, v0x18a4780_0, C4<0>, C4<0>, C4<0>;
L_0x18aa440 .functor AND 1, v0x18a46e0_0, L_0x18aa300, C4<1>, C4<1>;
L_0x18aa610 .functor AND 1, L_0x18aa440, v0x18a4820_0, C4<1>, C4<1>;
L_0x18aa7b0 .functor NOT 1, v0x18a4960_0, C4<0>, C4<0>, C4<0>;
L_0x18aa930 .functor AND 1, L_0x18aa610, L_0x18aa7b0, C4<1>, C4<1>;
L_0x18aab30 .functor OR 1, L_0x18aa1f0, L_0x18aa930, C4<0>, C4<0>;
L_0x18aac40 .functor NOT 1, v0x18a4780_0, C4<0>, C4<0>, C4<0>;
L_0x18aadb0 .functor AND 1, v0x18a46e0_0, L_0x18aac40, C4<1>, C4<1>;
L_0x18aae70 .functor AND 1, L_0x18aadb0, v0x18a4820_0, C4<1>, C4<1>;
L_0x18ab040 .functor AND 1, L_0x18aae70, v0x18a4960_0, C4<1>, C4<1>;
L_0x18ab100 .functor OR 1, L_0x18aab30, L_0x18ab040, C4<0>, C4<0>;
L_0x18ab330 .functor AND 1, v0x18a46e0_0, v0x18a4780_0, C4<1>, C4<1>;
L_0x18ab3a0 .functor NOT 1, v0x18a4820_0, C4<0>, C4<0>, C4<0>;
L_0x18ab540 .functor AND 1, L_0x18ab330, L_0x18ab3a0, C4<1>, C4<1>;
L_0x18ab650 .functor AND 1, L_0x18ab540, v0x18a4960_0, C4<1>, C4<1>;
L_0x18ab850 .functor OR 1, L_0x18ab100, L_0x18ab650, C4<0>, C4<0>;
L_0x18ab960 .functor AND 1, v0x18a46e0_0, v0x18a4780_0, C4<1>, C4<1>;
L_0x18abb20 .functor AND 1, L_0x18ab960, v0x18a4820_0, C4<1>, C4<1>;
L_0x18abbe0 .functor AND 1, L_0x18abb20, v0x18a4960_0, C4<1>, C4<1>;
L_0x18abe00 .functor OR 1, L_0x18ab850, L_0x18abbe0, C4<0>, C4<0>;
v0x18a4f40_0 .net *"_ivl_0", 0 0, L_0x1875890;  1 drivers
v0x18a5020_0 .net *"_ivl_10", 0 0, L_0x18a8ff0;  1 drivers
v0x18a5100_0 .net *"_ivl_12", 0 0, L_0x18a90a0;  1 drivers
v0x18a51f0_0 .net *"_ivl_14", 0 0, L_0x18a9110;  1 drivers
v0x18a52d0_0 .net *"_ivl_16", 0 0, L_0x18a91d0;  1 drivers
v0x18a5400_0 .net *"_ivl_18", 0 0, L_0x18a92e0;  1 drivers
v0x18a54e0_0 .net *"_ivl_2", 0 0, L_0x18810e0;  1 drivers
v0x18a55c0_0 .net *"_ivl_20", 0 0, L_0x18a93b0;  1 drivers
v0x18a56a0_0 .net *"_ivl_22", 0 0, L_0x18a9470;  1 drivers
v0x18a5780_0 .net *"_ivl_24", 0 0, L_0x18a95f0;  1 drivers
v0x18a5860_0 .net *"_ivl_26", 0 0, L_0x18a9660;  1 drivers
v0x18a5940_0 .net *"_ivl_28", 0 0, L_0x18a9580;  1 drivers
v0x18a5a20_0 .net *"_ivl_30", 0 0, L_0x18a97f0;  1 drivers
v0x18a5b00_0 .net *"_ivl_32", 0 0, L_0x18a98f0;  1 drivers
v0x18a5be0_0 .net *"_ivl_34", 0 0, L_0x18a9a00;  1 drivers
v0x18a5cc0_0 .net *"_ivl_36", 0 0, L_0x18a9bb0;  1 drivers
v0x18a5da0_0 .net *"_ivl_38", 0 0, L_0x18a9c20;  1 drivers
v0x18a5e80_0 .net *"_ivl_4", 0 0, L_0x18a8d60;  1 drivers
v0x18a5f60_0 .net *"_ivl_40", 0 0, L_0x18a9ea0;  1 drivers
v0x18a6040_0 .net *"_ivl_42", 0 0, L_0x18aa070;  1 drivers
v0x18a6120_0 .net *"_ivl_44", 0 0, L_0x18aa1f0;  1 drivers
v0x18a6200_0 .net *"_ivl_46", 0 0, L_0x18aa300;  1 drivers
v0x18a62e0_0 .net *"_ivl_48", 0 0, L_0x18aa440;  1 drivers
v0x18a63c0_0 .net *"_ivl_50", 0 0, L_0x18aa610;  1 drivers
v0x18a64a0_0 .net *"_ivl_52", 0 0, L_0x18aa7b0;  1 drivers
v0x18a6580_0 .net *"_ivl_54", 0 0, L_0x18aa930;  1 drivers
v0x18a6660_0 .net *"_ivl_56", 0 0, L_0x18aab30;  1 drivers
v0x18a6740_0 .net *"_ivl_58", 0 0, L_0x18aac40;  1 drivers
v0x18a6820_0 .net *"_ivl_6", 0 0, L_0x18a8dd0;  1 drivers
v0x18a6900_0 .net *"_ivl_60", 0 0, L_0x18aadb0;  1 drivers
v0x18a69e0_0 .net *"_ivl_62", 0 0, L_0x18aae70;  1 drivers
v0x18a6ac0_0 .net *"_ivl_64", 0 0, L_0x18ab040;  1 drivers
v0x18a6ba0_0 .net *"_ivl_66", 0 0, L_0x18ab100;  1 drivers
v0x18a6e90_0 .net *"_ivl_68", 0 0, L_0x18ab330;  1 drivers
v0x18a6f70_0 .net *"_ivl_70", 0 0, L_0x18ab3a0;  1 drivers
v0x18a7050_0 .net *"_ivl_72", 0 0, L_0x18ab540;  1 drivers
v0x18a7130_0 .net *"_ivl_74", 0 0, L_0x18ab650;  1 drivers
v0x18a7210_0 .net *"_ivl_76", 0 0, L_0x18ab850;  1 drivers
v0x18a72f0_0 .net *"_ivl_78", 0 0, L_0x18ab960;  1 drivers
v0x18a73d0_0 .net *"_ivl_8", 0 0, L_0x18a8ea0;  1 drivers
v0x18a74b0_0 .net *"_ivl_80", 0 0, L_0x18abb20;  1 drivers
v0x18a7590_0 .net *"_ivl_82", 0 0, L_0x18abbe0;  1 drivers
v0x18a7670_0 .net "a", 0 0, v0x18a46e0_0;  alias, 1 drivers
v0x18a7710_0 .net "b", 0 0, v0x18a4780_0;  alias, 1 drivers
v0x18a7800_0 .net "c", 0 0, v0x18a4820_0;  alias, 1 drivers
v0x18a78f0_0 .net "d", 0 0, v0x18a4960_0;  alias, 1 drivers
v0x18a79e0_0 .net "q", 0 0, L_0x18abe00;  alias, 1 drivers
S_0x18a7b40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1874fa0;
 .timescale -12 -12;
E_0x186fd10 .event anyedge, v0x18a87f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18a87f0_0;
    %nor/r;
    %assign/vec4 v0x18a87f0_0, 0;
    %wait E_0x186fd10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18a3e90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18a4960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a4820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a4780_0, 0;
    %assign/vec4 v0x18a46e0_0, 0;
    %wait E_0x18599f0;
    %wait E_0x18701c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18a4960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a4820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a4780_0, 0;
    %assign/vec4 v0x18a46e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x186ff70;
    %load/vec4 v0x18a46e0_0;
    %load/vec4 v0x18a4780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18a4820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18a4960_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18a4960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a4820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a4780_0, 0;
    %assign/vec4 v0x18a46e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18a44e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x186ff70;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18a4960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a4820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a4780_0, 0;
    %assign/vec4 v0x18a46e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1874fa0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a84d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a87f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1874fa0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18a84d0_0;
    %inv;
    %store/vec4 v0x18a84d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1874fa0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18a48c0_0, v0x18a8950_0, v0x18a82f0_0, v0x18a8390_0, v0x18a8430_0, v0x18a8570_0, v0x18a86b0_0, v0x18a8610_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1874fa0;
T_7 ;
    %load/vec4 v0x18a8750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18a8750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18a8750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18a8750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18a8750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18a8750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18a8750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1874fa0;
T_8 ;
    %wait E_0x186ff70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18a8750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a8750_0, 4, 32;
    %load/vec4 v0x18a8890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18a8750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a8750_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18a8750_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a8750_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18a86b0_0;
    %load/vec4 v0x18a86b0_0;
    %load/vec4 v0x18a8610_0;
    %xor;
    %load/vec4 v0x18a86b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18a8750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a8750_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18a8750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a8750_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth1/human/circuit4/iter0/response0/top_module.sv";
