// Seed: 1195388514
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input  logic   id_0,
    input  supply1 id_1,
    output logic   id_2
);
  always @(1 or id_1) begin
    id_2 <= id_0;
  end
  module_0();
endmodule
module module_2 (
    output tri id_0,
    output tri0 id_1
    , id_13,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wor id_11
);
  wire id_14 = ~id_13;
  module_0();
endmodule
