library ieee;
use ieee.std_logic_1164.all;

entity JKFlipFlop is
    port (
        J: in std_logic;
        K: in std_logic;
        Clk: in std_logic;
        Q: buffer std_logic
    );
end entity JKFlipFlop;

architecture LogicOperation of JKFlipFlop is
    signal QNot: std_logic := '1';
    signal QTemp: std_logic;
begin
    process (J, K, Clk)
    begin
        if (Clk'EVENT and Clk = '1') then
            if J = '1' and K = '0' then
                QTemp <= '1';
            elsif J = '0' and K = '1' then
                QTemp <= '0';
            elsif J = '1' and K = '1' then
                QTemp <= QNot;
            end if;
        end if;
    end process;
    
    Q <= QTemp;
    QNot <= not Q;
end architecture LogicOperation;
