// Seed: 620335462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd72,
    parameter id_13 = 32'd72,
    parameter id_35 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34
);
  inout wire id_34;
  inout wire id_33;
  input wire id_32;
  output wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout logic [7:0] id_14;
  input wire _id_13;
  output wire id_12;
  inout logic [7:0] id_11;
  output wire _id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : -1] _id_35[-1  ==  (  1  ) : id_10];
  ;
  wire id_36;
  wire [id_35 : 1] id_37;
  module_0 modCall_1 (
      id_36,
      id_21,
      id_29,
      id_24,
      id_25,
      id_36
  );
  assign id_11[id_13] = -1;
  wire id_38;
  assign id_14[1'b0] = -1'b0;
endmodule
