{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628589134266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628589134267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 15:22:14 2021 " "Processing started: Tue Aug 10 15:22:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628589134267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589134267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Homework-1 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Homework-1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589134267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628589134453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628589134453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA " "Found design unit 1: FA" {  } { { "full_adder.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/full_adder.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Full_Adder-Struct " "Found design unit 2: Full_Adder-Struct" {  } { { "full_adder.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/full_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140031 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "full_adder.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/full_adder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589140031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/gates.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589140032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench.vhd " "Can't analyze file -- file testbench.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1628589140034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/DUT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140035 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589140035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_Adder-Struct " "Found design unit 1: Four_bit_Adder-Struct" {  } { { "Four_bit_Adder.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/Four_bit_Adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140035 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Adder " "Found entity 1: Four_bit_Adder" {  } { { "Four_bit_Adder.vhd" "" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/Four_bit_Adder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628589140035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589140035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628589140055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Adder Four_bit_Adder:add_instance " "Elaborating entity \"Four_bit_Adder\" for hierarchy \"Four_bit_Adder:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/DUT.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628589140062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Four_bit_Adder:add_instance\|Full_Adder:fa1 " "Elaborating entity \"Full_Adder\" for hierarchy \"Four_bit_Adder:add_instance\|Full_Adder:fa1\"" {  } { { "Four_bit_Adder.vhd" "fa1" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/Four_bit_Adder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628589140068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER Four_bit_Adder:add_instance\|Full_Adder:fa1\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"Four_bit_Adder:add_instance\|Full_Adder:fa1\|HALF_ADDER:ha\"" {  } { { "full_adder.vhd" "ha" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/full_adder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628589140075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 Four_bit_Adder:add_instance\|Full_Adder:fa1\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"Four_bit_Adder:add_instance\|Full_Adder:fa1\|AND_2:a1\"" {  } { { "full_adder.vhd" "a1" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/full_adder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628589140080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 Four_bit_Adder:add_instance\|Full_Adder:fa1\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"Four_bit_Adder:add_instance\|Full_Adder:fa1\|OR_2:o1\"" {  } { { "full_adder.vhd" "o1" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/full_adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628589140083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 Four_bit_Adder:add_instance\|Full_Adder:fa1\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"Four_bit_Adder:add_instance\|Full_Adder:fa1\|XOR_2:x1\"" {  } { { "full_adder.vhd" "x1" { Text "D:/IITB/Semester - 3/EE214/Homework/Homework - 1/full_adder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628589140086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628589140237 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628589140237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628589140237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628589140237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628589140260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 15:22:20 2021 " "Processing ended: Tue Aug 10 15:22:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628589140260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628589140260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628589140260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628589140260 ""}
