/home/dave/lscc/iCEcube2.2020.12/synpbase/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synlog/report/ball_absolute_mv_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.edf   -autoconstraint  -freq 1.000   /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_prem.srd  -sap  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.sap  -otap  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.tap  -omap  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.map  -devicelib  /home/dave/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v  -sap  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.sap  -ologparam  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/syntmp/ball_absolute_mv.plg  -osyn  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.srm  -prjdir  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/  -prjname  ball_absolute_mv_syn  -log  /home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synlog/ball_absolute_mv_fpga_mapper.srr 
rc:1 success:1 runtime:1
file:/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.edf|io:o|time:1627630804|size:192517|exec:0
file:/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synwork/ball_absolute_mv_prem.srd|io:i|time:1627630803|size:17444|exec:0
file:/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.sap|io:o|time:1627630803|size:1367|exec:0
file:/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.tap|io:o|time:0|size:0|exec:0
file:/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.map|io:o|time:1627630804|size:27|exec:0
file:/home/dave/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v|io:i|time:1616474280|size:220434|exec:0
file:/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.sap|io:o|time:1627630803|size:1367|exec:0
file:/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/syntmp/ball_absolute_mv.plg|io:o|time:1627630804|size:638|exec:0
file:/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/ball_absolute_mv.srm|io:o|time:1627630804|size:16070|exec:0
file:/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/lattice/ball_absolute_mv_Implmnt/synlog/ball_absolute_mv_fpga_mapper.srr|io:o|time:1627630804|size:31735|exec:0
file:/home/dave/lscc/iCEcube2.2020.12/synpbase/linux_a_64/m_generic|io:i|time:1614879349|size:32925640|exec:1
file:/home/dave/lscc/iCEcube2.2020.12/synpbase/bin/m_generic|io:i|time:1616474276|size:347|exec:1
