Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug  1 19:10:53 2025
| Host         : BEN-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-16   Warning   Address collision              16          
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.187        0.000                      0                 1255        0.072        0.000                      0                 1255       40.410        0.000                       0                   359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            66.187        0.000                      0                 1255        0.072        0.000                      0                 1255       40.410        0.000                       0                   359  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       66.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.187ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.259ns  (logic 6.304ns (36.526%)  route 10.955ns (63.474%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.971    10.476    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I3_O)        0.124    10.600 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.663    12.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y126        LUT3 (Prop_lut3_I0_O)        0.150    12.413 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           1.283    13.696    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y125        LUT4 (Prop_lut4_I3_O)        0.350    14.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.732    14.778    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.508    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.730 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.765    16.495    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X4Y124         LUT5 (Prop_lut5_I1_O)        0.299    16.794 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.530    17.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X5Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.722 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.009    17.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.845 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.211    19.057    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I3_O)        0.124    19.181 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_7/O
                         net (fo=2, routed)           0.679    19.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I2_O)        0.124    19.984 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.668    20.651    processor/stage_IFID/op_out1
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.124    20.775 r  processor/stage_IFID/operation_result[7]_i_11/O
                         net (fo=8, routed)           1.071    21.847    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[1]
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124    21.971 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_3/O
                         net (fo=1, routed)           0.306    22.277    processor/stage_IFID/operation_result_reg[2]
    SLICE_X2Y124         LUT6 (Prop_lut6_I4_O)        0.124    22.401 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    22.401    processor/stage_EX/operation_result_reg[7]_0[2]
    SLICE_X2Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.666    88.361    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.186    88.547    
                         clock uncertainty           -0.035    88.511    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)        0.077    88.588    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                         88.588    
                         arrival time                         -22.401    
  -------------------------------------------------------------------
                         slack                                 66.187    

Slack (MET) :             66.215ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 6.304ns (36.682%)  route 10.881ns (63.317%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.971    10.476    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I3_O)        0.124    10.600 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.663    12.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y126        LUT3 (Prop_lut3_I0_O)        0.150    12.413 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           1.283    13.696    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y125        LUT4 (Prop_lut4_I3_O)        0.350    14.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.732    14.778    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.508    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.730 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.765    16.495    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X4Y124         LUT5 (Prop_lut5_I1_O)        0.299    16.794 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.530    17.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X5Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.722 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.009    17.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.845 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.211    19.057    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I3_O)        0.124    19.181 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_7/O
                         net (fo=2, routed)           0.679    19.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I2_O)        0.124    19.984 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.668    20.651    processor/stage_IFID/op_out1
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.124    20.775 r  processor/stage_IFID/operation_result[7]_i_11/O
                         net (fo=8, routed)           0.741    21.516    processor/stage_IFID/IFID_reg_reg[33]_1
    SLICE_X0Y124         LUT5 (Prop_lut5_I1_O)        0.124    21.640 r  processor/stage_IFID/operation_result[4]_i_3/O
                         net (fo=1, routed)           0.563    22.203    processor/stage_IFID/operation_result[4]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I4_O)        0.124    22.327 r  processor/stage_IFID/operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    22.327    processor/stage_EX/operation_result_reg[7]_0[4]
    SLICE_X3Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.666    88.361    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.186    88.547    
                         clock uncertainty           -0.035    88.511    
    SLICE_X3Y124         FDRE (Setup_fdre_C_D)        0.031    88.542    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                         88.542    
                         arrival time                         -22.327    
  -------------------------------------------------------------------
                         slack                                 66.215    

Slack (MET) :             66.265ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.181ns  (logic 6.304ns (36.692%)  route 10.877ns (63.308%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.971    10.476    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I3_O)        0.124    10.600 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.663    12.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y126        LUT3 (Prop_lut3_I0_O)        0.150    12.413 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           1.283    13.696    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y125        LUT4 (Prop_lut4_I3_O)        0.350    14.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.732    14.778    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.508    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.730 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.765    16.495    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X4Y124         LUT5 (Prop_lut5_I1_O)        0.299    16.794 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.530    17.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X5Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.722 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.009    17.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.845 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.211    19.057    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I3_O)        0.124    19.181 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_7/O
                         net (fo=2, routed)           0.679    19.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I2_O)        0.124    19.984 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.668    20.651    processor/stage_IFID/op_out1
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.124    20.775 r  processor/stage_IFID/operation_result[7]_i_11/O
                         net (fo=8, routed)           0.620    21.395    processor/stage_IFID/IFID_reg_reg[33]_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.124    21.519 r  processor/stage_IFID/operation_result[5]_i_4/O
                         net (fo=1, routed)           0.680    22.199    processor/stage_IFID/operation_result[5]_i_4_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I3_O)        0.124    22.323 r  processor/stage_IFID/operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    22.323    processor/stage_EX/operation_result_reg[7]_0[5]
    SLICE_X2Y125         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.666    88.361    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.186    88.547    
                         clock uncertainty           -0.035    88.511    
    SLICE_X2Y125         FDRE (Setup_fdre_C_D)        0.077    88.588    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                         88.588    
                         arrival time                         -22.323    
  -------------------------------------------------------------------
                         slack                                 66.265    

Slack (MET) :             66.376ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.025ns  (logic 6.304ns (37.029%)  route 10.721ns (62.971%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.971    10.476    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I3_O)        0.124    10.600 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.663    12.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y126        LUT3 (Prop_lut3_I0_O)        0.150    12.413 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           1.283    13.696    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y125        LUT4 (Prop_lut4_I3_O)        0.350    14.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.732    14.778    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.508    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.730 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.765    16.495    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X4Y124         LUT5 (Prop_lut5_I1_O)        0.299    16.794 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.530    17.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X5Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.722 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.009    17.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.845 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.211    19.057    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I3_O)        0.124    19.181 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_7/O
                         net (fo=2, routed)           0.679    19.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I2_O)        0.124    19.984 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.668    20.651    processor/stage_IFID/op_out1
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.124    20.775 r  processor/stage_IFID/operation_result[7]_i_11/O
                         net (fo=8, routed)           0.851    21.627    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[1]
    SLICE_X2Y123         LUT6 (Prop_lut6_I1_O)        0.124    21.751 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_3/O
                         net (fo=1, routed)           0.292    22.043    processor/stage_IFID/operation_result_reg[1]
    SLICE_X3Y124         LUT6 (Prop_lut6_I4_O)        0.124    22.167 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    22.167    processor/stage_EX/operation_result_reg[7]_0[1]
    SLICE_X3Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.666    88.361    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.186    88.547    
                         clock uncertainty           -0.035    88.511    
    SLICE_X3Y124         FDRE (Setup_fdre_C_D)        0.031    88.542    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                         88.542    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 66.376    

Slack (MET) :             66.423ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.980ns  (logic 6.304ns (37.127%)  route 10.676ns (62.873%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.971    10.476    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I3_O)        0.124    10.600 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.663    12.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y126        LUT3 (Prop_lut3_I0_O)        0.150    12.413 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           1.283    13.696    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y125        LUT4 (Prop_lut4_I3_O)        0.350    14.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.732    14.778    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.508    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.730 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.765    16.495    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X4Y124         LUT5 (Prop_lut5_I1_O)        0.299    16.794 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.530    17.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X5Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.722 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.009    17.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.845 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.211    19.057    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I3_O)        0.124    19.181 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_7/O
                         net (fo=2, routed)           0.679    19.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I2_O)        0.124    19.984 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.664    20.647    processor/stage_IFID/op_out1
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.124    20.771 r  processor/stage_IFID/operation_result[5]_i_2/O
                         net (fo=8, routed)           0.703    21.475    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124    21.599 r  processor/stage_IFID/operation_result[7]_i_5/O
                         net (fo=1, routed)           0.399    21.998    processor/stage_IFID/operation_result[7]_i_5_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124    22.122 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    22.122    processor/stage_EX/operation_result_reg[7]_0[7]
    SLICE_X3Y126         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.668    88.363    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.186    88.549    
                         clock uncertainty           -0.035    88.513    
    SLICE_X3Y126         FDRE (Setup_fdre_C_D)        0.031    88.544    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                         88.544    
                         arrival time                         -22.122    
  -------------------------------------------------------------------
                         slack                                 66.423    

Slack (MET) :             66.517ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.883ns  (logic 6.304ns (37.340%)  route 10.579ns (62.660%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.971    10.476    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I3_O)        0.124    10.600 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.663    12.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y126        LUT3 (Prop_lut3_I0_O)        0.150    12.413 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           1.283    13.696    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y125        LUT4 (Prop_lut4_I3_O)        0.350    14.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.732    14.778    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.508    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.730 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.765    16.495    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X4Y124         LUT5 (Prop_lut5_I1_O)        0.299    16.794 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.530    17.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X5Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.722 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.009    17.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.845 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.211    19.057    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I3_O)        0.124    19.181 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_7/O
                         net (fo=2, routed)           0.679    19.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I2_O)        0.124    19.984 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.664    20.647    processor/stage_IFID/op_out1
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.124    20.771 r  processor/stage_IFID/operation_result[5]_i_2/O
                         net (fo=8, routed)           0.702    21.473    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I2_O)        0.124    21.597 r  processor/stage_IFID/operation_result[6]_i_3/O
                         net (fo=1, routed)           0.304    21.901    processor/stage_IFID/operation_result[6]_i_3_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.124    22.025 r  processor/stage_IFID/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    22.025    processor/stage_EX/operation_result_reg[7]_0[6]
    SLICE_X3Y126         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.668    88.363    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.186    88.549    
                         clock uncertainty           -0.035    88.513    
    SLICE_X3Y126         FDRE (Setup_fdre_C_D)        0.029    88.542    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                         88.542    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                 66.517    

Slack (MET) :             66.575ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.824ns  (logic 6.304ns (37.471%)  route 10.520ns (62.529%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.971    10.476    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I3_O)        0.124    10.600 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.663    12.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y126        LUT3 (Prop_lut3_I0_O)        0.150    12.413 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           1.283    13.696    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y125        LUT4 (Prop_lut4_I3_O)        0.350    14.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.732    14.778    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.508    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.730 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.765    16.495    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X4Y124         LUT5 (Prop_lut5_I1_O)        0.299    16.794 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.530    17.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X5Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.722 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.009    17.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.845 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.211    19.057    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I3_O)        0.124    19.181 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_7/O
                         net (fo=2, routed)           0.679    19.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I2_O)        0.124    19.984 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.664    20.647    processor/stage_IFID/op_out1
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.124    20.771 r  processor/stage_IFID/operation_result[5]_i_2/O
                         net (fo=8, routed)           0.518    21.289    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I2_O)        0.124    21.413 r  processor/stage_IFID/operation_result[0]_i_6/O
                         net (fo=1, routed)           0.429    21.842    processor/stage_IFID/operation_result[0]_i_6_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I4_O)        0.124    21.966 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    21.966    processor/stage_EX/operation_result_reg[7]_0[0]
    SLICE_X3Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.666    88.361    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.186    88.547    
                         clock uncertainty           -0.035    88.511    
    SLICE_X3Y124         FDRE (Setup_fdre_C_D)        0.029    88.540    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                         88.540    
                         arrival time                         -21.966    
  -------------------------------------------------------------------
                         slack                                 66.575    

Slack (MET) :             66.732ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.720ns  (logic 6.304ns (37.703%)  route 10.416ns (62.297%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.971    10.476    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I3_O)        0.124    10.600 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.663    12.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y126        LUT3 (Prop_lut3_I0_O)        0.150    12.413 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           1.283    13.696    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y125        LUT4 (Prop_lut4_I3_O)        0.350    14.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.732    14.778    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.508    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.730 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.765    16.495    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X4Y124         LUT5 (Prop_lut5_I1_O)        0.299    16.794 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.530    17.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X5Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.722 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.009    17.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.845 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.211    19.057    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I3_O)        0.124    19.181 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_7/O
                         net (fo=2, routed)           0.679    19.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I2_O)        0.124    19.984 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.668    20.651    processor/stage_IFID/op_out1
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.124    20.775 r  processor/stage_IFID/operation_result[7]_i_11/O
                         net (fo=8, routed)           0.503    21.278    processor/stage_IFID/IFID_reg_reg[33]_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.124    21.402 r  processor/stage_IFID/operation_result[3]_i_3/O
                         net (fo=1, routed)           0.336    21.738    processor/stage_IFID/operation_result[3]_i_3_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.124    21.862 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    21.862    processor/stage_EX/operation_result_reg[7]_0[3]
    SLICE_X2Y123         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.668    88.363    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.186    88.549    
                         clock uncertainty           -0.035    88.513    
    SLICE_X2Y123         FDRE (Setup_fdre_C_D)        0.081    88.594    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                         88.594    
                         arrival time                         -21.862    
  -------------------------------------------------------------------
                         slack                                 66.732    

Slack (MET) :             68.833ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.641ns  (logic 3.923ns (28.758%)  route 9.718ns (71.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 88.165 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 r  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.971    10.476    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I3_O)        0.124    10.600 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.663    12.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y126        LUT3 (Prop_lut3_I0_O)        0.150    12.413 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           1.442    13.855    processor/stage_EX/op2_din_EX[3]
    SLICE_X10Y124        LUT2 (Prop_lut2_I1_O)        0.352    14.207 r  processor/stage_EX/memory_file_reg_0_0_i_13/O
                         net (fo=16, routed)          4.576    18.783    processor/data_mem/data_rd_addr0[3]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.470    88.165    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                         clock pessimism              0.257    88.422    
                         clock uncertainty           -0.035    88.387    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.770    87.617    processor/data_mem/memory_file_reg_0_2
  -------------------------------------------------------------------
                         required time                         87.617    
                         arrival time                         -18.783    
  -------------------------------------------------------------------
                         slack                                 68.833    

Slack (MET) :             69.182ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 3.923ns (29.489%)  route 9.380ns (70.511%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 88.162 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598     5.142    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 r  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.971    10.476    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X7Y121         LUT6 (Prop_lut6_I3_O)        0.124    10.600 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.663    12.263    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y126        LUT3 (Prop_lut3_I0_O)        0.150    12.413 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           1.442    13.855    processor/stage_EX/op2_din_EX[3]
    SLICE_X10Y124        LUT2 (Prop_lut2_I1_O)        0.352    14.207 r  processor/stage_EX/memory_file_reg_0_0_i_13/O
                         net (fo=16, routed)          4.238    18.445    processor/data_mem/data_rd_addr0[3]
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.467    88.162    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_2/CLKBWRCLK
                         clock pessimism              0.271    88.433    
                         clock uncertainty           -0.035    88.398    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.770    87.628    processor/data_mem/memory_file_reg_1_2
  -------------------------------------------------------------------
                         required time                         87.628    
                         arrival time                         -18.445    
  -------------------------------------------------------------------
                         slack                                 69.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.265%)  route 0.170ns (54.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.633     1.537    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  processor/stage_EX/data_wr_addr_reg[5]/Q
                         net (fo=16, routed)          0.170     1.849    processor/data_mem/ADDRARDADDR[5]
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.949     2.098    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKARDCLK
                         clock pessimism             -0.504     1.594    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.777    processor/data_mem/memory_file_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_7/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.762%)  route 0.172ns (51.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.634     1.538    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  processor/stage_EX/data_wr_addr_reg[15]/Q
                         net (fo=16, routed)          0.172     1.874    processor/data_mem/ADDRARDADDR[15]
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.949     2.098    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKARDCLK
                         clock pessimism             -0.504     1.594    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.774    processor/data_mem/memory_file_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.932%)  route 0.231ns (62.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.634     1.538    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X11Y126        FDRE                                         r  processor/stage_EX/data_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.141     1.679 r  processor/stage_EX/data_wr_addr_reg[2]/Q
                         net (fo=16, routed)          0.231     1.910    processor/data_mem/ADDRARDADDR[2]
    RAMB36_X0Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.952     2.101    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKARDCLK
                         clock pessimism             -0.483     1.618    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.801    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.372%)  route 0.242ns (59.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.638     1.542    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.164     1.706 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=88, routed)          0.242     1.948    processor/reg_file/reg_file_reg_r3_0_7_6_7/A2
    SLICE_X8Y129         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.910     2.060    processor/reg_file/reg_file_reg_r3_0_7_6_7/WCLK
    SLICE_X8Y129         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/DP/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X8Y129         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.830    processor/reg_file/reg_file_reg_r3_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.372%)  route 0.242ns (59.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.638     1.542    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.164     1.706 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=88, routed)          0.242     1.948    processor/reg_file/reg_file_reg_r3_0_7_6_7/A2
    SLICE_X8Y129         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.910     2.060    processor/reg_file/reg_file_reg_r3_0_7_6_7/WCLK
    SLICE_X8Y129         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7/SP/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X8Y129         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.830    processor/reg_file/reg_file_reg_r3_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.372%)  route 0.242ns (59.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.638     1.542    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.164     1.706 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=88, routed)          0.242     1.948    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/A2
    SLICE_X8Y129         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.910     2.060    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/WCLK
    SLICE_X8Y129         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X8Y129         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.830    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.372%)  route 0.242ns (59.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.638     1.542    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.164     1.706 r  processor/stage_EX/destination_reg_addr_reg[2]/Q
                         net (fo=88, routed)          0.242     1.948    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/A2
    SLICE_X8Y129         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.910     2.060    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/WCLK
    SLICE_X8Y129         RAMD32                                       r  processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X8Y129         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.830    processor/reg_file/reg_file_reg_r3_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.634     1.538    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  processor/stage_EX/data_wr_addr_reg[1]/Q
                         net (fo=16, routed)          0.222     1.901    processor/data_mem/ADDRARDADDR[1]
    RAMB36_X0Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.952     2.101    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKARDCLK
                         clock pessimism             -0.504     1.597    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.780    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.196%)  route 0.326ns (69.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.667     1.571    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X5Y131         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=88, routed)          0.326     2.038    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X2Y129         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.939     2.089    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X2Y129         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/CLK
                         clock pessimism             -0.483     1.605    
    SLICE_X2Y129         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.915    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.196%)  route 0.326ns (69.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.667     1.571    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X5Y131         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=88, routed)          0.326     2.038    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X2Y129         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.939     2.089    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X2Y129         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK
                         clock pessimism             -0.483     1.605    
    SLICE_X2Y129         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.915    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y22  processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y16  processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y14  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y18  processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y18  processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y27  processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y20  processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y24  processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y23  processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y17  processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y128  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.563ns  (logic 4.519ns (42.786%)  route 6.043ns (57.214%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.792     5.336    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.478     5.814 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=17, routed)          1.104     6.918    processor/stage_EX/EX_reg[8]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.329     7.247 r  processor/stage_EX/pio_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.940    12.186    pio_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.712    15.899 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.899    pio[3]
    K3                                                                r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.384ns  (logic 4.512ns (43.456%)  route 5.871ns (56.544%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.792     5.336    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.478     5.814 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=17, routed)          1.248     7.062    processor/stage_EX/EX_reg[8]
    SLICE_X7Y120         LUT2 (Prop_lut2_I0_O)        0.329     7.391 r  processor/stage_EX/pio_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.624    12.014    pio_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.705    15.720 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.720    pio[1]
    L3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 4.291ns (42.199%)  route 5.878ns (57.801%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.792     5.336    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.478     5.814 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=17, routed)          1.248     7.062    processor/stage_EX/EX_reg[8]
    SLICE_X7Y120         LUT2 (Prop_lut2_I0_O)        0.301     7.363 r  processor/stage_EX/pio_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.630    11.993    pio_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512    15.505 r  pio_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.505    pio[0]
    M3                                                                r  pio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.958ns  (logic 4.380ns (43.981%)  route 5.578ns (56.019%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.789     5.333    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  processor/stage_EX/operation_result_reg[5]/Q
                         net (fo=4, routed)           1.338     7.189    processor/stage_EX/operation_result_reg_n_0_[5]
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.154     7.343 r  processor/stage_EX/pio_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.240    11.583    pio_OBUF[5]
    H1                   OBUF (Prop_obuf_I_O)         3.708    15.291 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.291    pio[5]
    H1                                                                r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.336ns  (logic 3.981ns (47.756%)  route 4.355ns (52.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.797     5.341    UART/transmitter/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           4.355    10.152    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.677 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.677    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.567ns  (logic 4.085ns (53.986%)  route 3.482ns (46.014%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.789     5.333    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  processor/stage_EX/operation_result_reg[4]/Q
                         net (fo=4, routed)           1.416     7.205    processor/stage_EX/operation_result_reg_n_0_[4]
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.329 r  processor/stage_EX/pio_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.066     9.395    pio_OBUF[4]
    C15                  OBUF (Prop_obuf_I_O)         3.505    12.900 r  pio_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.900    pio[4]
    C15                                                               r  pio[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.291ns (60.163%)  route 2.841ns (39.837%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.792     5.336    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.478     5.814 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=17, routed)          1.104     6.918    processor/stage_EX/EX_reg[8]
    SLICE_X3Y122         LUT2 (Prop_lut2_I0_O)        0.301     7.219 r  processor/stage_EX/pio_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.737     8.956    pio_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.512    12.468 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.468    pio[2]
    A16                                                               r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 4.083ns (58.521%)  route 2.894ns (41.479%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.791     5.335    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  processor/stage_EX/operation_result_reg[6]/Q
                         net (fo=4, routed)           0.829     6.620    processor/stage_EX/operation_result_reg_n_0_[6]
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  processor/stage_EX/pio_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     8.809    pio_OBUF[6]
    A15                  OBUF (Prop_obuf_I_O)         3.503    12.312 r  pio_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.312    pio[6]
    A15                                                               r  pio[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.720ns  (logic 4.337ns (64.530%)  route 2.384ns (35.470%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.791     5.335    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  processor/stage_EX/operation_result_reg[7]/Q
                         net (fo=4, routed)           0.851     6.642    processor/stage_EX/operation_result_reg_n_0_[7]
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.153     6.795 r  processor/stage_EX/pio_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.533     8.328    pio_OBUF[7]
    B15                  OBUF (Prop_obuf_I_O)         3.728    12.055 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.055    pio[7]
    B15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 4.086ns (66.841%)  route 2.027ns (33.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.796     5.340    UART/receiver/clk_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.419     5.759 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           2.027     7.786    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.667    11.453 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.453    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.375ns (74.326%)  route 0.475ns (25.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.666     1.570    UART/receiver/clk_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.128     1.698 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.475     2.173    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.247     3.421 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.421    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.422ns (70.494%)  route 0.595ns (29.506%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.662     1.566    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.730 r  processor/stage_EX/operation_result_reg[2]/Q
                         net (fo=4, routed)           0.216     1.946    processor/stage_EX/operation_result_reg_n_0_[2]
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.045     1.991 r  processor/stage_EX/pio_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.370    pio_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.583 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.583    pio[2]
    A16                                                               r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.538ns (75.588%)  route 0.497ns (24.412%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.665     1.569    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.148     1.717 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=17, routed)          0.211     1.928    processor/stage_EX/EX_reg[8]
    SLICE_X0Y127         LUT2 (Prop_lut2_I0_O)        0.099     2.027 r  processor/stage_EX/pio_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.286     2.313    pio_OBUF[7]
    B15                  OBUF (Prop_obuf_I_O)         1.291     3.603 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.603    pio[7]
    B15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.451ns (67.324%)  route 0.704ns (32.676%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.665     1.569    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.148     1.717 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=17, routed)          0.211     1.928    processor/stage_EX/EX_reg[8]
    SLICE_X0Y127         LUT2 (Prop_lut2_I0_O)        0.099     2.027 r  processor/stage_EX/pio_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.520    pio_OBUF[6]
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.725 r  pio_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.725    pio[6]
    A15                                                               r  pio[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.453ns (60.550%)  route 0.947ns (39.450%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.665     1.569    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.148     1.717 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=17, routed)          0.433     2.150    processor/stage_EX/EX_reg[8]
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.099     2.249 r  processor/stage_EX/pio_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.763    pio_OBUF[4]
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.969 r  pio_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.969    pio[4]
    C15                                                               r  pio[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.367ns (48.540%)  route 1.449ns (51.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.667     1.571    UART/transmitter/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.449     3.161    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.387 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.387    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.502ns  (logic 1.518ns (43.339%)  route 1.984ns (56.661%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.665     1.569    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.148     1.717 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=17, routed)          0.433     2.150    processor/stage_EX/EX_reg[8]
    SLICE_X3Y120         LUT2 (Prop_lut2_I0_O)        0.099     2.249 r  processor/stage_EX/pio_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.551     3.800    pio_OBUF[5]
    H1                   OBUF (Prop_obuf_I_O)         1.271     5.071 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.071    pio[5]
    H1                                                                r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.541ns  (logic 1.399ns (39.520%)  route 2.141ns (60.480%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.662     1.566    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  processor/stage_EX/operation_result_reg[0]/Q
                         net (fo=4, routed)           0.412     2.119    processor/stage_EX/operation_result_reg_n_0_[0]
    SLICE_X7Y120         LUT2 (Prop_lut2_I1_O)        0.045     2.164 r  processor/stage_EX/pio_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.729     3.894    pio_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.213     5.107 r  pio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.107    pio[0]
    M3                                                                r  pio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.615ns  (logic 1.451ns (40.151%)  route 2.164ns (59.849%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.662     1.566    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  processor/stage_EX/operation_result_reg[1]/Q
                         net (fo=4, routed)           0.419     2.126    processor/stage_EX/operation_result_reg_n_0_[1]
    SLICE_X7Y120         LUT2 (Prop_lut2_I1_O)        0.044     2.170 r  processor/stage_EX/pio_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.745     3.915    pio_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         1.266     5.181 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.181    pio[1]
    L3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.629ns  (logic 1.481ns (40.820%)  route 2.148ns (59.180%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.663     1.567    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  processor/stage_EX/operation_result_reg[3]/Q
                         net (fo=4, routed)           0.283     2.014    processor/stage_EX/operation_result_reg_n_0_[3]
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.044     2.058 r  processor/stage_EX/pio_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.923    pio_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.273     5.196 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.196    pio[3]
    K3                                                                r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           223 Endpoints
Min Delay           223 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.835ns  (logic 2.421ns (24.616%)  route 7.414ns (75.384%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.907     5.370    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I4_O)        0.124     5.494 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.819     6.313    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X7Y129         LUT2 (Prop_lut2_I1_O)        0.152     6.465 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.027     8.492    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y128        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.846 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.661     9.507    processor/programcounter/p_1_in0_out[0]
    SLICE_X11Y128        LUT6 (Prop_lut6_I5_O)        0.328     9.835 r  processor/programcounter/op1_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000     9.835    processor/stage_IFID/op1_dout_IFID_reg[0]_0
    SLICE_X11Y128        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.603     4.968    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.754ns  (logic 2.195ns (22.504%)  route 7.559ns (77.496%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.907     5.370    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I4_O)        0.124     5.494 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.819     6.313    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X7Y129         LUT2 (Prop_lut2_I1_O)        0.152     6.465 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.027     8.492    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y128        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.332     8.824 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.806     9.630    processor/programcounter/p_1_in0_out[1]
    SLICE_X9Y128         LUT6 (Prop_lut6_I5_O)        0.124     9.754 r  processor/programcounter/op1_dout_IFID[1]_i_1/O
                         net (fo=1, routed)           0.000     9.754    processor/stage_IFID/op1_dout_IFID_reg[1]_0
    SLICE_X9Y128         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.603     4.968    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.628ns  (logic 1.959ns (20.346%)  route 7.670ns (79.654%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.505     4.968    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y130         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  processor/programcounter/res_addr_out_IFID[2]_i_2/O
                         net (fo=7, routed)           1.068     6.160    processor/programcounter/prog_ctr_reg_rep_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I3_O)        0.124     6.284 r  processor/programcounter/op3_dout_IFID[7]_i_6/O
                         net (fo=3, routed)           1.057     7.341    processor/programcounter/op3_dout_IFID[7]_i_6_n_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I3_O)        0.124     7.465 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.040     9.504    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X11Y128        LUT6 (Prop_lut6_I1_O)        0.124     9.628 r  processor/programcounter/op1_dout_IFID[4]_i_1/O
                         net (fo=1, routed)           0.000     9.628    processor/stage_IFID/op1_dout_IFID_reg[4]_0
    SLICE_X11Y128        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.603     4.968    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.626ns  (logic 1.959ns (20.350%)  route 7.668ns (79.650%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.505     4.968    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y130         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  processor/programcounter/res_addr_out_IFID[2]_i_2/O
                         net (fo=7, routed)           1.068     6.160    processor/programcounter/prog_ctr_reg_rep_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I3_O)        0.124     6.284 r  processor/programcounter/op3_dout_IFID[7]_i_6/O
                         net (fo=3, routed)           1.057     7.341    processor/programcounter/op3_dout_IFID[7]_i_6_n_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I3_O)        0.124     7.465 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.038     9.502    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X11Y128        LUT6 (Prop_lut6_I1_O)        0.124     9.626 r  processor/programcounter/op1_dout_IFID[3]_i_1/O
                         net (fo=1, routed)           0.000     9.626    processor/stage_IFID/op1_dout_IFID_reg[3]_0
    SLICE_X11Y128        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.603     4.968    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.497ns  (logic 2.447ns (25.767%)  route 7.050ns (74.233%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.907     5.370    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I4_O)        0.124     5.494 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.819     6.313    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X7Y129         LUT2 (Prop_lut2_I1_O)        0.152     6.465 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.019     8.484    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X10Y128        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.360     8.844 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.305     9.149    processor/programcounter/p_1_in0_out[2]
    SLICE_X9Y128         LUT6 (Prop_lut6_I5_O)        0.348     9.497 r  processor/programcounter/op1_dout_IFID[2]_i_1/O
                         net (fo=1, routed)           0.000     9.497    processor/stage_IFID/op1_dout_IFID_reg[2]_0
    SLICE_X9Y128         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.603     4.968    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.461ns  (logic 1.959ns (20.705%)  route 7.503ns (79.295%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.505     4.968    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y130         LUT3 (Prop_lut3_I1_O)        0.124     5.092 r  processor/programcounter/res_addr_out_IFID[2]_i_2/O
                         net (fo=7, routed)           1.068     6.160    processor/programcounter/prog_ctr_reg_rep_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I3_O)        0.124     6.284 r  processor/programcounter/op3_dout_IFID[7]_i_6/O
                         net (fo=3, routed)           1.057     7.341    processor/programcounter/op3_dout_IFID[7]_i_6_n_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I3_O)        0.124     7.465 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.873     9.337    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X11Y128        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  processor/programcounter/op1_dout_IFID[5]_i_1/O
                         net (fo=1, routed)           0.000     9.461    processor/stage_IFID/op1_dout_IFID_reg[5]_0
    SLICE_X11Y128        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.603     4.968    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.387ns  (logic 1.959ns (20.869%)  route 7.428ns (79.131%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.907     5.370    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I4_O)        0.124     5.494 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.819     6.313    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X7Y129         LUT2 (Prop_lut2_I1_O)        0.124     6.437 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=27, routed)          1.669     8.106    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRA0
    SLICE_X6Y128         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.230 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMA_D1/O
                         net (fo=1, routed)           1.033     9.263    processor/programcounter/rd_data11[7]
    SLICE_X9Y129         LUT6 (Prop_lut6_I3_O)        0.124     9.387 r  processor/programcounter/op1_dout_IFID[7]_i_1/O
                         net (fo=1, routed)           0.000     9.387    processor/stage_IFID/op1_dout_IFID_reg[7]_1
    SLICE_X9Y129         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.604     4.969    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X9Y129         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.306ns  (logic 2.195ns (23.586%)  route 7.111ns (76.414%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.907     5.370    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I4_O)        0.124     5.494 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.819     6.313    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X7Y129         LUT2 (Prop_lut2_I1_O)        0.152     6.465 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          1.801     8.266    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRB1
    SLICE_X2Y129         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.332     8.598 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.584     9.182    processor/programcounter/rd_data11[15]
    SLICE_X4Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.306 r  processor/programcounter/op1_dout_IFID[15]_i_1/O
                         net (fo=1, routed)           0.000     9.306    processor/stage_IFID/op1_dout_IFID_reg[15]_0
    SLICE_X4Y129         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.671     5.036    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[15]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op3_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.284ns  (logic 2.214ns (23.847%)  route 7.070ns (76.153%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.505     4.968    processor/programcounter/btn_IBUF[0]
    SLICE_X7Y130         LUT3 (Prop_lut3_I1_O)        0.124     5.092 f  processor/programcounter/res_addr_out_IFID[2]_i_2/O
                         net (fo=7, routed)           1.392     6.484    processor/programcounter/prog_ctr_reg_rep_0
    SLICE_X9Y131         LUT6 (Prop_lut6_I1_O)        0.124     6.608 r  processor/programcounter/reg_file_reg_r3_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.184     7.791    processor/reg_file/reg_file_reg_r3_0_7_0_5/ADDRA1
    SLICE_X10Y129        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.937 r  processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.652     8.589    processor/programcounter/rd_data30[0]
    SLICE_X9Y129         LUT4 (Prop_lut4_I3_O)        0.357     8.946 r  processor/programcounter/op3_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.338     9.284    processor/stage_IFID/op3_dout_IFID_reg[0]_0
    SLICE_X9Y127         FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.601     4.966    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.282ns  (logic 2.421ns (26.081%)  route 6.862ns (73.919%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         3.907     5.370    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I4_O)        0.124     5.494 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.819     6.313    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X7Y129         LUT2 (Prop_lut2_I1_O)        0.152     6.465 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          1.809     8.274    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRA1
    SLICE_X2Y129         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.628 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/O
                         net (fo=1, routed)           0.326     8.954    processor/programcounter/rd_data11[12]
    SLICE_X4Y130         LUT6 (Prop_lut6_I5_O)        0.328     9.282 r  processor/programcounter/op1_dout_IFID[12]_i_1/O
                         net (fo=1, routed)           0.000     9.282    processor/stage_IFID/op1_dout_IFID_reg[12]_0
    SLICE_X4Y130         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.671     5.036    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.231ns (28.154%)  route 0.589ns (71.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.589     0.820    UART/transmitter/btn_IBUF[0]
    SLICE_X4Y120         FDRE                                         r  UART/transmitter/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.937     2.087    UART/transmitter/clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  UART/transmitter/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.231ns (28.154%)  route 0.589ns (71.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.589     0.820    UART/transmitter/btn_IBUF[0]
    SLICE_X4Y120         FDRE                                         r  UART/transmitter/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.937     2.087    UART/transmitter/clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  UART/transmitter/pointer2_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.231ns (28.154%)  route 0.589ns (71.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.589     0.820    UART/transmitter/btn_IBUF[0]
    SLICE_X4Y120         FDRE                                         r  UART/transmitter/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.937     2.087    UART/transmitter/clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  UART/transmitter/pointer3_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.231ns (27.018%)  route 0.624ns (72.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.624     0.855    UART/receiver/btn_IBUF[0]
    SLICE_X7Y119         FDRE                                         r  UART/receiver/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.938     2.088    UART/receiver/clk_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  UART/receiver/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.231ns (27.018%)  route 0.624ns (72.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.624     0.855    UART/receiver/btn_IBUF[0]
    SLICE_X6Y119         FDRE                                         r  UART/receiver/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.938     2.088    UART/receiver/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  UART/receiver/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.231ns (27.018%)  route 0.624ns (72.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.624     0.855    UART/receiver/btn_IBUF[0]
    SLICE_X6Y119         FDRE                                         r  UART/receiver/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.938     2.088    UART/receiver/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  UART/receiver/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.231ns (27.018%)  route 0.624ns (72.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.624     0.855    UART/receiver/btn_IBUF[0]
    SLICE_X6Y119         FDRE                                         r  UART/receiver/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.938     2.088    UART/receiver/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  UART/receiver/pointer2_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.231ns (27.018%)  route 0.624ns (72.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.624     0.855    UART/receiver/btn_IBUF[0]
    SLICE_X7Y119         FDRE                                         r  UART/receiver/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.938     2.088    UART/receiver/clk_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  UART/receiver/pointer3_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.846%)  route 0.663ns (74.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.663     0.894    UART/transmitter/btn_IBUF[0]
    SLICE_X4Y121         FDRE                                         r  UART/transmitter/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.936     2.086    UART/transmitter/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  UART/transmitter/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.846%)  route 0.663ns (74.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.663     0.894    UART/transmitter/btn_IBUF[0]
    SLICE_X4Y121         FDRE                                         r  UART/transmitter/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.936     2.086    UART/transmitter/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  UART/transmitter/pointer1_flop/C





