<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_bus_sync</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_bus_sync'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_bus_sync')">gem_bus_sync</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.40</td>
<td class="s10 cl rt"><a href="mod581.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod581.html#Toggle" > 14.19</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod581.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/latest_main/gemini/design/ip/GbE/hdl/gem_bus_sync.v')">/nfs_project/gemini/DV/mahmood/latest_main/gemini/design/ip/GbE/hdl/gem_bus_sync.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod581.html#inst_tag_160127"  onclick="showContent('inst_tag_160127')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk</a></td>
<td class="s3 cl rt"> 39.77</td>
<td class="s6 cl rt"><a href="mod581.html#inst_tag_160127_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod581.html#inst_tag_160127_Toggle" >  2.63</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod581.html#inst_tag_160127_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod581.html#inst_tag_160124"  onclick="showContent('inst_tag_160124')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk</a></td>
<td class="s4 cl rt"> 44.93</td>
<td class="s6 cl rt"><a href="mod581.html#inst_tag_160124_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod581.html#inst_tag_160124_Toggle" >  1.45</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod581.html#inst_tag_160124_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod581.html#inst_tag_160125"  onclick="showContent('inst_tag_160125')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler</a></td>
<td class="s5 cl rt"> 51.25</td>
<td class="s6 cl rt"><a href="mod581.html#inst_tag_160125_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod581.html#inst_tag_160125_Toggle" > 20.43</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod581.html#inst_tag_160125_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod581.html#inst_tag_160126"  onclick="showContent('inst_tag_160126')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk</a></td>
<td class="s7 cl rt"> 73.56</td>
<td class="s10 cl rt"><a href="mod581.html#inst_tag_160126_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod581.html#inst_tag_160126_Toggle" > 20.69</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod581.html#inst_tag_160126_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_160127'>
<hr>
<a name="inst_tag_160127"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_160127" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.77</td>
<td class="s6 cl rt"><a href="mod581.html#inst_tag_160127_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod581.html#inst_tag_160127_Toggle" >  2.63</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod581.html#inst_tag_160127_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.03</td>
<td class="s7 cl rt"> 77.42</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="s5 cl rt"> 59.30</td>
<td class="s2 cl rt"> 29.79</td>
<td class="s0 cl rt">  0.76</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.03</td>
<td class="wht cl rt"></td>
<td><a href="mod924.html#inst_tag_253429" >i_gem_pclk_syncs</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod205_7.html#inst_tag_29076" id="tag_urg_inst_29076">i_sync_tog_dest_src</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod205_6.html#inst_tag_29075" id="tag_urg_inst_29075">i_sync_tog_src_dest</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1054_1.html#inst_tag_279336" id="tag_urg_inst_279336">i_tog_det_dest</a></td>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_160124'>
<hr>
<a name="inst_tag_160124"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_160124" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.93</td>
<td class="s6 cl rt"><a href="mod581.html#inst_tag_160124_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod581.html#inst_tag_160124_Toggle" >  1.45</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod581.html#inst_tag_160124_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.75</td>
<td class="s7 cl rt"> 74.19</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.38</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.82</td>
<td class="s3 cl rt"> 34.38</td>
<td class="s2 cl rt"> 28.57</td>
<td class="s0 cl rt">  0.57</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="wht cl rt"></td>
<td><a href="mod1065.html#inst_tag_279801" >gen_tx_fifo_interface.i_gem_tx_fifo_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod205_2.html#inst_tag_29024" id="tag_urg_inst_29024">i_sync_tog_dest_src</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod205_2.html#inst_tag_29023" id="tag_urg_inst_29023">i_sync_tog_src_dest</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1054_0.html#inst_tag_279302" id="tag_urg_inst_279302">i_tog_det_dest</a></td>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_160125'>
<hr>
<a name="inst_tag_160125"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_160125" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.25</td>
<td class="s6 cl rt"><a href="mod581.html#inst_tag_160125_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod581.html#inst_tag_160125_Toggle" > 20.43</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod581.html#inst_tag_160125_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.32</td>
<td class="s7 cl rt"> 74.19</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.08</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.05</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod916.html#inst_tag_253161" >i_mac_lockup_detect</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod205_3.html#inst_tag_29039" id="tag_urg_inst_29039">i_sync_tog_dest_src</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod205_3.html#inst_tag_29038" id="tag_urg_inst_29038">i_sync_tog_src_dest</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1054_0.html#inst_tag_279307" id="tag_urg_inst_279307">i_tog_det_dest</a></td>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_160126'>
<hr>
<a name="inst_tag_160126"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_160126" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.56</td>
<td class="s10 cl rt"><a href="mod581.html#inst_tag_160126_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod581.html#inst_tag_160126_Toggle" > 20.69</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod581.html#inst_tag_160126_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="s5 cl rt"> 59.30</td>
<td class="s2 cl rt"> 29.79</td>
<td class="s0 cl rt">  0.76</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.03</td>
<td class="wht cl rt"></td>
<td><a href="mod924.html#inst_tag_253429" >i_gem_pclk_syncs</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod205_6.html#inst_tag_29074" id="tag_urg_inst_29074">i_sync_tog_dest_src</a></td>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod205_6.html#inst_tag_29073" id="tag_urg_inst_29073">i_sync_tog_src_dest</a></td>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1054_1.html#inst_tag_279335" id="tag_urg_inst_279335">i_tog_det_dest</a></td>
<td class="s9 cl rt"> 97.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_bus_sync'>
<a name="Line"></a>
Line Coverage for Module : <a name="580989398"></a>
<a href="mod581.html" >gem_bus_sync</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>147</td><td>9</td><td>9</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
93                        begin
94         1/1              if (~src_rst_n)
95                          begin
96         1/1                data_store  &lt;= {p_dwidth{1'b0}};
97         1/1                tog_src     &lt;= 1'b0;
98                          end
99                          else
100        1/1                if (src_rdy &amp; src_xfer_en)
101                           begin
102        1/1                  data_store  &lt;= src_data;
103        1/1                  tog_src     &lt;= ~tog_src;
104                           end
                        MISSING_ELSE
105                       end
106                     
107                       // Synchronise tog_src to the destination clock domain
108                       cdnsdru_datasync_v1 #(
109                         .CDNSDRU_DATASYNC_RESET_STATE (1'b0),
110                         .CDNSDRU_DATASYNC_NUM_FLOPS   (2),
111                         .CDNSDRU_DATASYNC_DIN_W       (1)
112                       ) i_sync_tog_src_dest (
113                         .clk    (dest_clk),
114                         .reset_n(dest_rst_n),
115                         .din    (tog_src),
116                         .dout   (tog_src_dest)
117                       );
118                     
119                       // In the destination clock domain we edge detect the toggle to know that a
120                       // new value is available.
121                       edma_toggle_detect # (
122                         .RESET_STATE(1'b0),
123                         .DIN_W      (1)
124                       ) i_tog_det_dest (
125                         .clk      (dest_clk),
126                         .reset_n  (dest_rst_n),
127                         .din      (tog_src_dest),
128                         .rise_edge(),
129                         .fall_edge(),
130                         .any_edge (new_data_dest)
131                       );
132                     
133                       // Optionally register the outputs.
134                       // If not registered, then the output data must be sampled/used on dest_val
135                       // externally.
136                       generate if (p_reg_out == 0) begin : gen_no_reg_op
137                         assign dest_data      = data_store;
138                         assign dest_val       = new_data_dest;
139                         assign tog_src_dest_d = tog_src_dest;
140                       end else begin : gen_reg_op
141                         reg [p_dwidth-1:0]  dest_data_r;
142                         reg                 dest_val_r;
143                         reg                 tog_src_dest_r;
144                     
145                         always@(posedge dest_clk or negedge dest_rst_n)
146                         begin
147        1/1                if (~dest_rst_n)
148                           begin
149        1/1                  dest_data_r     &lt;= {p_dwidth{1'b0}};
150        1/1                  dest_val_r      &lt;= 1'b0;
151        1/1                  tog_src_dest_r  &lt;= 1'b0;
152                           end
153                           else
154                           begin
155        1/1                  tog_src_dest_r  &lt;= tog_src_dest;
156        1/1                  if (new_data_dest)
157                             begin
158        1/1                    dest_data_r &lt;= data_store;
159        1/1                    dest_val_r  &lt;= 1'b1;
160                             end
161                             else
162        1/1                    dest_val_r  &lt;= 1'b0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1659662389"></a>
<a href="mod581.html" >gem_bus_sync ( parameter p_dwidth=32,p_reg_out=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.93</td>
<td class="s0 cl rt">  1.45</td>
</tr></table>
<span class=inst><a href="mod581.html#inst_tag_160124_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">1</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">344</td>
<td class="rt">5</td>
<td class="rt">1.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">172</td>
<td class="rt">3</td>
<td class="rt">1.74  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">172</td>
<td class="rt">2</td>
<td class="rt">1.16  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">202</td>
<td class="rt">4</td>
<td class="rt">1.98  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">101</td>
<td class="rt">2</td>
<td class="rt">1.98  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">101</td>
<td class="rt">2</td>
<td class="rt">1.98  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">142</td>
<td class="rt">1</td>
<td class="rt">0.70  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">71</td>
<td class="rt">1</td>
<td class="rt">1.41  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">71</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>src_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>src_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dest_clk</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>dest_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_xfer_en</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>src_data_last[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>src_rdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_val</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>data_store[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_src_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src_dest_d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_dest_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>new_data_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_data_r[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_val_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.tog_src_dest_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1714934319"></a>
<a href="mod581.html" >gem_bus_sync ( parameter p_dwidth=16,p_reg_out=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.25</td>
<td class="s2 cl rt"> 20.43</td>
</tr></table>
<span class=inst><a href="mod581.html#inst_tag_160125_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">186</td>
<td class="rt">38</td>
<td class="rt">20.43 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">93</td>
<td class="rt">35</td>
<td class="rt">37.63 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">93</td>
<td class="rt">3</td>
<td class="rt">3.23  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">108</td>
<td class="rt">21</td>
<td class="rt">19.44 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">54</td>
<td class="rt">18</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">54</td>
<td class="rt">3</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">78</td>
<td class="rt">17</td>
<td class="rt">21.79 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">17</td>
<td class="rt">43.59 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>src_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>src_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dest_clk</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>dest_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_xfer_en</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_data_last[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>src_rdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_val</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>data_store[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_src_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src_dest_d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_dest_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>new_data_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_data_r[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_val_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.tog_src_dest_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1457501271"></a>
<a href="mod581.html" >gem_bus_sync ( parameter p_dwidth=9,p_reg_out=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.56</td>
<td class="s2 cl rt"> 20.69</td>
</tr></table>
<span class=inst><a href="mod581.html#inst_tag_160126_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 39.77</td>
<td class="s0 cl rt">  2.63</td>
</tr></table>
<span class=inst><a href="mod581.html#inst_tag_160127_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">11</td>
<td class="rt">61.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">24</td>
<td class="rt">20.69 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">13</td>
<td class="rt">22.41 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">66</td>
<td class="rt">10</td>
<td class="rt">15.15 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">6</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">4</td>
<td class="rt">12.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">50</td>
<td class="rt">14</td>
<td class="rt">28.00 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">7</td>
<td class="rt">28.00 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">7</td>
<td class="rt">28.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>src_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>src_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dest_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dest_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>src_data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_xfer_en</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>src_data_last[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>src_rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_val</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>data_store[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_src_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_src_dest_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_dest_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>new_data_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_reg_op.dest_data_r[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_val_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_reg_op.tog_src_dest_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="580989398"></a>
<a href="mod581.html" >gem_bus_sync</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">147</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94             if (~src_rst_n)
               <font color = "green">-1-</font>  
95             begin
96               data_store  <= {p_dwidth{1'b0}};
           <font color = "green">      ==></font>
97               tog_src     <= 1'b0;
98             end
99             else
100              if (src_rdy & src_xfer_en)
                 <font color = "green">-2-</font>  
101              begin
102                data_store  <= src_data;
           <font color = "green">        ==></font>
103                tog_src     <= ~tog_src;
104              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147              if (~dest_rst_n)
                 <font color = "green">-1-</font>  
148              begin
149                dest_data_r     <= {p_dwidth{1'b0}};
           <font color = "green">        ==></font>
150                dest_val_r      <= 1'b0;
151                tog_src_dest_r  <= 1'b0;
152              end
153              else
154              begin
155                tog_src_dest_r  <= tog_src_dest;
156                if (new_data_dest)
                   <font color = "green">-2-</font>  
157                begin
158                  dest_data_r <= data_store;
           <font color = "green">          ==></font>
159                  dest_val_r  <= 1'b1;
160                end
161                else
162                  dest_val_r  <= 1'b0;
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160127'>
<a name="inst_tag_160127_Line"></a>
<b>Line Coverage for Instance : <a href="mod581.html#inst_tag_160127" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>15</td><td>10</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>94</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>147</td><td>9</td><td>7</td><td>77.78</td></tr>
</table>
<pre class="code"><br clear=all>
93                        begin
94         1/1              if (~src_rst_n)
95                          begin
96         1/1                data_store  &lt;= {p_dwidth{1'b0}};
97         1/1                tog_src     &lt;= 1'b0;
98                          end
99                          else
100        <font color = "red">0/1     ==>        if (src_rdy &amp; src_xfer_en)</font>
101                           begin
102        <font color = "red">0/1     ==>          data_store  &lt;= src_data;</font>
103        <font color = "red">0/1     ==>          tog_src     &lt;= ~tog_src;</font>
104                           end
                   <font color = "red">==>  MISSING_ELSE</font>
105                       end
106                     
107                       // Synchronise tog_src to the destination clock domain
108                       cdnsdru_datasync_v1 #(
109                         .CDNSDRU_DATASYNC_RESET_STATE (1'b0),
110                         .CDNSDRU_DATASYNC_NUM_FLOPS   (2),
111                         .CDNSDRU_DATASYNC_DIN_W       (1)
112                       ) i_sync_tog_src_dest (
113                         .clk    (dest_clk),
114                         .reset_n(dest_rst_n),
115                         .din    (tog_src),
116                         .dout   (tog_src_dest)
117                       );
118                     
119                       // In the destination clock domain we edge detect the toggle to know that a
120                       // new value is available.
121                       edma_toggle_detect # (
122                         .RESET_STATE(1'b0),
123                         .DIN_W      (1)
124                       ) i_tog_det_dest (
125                         .clk      (dest_clk),
126                         .reset_n  (dest_rst_n),
127                         .din      (tog_src_dest),
128                         .rise_edge(),
129                         .fall_edge(),
130                         .any_edge (new_data_dest)
131                       );
132                     
133                       // Optionally register the outputs.
134                       // If not registered, then the output data must be sampled/used on dest_val
135                       // externally.
136                       generate if (p_reg_out == 0) begin : gen_no_reg_op
137                         assign dest_data      = data_store;
138                         assign dest_val       = new_data_dest;
139                         assign tog_src_dest_d = tog_src_dest;
140                       end else begin : gen_reg_op
141                         reg [p_dwidth-1:0]  dest_data_r;
142                         reg                 dest_val_r;
143                         reg                 tog_src_dest_r;
144                     
145                         always@(posedge dest_clk or negedge dest_rst_n)
146                         begin
147        1/1                if (~dest_rst_n)
148                           begin
149        1/1                  dest_data_r     &lt;= {p_dwidth{1'b0}};
150        1/1                  dest_val_r      &lt;= 1'b0;
151        1/1                  tog_src_dest_r  &lt;= 1'b0;
152                           end
153                           else
154                           begin
155        1/1                  tog_src_dest_r  &lt;= tog_src_dest;
156        1/1                  if (new_data_dest)
157                             begin
158        <font color = "red">0/1     ==>            dest_data_r &lt;= data_store;</font>
159        <font color = "red">0/1     ==>            dest_val_r  &lt;= 1'b1;</font>
160                             end
161                             else
162        1/1                    dest_val_r  &lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_160127_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod581.html#inst_tag_160127" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">1</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">114</td>
<td class="rt">3</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">57</td>
<td class="rt">2</td>
<td class="rt">3.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">57</td>
<td class="rt">1</td>
<td class="rt">1.75  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">64</td>
<td class="rt">3</td>
<td class="rt">4.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">2</td>
<td class="rt">6.25  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">1</td>
<td class="rt">3.12  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">50</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>src_clk</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>src_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dest_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dest_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>src_data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_xfer_en</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>src_data_last[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>src_rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_val</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>data_store[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src_dest_d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_dest_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>new_data_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_data_r[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_val_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.tog_src_dest_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160127_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod581.html#inst_tag_160127" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">147</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94             if (~src_rst_n)
               <font color = "red">-1-</font>  
95             begin
96               data_store  <= {p_dwidth{1'b0}};
           <font color = "green">      ==></font>
97               tog_src     <= 1'b0;
98             end
99             else
100              if (src_rdy & src_xfer_en)
                 <font color = "red">-2-</font>  
101              begin
102                data_store  <= src_data;
           <font color = "red">        ==></font>
103                tog_src     <= ~tog_src;
104              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147              if (~dest_rst_n)
                 <font color = "green">-1-</font>  
148              begin
149                dest_data_r     <= {p_dwidth{1'b0}};
           <font color = "green">        ==></font>
150                dest_val_r      <= 1'b0;
151                tog_src_dest_r  <= 1'b0;
152              end
153              else
154              begin
155                tog_src_dest_r  <= tog_src_dest;
156                if (new_data_dest)
                   <font color = "red">-2-</font>  
157                begin
158                  dest_data_r <= data_store;
           <font color = "red">          ==></font>
159                  dest_val_r  <= 1'b1;
160                end
161                else
162                  dest_val_r  <= 1'b0;
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160124'>
<a name="inst_tag_160124_Line"></a>
<b>Line Coverage for Instance : <a href="mod581.html#inst_tag_160124" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>15</td><td>10</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>147</td><td>9</td><td>4</td><td>44.44</td></tr>
</table>
<pre class="code"><br clear=all>
93                        begin
94         1/1              if (~src_rst_n)
95                          begin
96         1/1                data_store  &lt;= {p_dwidth{1'b0}};
97         1/1                tog_src     &lt;= 1'b0;
98                          end
99                          else
100        1/1                if (src_rdy &amp; src_xfer_en)
101                           begin
102        1/1                  data_store  &lt;= src_data;
103        1/1                  tog_src     &lt;= ~tog_src;
104                           end
                        MISSING_ELSE
105                       end
106                     
107                       // Synchronise tog_src to the destination clock domain
108                       cdnsdru_datasync_v1 #(
109                         .CDNSDRU_DATASYNC_RESET_STATE (1'b0),
110                         .CDNSDRU_DATASYNC_NUM_FLOPS   (2),
111                         .CDNSDRU_DATASYNC_DIN_W       (1)
112                       ) i_sync_tog_src_dest (
113                         .clk    (dest_clk),
114                         .reset_n(dest_rst_n),
115                         .din    (tog_src),
116                         .dout   (tog_src_dest)
117                       );
118                     
119                       // In the destination clock domain we edge detect the toggle to know that a
120                       // new value is available.
121                       edma_toggle_detect # (
122                         .RESET_STATE(1'b0),
123                         .DIN_W      (1)
124                       ) i_tog_det_dest (
125                         .clk      (dest_clk),
126                         .reset_n  (dest_rst_n),
127                         .din      (tog_src_dest),
128                         .rise_edge(),
129                         .fall_edge(),
130                         .any_edge (new_data_dest)
131                       );
132                     
133                       // Optionally register the outputs.
134                       // If not registered, then the output data must be sampled/used on dest_val
135                       // externally.
136                       generate if (p_reg_out == 0) begin : gen_no_reg_op
137                         assign dest_data      = data_store;
138                         assign dest_val       = new_data_dest;
139                         assign tog_src_dest_d = tog_src_dest;
140                       end else begin : gen_reg_op
141                         reg [p_dwidth-1:0]  dest_data_r;
142                         reg                 dest_val_r;
143                         reg                 tog_src_dest_r;
144                     
145                         always@(posedge dest_clk or negedge dest_rst_n)
146                         begin
147        1/1                if (~dest_rst_n)
148                           begin
149        1/1                  dest_data_r     &lt;= {p_dwidth{1'b0}};
150        1/1                  dest_val_r      &lt;= 1'b0;
151        1/1                  tog_src_dest_r  &lt;= 1'b0;
152                           end
153                           else
154                           begin
155        <font color = "red">0/1     ==>          tog_src_dest_r  &lt;= tog_src_dest;</font>
156        <font color = "red">0/1     ==>          if (new_data_dest)</font>
157                             begin
158        <font color = "red">0/1     ==>            dest_data_r &lt;= data_store;</font>
159        <font color = "red">0/1     ==>            dest_val_r  &lt;= 1'b1;</font>
160                             end
161                             else
162        <font color = "red">0/1     ==>            dest_val_r  &lt;= 1'b0;</font>
</pre>
<hr>
<a name="inst_tag_160124_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod581.html#inst_tag_160124" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">1</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">344</td>
<td class="rt">5</td>
<td class="rt">1.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">172</td>
<td class="rt">3</td>
<td class="rt">1.74  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">172</td>
<td class="rt">2</td>
<td class="rt">1.16  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">202</td>
<td class="rt">4</td>
<td class="rt">1.98  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">101</td>
<td class="rt">2</td>
<td class="rt">1.98  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">101</td>
<td class="rt">2</td>
<td class="rt">1.98  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">142</td>
<td class="rt">1</td>
<td class="rt">0.70  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">71</td>
<td class="rt">1</td>
<td class="rt">1.41  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">71</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>src_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>src_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dest_clk</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>dest_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_xfer_en</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>src_data_last[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>src_rdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_val</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>data_store[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_src_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src_dest_d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_dest_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>new_data_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_data_r[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_val_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.tog_src_dest_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160124_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod581.html#inst_tag_160124" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">147</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94             if (~src_rst_n)
               <font color = "green">-1-</font>  
95             begin
96               data_store  <= {p_dwidth{1'b0}};
           <font color = "green">      ==></font>
97               tog_src     <= 1'b0;
98             end
99             else
100              if (src_rdy & src_xfer_en)
                 <font color = "green">-2-</font>  
101              begin
102                data_store  <= src_data;
           <font color = "green">        ==></font>
103                tog_src     <= ~tog_src;
104              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147              if (~dest_rst_n)
                 <font color = "red">-1-</font>  
148              begin
149                dest_data_r     <= {p_dwidth{1'b0}};
           <font color = "green">        ==></font>
150                dest_val_r      <= 1'b0;
151                tog_src_dest_r  <= 1'b0;
152              end
153              else
154              begin
155                tog_src_dest_r  <= tog_src_dest;
156                if (new_data_dest)
                   <font color = "red">-2-</font>  
157                begin
158                  dest_data_r <= data_store;
           <font color = "red">          ==></font>
159                  dest_val_r  <= 1'b1;
160                end
161                else
162                  dest_val_r  <= 1'b0;
           <font color = "red">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160125'>
<a name="inst_tag_160125_Line"></a>
<b>Line Coverage for Instance : <a href="mod581.html#inst_tag_160125" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>15</td><td>10</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>147</td><td>9</td><td>4</td><td>44.44</td></tr>
</table>
<pre class="code"><br clear=all>
93                        begin
94         1/1              if (~src_rst_n)
95                          begin
96         1/1                data_store  &lt;= {p_dwidth{1'b0}};
97         1/1                tog_src     &lt;= 1'b0;
98                          end
99                          else
100        1/1                if (src_rdy &amp; src_xfer_en)
101                           begin
102        1/1                  data_store  &lt;= src_data;
103        1/1                  tog_src     &lt;= ~tog_src;
104                           end
                        MISSING_ELSE
105                       end
106                     
107                       // Synchronise tog_src to the destination clock domain
108                       cdnsdru_datasync_v1 #(
109                         .CDNSDRU_DATASYNC_RESET_STATE (1'b0),
110                         .CDNSDRU_DATASYNC_NUM_FLOPS   (2),
111                         .CDNSDRU_DATASYNC_DIN_W       (1)
112                       ) i_sync_tog_src_dest (
113                         .clk    (dest_clk),
114                         .reset_n(dest_rst_n),
115                         .din    (tog_src),
116                         .dout   (tog_src_dest)
117                       );
118                     
119                       // In the destination clock domain we edge detect the toggle to know that a
120                       // new value is available.
121                       edma_toggle_detect # (
122                         .RESET_STATE(1'b0),
123                         .DIN_W      (1)
124                       ) i_tog_det_dest (
125                         .clk      (dest_clk),
126                         .reset_n  (dest_rst_n),
127                         .din      (tog_src_dest),
128                         .rise_edge(),
129                         .fall_edge(),
130                         .any_edge (new_data_dest)
131                       );
132                     
133                       // Optionally register the outputs.
134                       // If not registered, then the output data must be sampled/used on dest_val
135                       // externally.
136                       generate if (p_reg_out == 0) begin : gen_no_reg_op
137                         assign dest_data      = data_store;
138                         assign dest_val       = new_data_dest;
139                         assign tog_src_dest_d = tog_src_dest;
140                       end else begin : gen_reg_op
141                         reg [p_dwidth-1:0]  dest_data_r;
142                         reg                 dest_val_r;
143                         reg                 tog_src_dest_r;
144                     
145                         always@(posedge dest_clk or negedge dest_rst_n)
146                         begin
147        1/1                if (~dest_rst_n)
148                           begin
149        1/1                  dest_data_r     &lt;= {p_dwidth{1'b0}};
150        1/1                  dest_val_r      &lt;= 1'b0;
151        1/1                  tog_src_dest_r  &lt;= 1'b0;
152                           end
153                           else
154                           begin
155        <font color = "red">0/1     ==>          tog_src_dest_r  &lt;= tog_src_dest;</font>
156        <font color = "red">0/1     ==>          if (new_data_dest)</font>
157                             begin
158        <font color = "red">0/1     ==>            dest_data_r &lt;= data_store;</font>
159        <font color = "red">0/1     ==>            dest_val_r  &lt;= 1'b1;</font>
160                             end
161                             else
162        <font color = "red">0/1     ==>            dest_val_r  &lt;= 1'b0;</font>
</pre>
<hr>
<a name="inst_tag_160125_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod581.html#inst_tag_160125" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">186</td>
<td class="rt">38</td>
<td class="rt">20.43 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">93</td>
<td class="rt">35</td>
<td class="rt">37.63 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">93</td>
<td class="rt">3</td>
<td class="rt">3.23  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">108</td>
<td class="rt">21</td>
<td class="rt">19.44 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">54</td>
<td class="rt">18</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">54</td>
<td class="rt">3</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">78</td>
<td class="rt">17</td>
<td class="rt">21.79 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">17</td>
<td class="rt">43.59 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>src_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>src_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dest_clk</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>dest_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_xfer_en</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_data_last[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>src_rdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_val</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>data_store[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_src_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src_dest_d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_dest_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>new_data_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_data_r[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_val_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.tog_src_dest_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160125_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod581.html#inst_tag_160125" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">147</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94             if (~src_rst_n)
               <font color = "green">-1-</font>  
95             begin
96               data_store  <= {p_dwidth{1'b0}};
           <font color = "green">      ==></font>
97               tog_src     <= 1'b0;
98             end
99             else
100              if (src_rdy & src_xfer_en)
                 <font color = "green">-2-</font>  
101              begin
102                data_store  <= src_data;
           <font color = "green">        ==></font>
103                tog_src     <= ~tog_src;
104              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147              if (~dest_rst_n)
                 <font color = "red">-1-</font>  
148              begin
149                dest_data_r     <= {p_dwidth{1'b0}};
           <font color = "green">        ==></font>
150                dest_val_r      <= 1'b0;
151                tog_src_dest_r  <= 1'b0;
152              end
153              else
154              begin
155                tog_src_dest_r  <= tog_src_dest;
156                if (new_data_dest)
                   <font color = "red">-2-</font>  
157                begin
158                  dest_data_r <= data_store;
           <font color = "red">          ==></font>
159                  dest_val_r  <= 1'b1;
160                end
161                else
162                  dest_val_r  <= 1'b0;
           <font color = "red">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160126'>
<a name="inst_tag_160126_Line"></a>
<b>Line Coverage for Instance : <a href="mod581.html#inst_tag_160126" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>147</td><td>9</td><td>9</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
93                        begin
94         1/1              if (~src_rst_n)
95                          begin
96         1/1                data_store  &lt;= {p_dwidth{1'b0}};
97         1/1                tog_src     &lt;= 1'b0;
98                          end
99                          else
100        1/1                if (src_rdy &amp; src_xfer_en)
101                           begin
102        1/1                  data_store  &lt;= src_data;
103        1/1                  tog_src     &lt;= ~tog_src;
104                           end
                        MISSING_ELSE
105                       end
106                     
107                       // Synchronise tog_src to the destination clock domain
108                       cdnsdru_datasync_v1 #(
109                         .CDNSDRU_DATASYNC_RESET_STATE (1'b0),
110                         .CDNSDRU_DATASYNC_NUM_FLOPS   (2),
111                         .CDNSDRU_DATASYNC_DIN_W       (1)
112                       ) i_sync_tog_src_dest (
113                         .clk    (dest_clk),
114                         .reset_n(dest_rst_n),
115                         .din    (tog_src),
116                         .dout   (tog_src_dest)
117                       );
118                     
119                       // In the destination clock domain we edge detect the toggle to know that a
120                       // new value is available.
121                       edma_toggle_detect # (
122                         .RESET_STATE(1'b0),
123                         .DIN_W      (1)
124                       ) i_tog_det_dest (
125                         .clk      (dest_clk),
126                         .reset_n  (dest_rst_n),
127                         .din      (tog_src_dest),
128                         .rise_edge(),
129                         .fall_edge(),
130                         .any_edge (new_data_dest)
131                       );
132                     
133                       // Optionally register the outputs.
134                       // If not registered, then the output data must be sampled/used on dest_val
135                       // externally.
136                       generate if (p_reg_out == 0) begin : gen_no_reg_op
137                         assign dest_data      = data_store;
138                         assign dest_val       = new_data_dest;
139                         assign tog_src_dest_d = tog_src_dest;
140                       end else begin : gen_reg_op
141                         reg [p_dwidth-1:0]  dest_data_r;
142                         reg                 dest_val_r;
143                         reg                 tog_src_dest_r;
144                     
145                         always@(posedge dest_clk or negedge dest_rst_n)
146                         begin
147        1/1                if (~dest_rst_n)
148                           begin
149        1/1                  dest_data_r     &lt;= {p_dwidth{1'b0}};
150        1/1                  dest_val_r      &lt;= 1'b0;
151        1/1                  tog_src_dest_r  &lt;= 1'b0;
152                           end
153                           else
154                           begin
155        1/1                  tog_src_dest_r  &lt;= tog_src_dest;
156        1/1                  if (new_data_dest)
157                             begin
158        1/1                    dest_data_r &lt;= data_store;
159        1/1                    dest_val_r  &lt;= 1'b1;
160                             end
161                             else
162        1/1                    dest_val_r  &lt;= 1'b0;
</pre>
<hr>
<a name="inst_tag_160126_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod581.html#inst_tag_160126" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">11</td>
<td class="rt">61.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">24</td>
<td class="rt">20.69 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">13</td>
<td class="rt">22.41 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">66</td>
<td class="rt">10</td>
<td class="rt">15.15 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">6</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">4</td>
<td class="rt">12.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">50</td>
<td class="rt">14</td>
<td class="rt">28.00 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">7</td>
<td class="rt">28.00 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">7</td>
<td class="rt">28.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>src_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>src_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dest_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dest_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>src_data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>src_xfer_en</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>src_data_last[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>src_rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dest_val</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>data_store[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tog_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_src_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_src_dest_d</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tog_dest_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>new_data_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_reg_op.dest_data_r[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_reg_op.dest_val_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_reg_op.tog_src_dest_r</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160126_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod581.html#inst_tag_160126" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">147</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94             if (~src_rst_n)
               <font color = "green">-1-</font>  
95             begin
96               data_store  <= {p_dwidth{1'b0}};
           <font color = "green">      ==></font>
97               tog_src     <= 1'b0;
98             end
99             else
100              if (src_rdy & src_xfer_en)
                 <font color = "green">-2-</font>  
101              begin
102                data_store  <= src_data;
           <font color = "green">        ==></font>
103                tog_src     <= ~tog_src;
104              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147              if (~dest_rst_n)
                 <font color = "green">-1-</font>  
148              begin
149                dest_data_r     <= {p_dwidth{1'b0}};
           <font color = "green">        ==></font>
150                dest_val_r      <= 1'b0;
151                tog_src_dest_r  <= 1'b0;
152              end
153              else
154              begin
155                tog_src_dest_r  <= tog_src_dest;
156                if (new_data_dest)
                   <font color = "green">-2-</font>  
157                begin
158                  dest_data_r <= data_store;
           <font color = "green">          ==></font>
159                  dest_val_r  <= 1'b1;
160                end
161                else
162                  dest_val_r  <= 1'b0;
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_160124">
    <li>
      <a href="#inst_tag_160124_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160124_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160124_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_160125">
    <li>
      <a href="#inst_tag_160125_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160125_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160125_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_160126">
    <li>
      <a href="#inst_tag_160126_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160126_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160126_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_160127">
    <li>
      <a href="#inst_tag_160127_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160127_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160127_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_gem_bus_sync">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
