---
rw_wire_declare: |
    logic {name}_wr {depth};
    logic {name}_rd {depth};
rw_wire_assign: |
    assign {name}_bus_wr[i] = addr == {} && r_vld;
    assign {name}_bus_wr[i] = addr == {} && r_vld;
reg_comment: |-
    /*******************************************************************
     *******************************************************************
     * REGISTER              : {name}
     * DIMENSION             : {dimensions}
     * DEPTHS (per dimension): {depth}
     *******************************************************************
     *******************************************************************/
generate_for_start: |-
    for ({iterator} = 0; {iterator} < {limit}; {iterator}++)
    begin
generate_for_end: |-
    end // of for loop with iterator {dimension}
