<?xml version="1.0" encoding="utf-8"?>
<!-- Timing Correlation XML file -->
<timing_correlation_data>
<!-- Points -->
<path_info title="true">
<index> Index   </index>
<start_inst> Start Inst   </start_inst>
<start_type> Start Type   </start_type>
<start_clock> Start Clock   </start_clock>
<end_inst> End Inst   </end_inst>
<end_type> End Type   </end_type>
<end_clock> End Clock   </end_clock>
<clock_skew> Clock Skew   </clock_skew>
<req_per> Required Time   </req_per>
<slack> Slack   </slack>
<ucf> Clock Group   </ucf>
<status> Status   </status>
</path_info>
<path_info>
<index> 1   </index>
<start_inst> fir_cmplx_inst/realshift_reg_CR31   </start_inst>
<start_type> reg </start_type>
<start_clock> fm_radio|clock:r   </start_clock>
<end_inst> fir_cmplx_inst/real_product_ret[28]   </end_inst>
<end_type> reg   </end_type>
<end_clock> fm_radio|clock:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> -0.807 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 2   </index>
<start_inst> left_gain_inst/DEQUANTIZE_27\.i_56_ml_ml_muladd_0[28:0]   </start_inst>
<start_type> reg </start_type>
<start_clock> fm_radio|clock:r   </start_clock>
<end_inst> left_gain_inst/dout[24]   </end_inst>
<end_type> reg   </end_type>
<end_clock> gain_32s_10s_1|state_derived_clock[0]:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 0.949 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 3   </index>
<start_inst> right_gain_inst/DEQUANTIZE_27\.i_56_ml_ml_muladd_0[28:0]   </start_inst>
<start_type> reg </start_type>
<start_clock> fm_radio|clock:r   </start_clock>
<end_inst> right_gain_inst/dout[24]   </end_inst>
<end_type> reg   </end_type>
<end_clock> gain_32s_10s_0|state_derived_clock[0]:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 0.949 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 4   </index>
<start_inst> demodulate_inst/qarctan_imag[23]   </start_inst>
<start_type> reg </start_type>
<start_clock> System:r   </start_clock>
<end_inst> demodulate_inst/qarctan_inst/divisor[31]   </end_inst>
<end_type> reg   </end_type>
<end_clock> System:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 2.862 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 5   </index>
<start_inst> mult_demod_lmr_inst/calc_ret_0[0]   </start_inst>
<start_type> reg </start_type>
<start_clock> fm_radio|clock:r   </start_clock>
<end_inst> mult_demod_lmr_inst/dout[20]   </end_inst>
<end_type> reg   </end_type>
<end_clock> System:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 3.492 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 6   </index>
<start_inst> demodulate_inst/qarctan_real[23]   </start_inst>
<start_type> reg </start_type>
<start_clock> System:r   </start_clock>
<end_inst> demodulate_inst/qarctan_inst/data_out_temp[24]   </end_inst>
<end_type> reg   </end_type>
<end_clock> fm_radio|clock:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 4.431 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 7   </index>
<start_inst> square_bp_pilot_inst/calc_ret_31[0]   </start_inst>
<start_type> reg </start_type>
<start_clock> fm_radio|clock:r   </start_clock>
<end_inst> square_bp_pilot_inst/dout[20]   </end_inst>
<end_type> reg   </end_type>
<end_clock> square_32s|state_derived_clock[0]:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 4.646 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 8   </index>
<start_inst> left_gain_inst/in_rd_en_1   </start_inst>
<start_type> reg </start_type>
<start_clock> gain_32s_10s_1|state_derived_clock[0]:r   </start_clock>
<end_inst> left_deemph_inst/state_ret   </end_inst>
<end_type> reg   </end_type>
<end_clock> fm_radio|clock:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 5.034 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 9   </index>
<start_inst> right_gain_inst/in_rd_en_1   </start_inst>
<start_type> reg </start_type>
<start_clock> gain_32s_10s_0|state_derived_clock[0]:r   </start_clock>
<end_inst> right_deemph_inst/state_ret   </end_inst>
<end_type> reg   </end_type>
<end_clock> fm_radio|clock:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 5.315 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 10   </index>
<start_inst> demodulate_inst/qarctan_inst/divider_inst/q_ret   </start_inst>
<start_type> reg </start_type>
<start_clock> fm_radio|clock:r   </start_clock>
<end_inst> demodulate_inst/qarctan_inst/divider_inst/quotient[28]   </end_inst>
<end_type> reg   </end_type>
<end_clock> div_32s_32s|state_derived_clock[5]:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 5.651 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 11   </index>
<start_inst> demodulate_inst/qarctan_inst/divider_inst/quotient[0]   </start_inst>
<start_type> reg </start_type>
<start_clock> div_32s_32s|state_derived_clock[5]:r   </start_clock>
<end_inst> demodulate_inst/qarctan_inst/quad_product[31]   </end_inst>
<end_type> reg   </end_type>
<end_clock> fm_radio|clock:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 6.086 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 12   </index>
<start_inst> left_fifo_inst/wr_addr[3]   </start_inst>
<start_type> reg </start_type>
<start_clock> fm_radio|clock:r   </start_clock>
<end_inst> add_inst/out_din[0]   </end_inst>
<end_type> reg   </end_type>
<end_clock> add|state_derived_clock:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 6.543 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 13   </index>
<start_inst> demodulate_inst/qarctan_inst/divisor[31]   </start_inst>
<start_type> reg </start_type>
<start_clock> System:r   </start_clock>
<end_inst> demodulate_inst/qarctan_inst/divider_inst/quotient[10]   </end_inst>
<end_type> reg   </end_type>
<end_clock> div_32s_32s|state_derived_clock[5]:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 8.089 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 14   </index>
<start_inst> square_bp_pilot_inst/dout[22]   </start_inst>
<start_type> reg </start_type>
<start_clock> square_32s|state_derived_clock[0]:r   </start_clock>
<end_inst> square_bp_pilot_fifo_inst/fifo_buf   </end_inst>
<end_type> reg   </end_type>
<end_clock> fm_radio|clock:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 9.683 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 15   </index>
<start_inst> add_inst/out_din[0]   </start_inst>
<start_type> reg </start_type>
<start_clock> add|state_derived_clock:r   </start_clock>
<end_inst> left_fifo_inst/fifo_buf   </end_inst>
<end_type> reg   </end_type>
<end_clock> fm_radio|clock:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 10.0 </req_per>
<slack> 9.807 </slack>
<ucf>  </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 16   </index>
<start_inst> square_bp_pilot_inst/dout[0]   </start_inst>
<start_type> reg </start_type>
<start_clock> square_32s|state_derived_clock[0]:r   </start_clock>
<end_inst> square_bp_pilot_inst/dout[0]   </end_inst>
<end_type> reg   </end_type>
<end_clock> square_32s|state_derived_clock[0]:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 20.0 </req_per>
<slack> 18.210 </slack>
<ucf> -Timing constraint applied as multi cycle path with factor 2 (from c:square_32s|state_derived_clock[0] to c:square_32s|state_derived_clock[0]) </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 17   </index>
<start_inst> left_gain_inst/dout[26]   </start_inst>
<start_type> reg </start_type>
<start_clock> gain_32s_10s_1|state_derived_clock[0]:r   </start_clock>
<end_inst> left_gain_inst/dout[26]   </end_inst>
<end_type> reg   </end_type>
<end_clock> gain_32s_10s_1|state_derived_clock[0]:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 20.0 </req_per>
<slack> 18.633 </slack>
<ucf> -Timing constraint applied as multi cycle path with factor 2 (from c:gain_32s_10s_1|state_derived_clock[0] to c:gain_32s_10s_1|state_derived_clock[0]) </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
<path_info>
<index> 18   </index>
<start_inst> right_gain_inst/dout[26]   </start_inst>
<start_type> reg </start_type>
<start_clock> gain_32s_10s_0|state_derived_clock[0]:r   </start_clock>
<end_inst> right_gain_inst/dout[26]   </end_inst>
<end_type> reg   </end_type>
<end_clock> gain_32s_10s_0|state_derived_clock[0]:r   </end_clock>
<clock_skew>
<val> 0.0 </val>
<txt> 0.000 - 0.000 </txt>
</clock_skew>
<req_per> 20.0 </req_per>
<slack> 18.633 </slack>
<ucf> -Timing constraint applied as multi cycle path with factor 2 (from c:gain_32s_10s_0|state_derived_clock[0] to c:gain_32s_10s_0|state_derived_clock[0]) </ucf>
<status>
<val> 0 </val>
</status>
<margin>
<val> 0 </val>
</margin>
</path_info>
</timing_correlation_data>
