
mk11-bms-mcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013090  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001638  08013270  08013270  00014270  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  080148a8  080148a8  000158a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         000001f8  20000000  080148b0  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000007fc  200001f8  08014aa8  000161f8  2**2
                  ALLOC
  6 ._user_heap_stack 00000604  200009f4  08014aa8  000169f4  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  000161f8  2**0
                  CONTENTS, READONLY
  8 .debug_info   000272c6  00000000  00000000  00016228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00004373  00000000  00000000  0003d4ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00002060  00000000  00000000  00041868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 0000195c  00000000  00000000  000438c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  0002d524  00000000  00000000  00045224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   0002815a  00000000  00000000  00072748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    00126e5e  00000000  00000000  0009a8a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  001c1700  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000a3b8  00000000  00000000  001c1744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 0000006d  00000000  00000000  001cbafc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <Pec15_Calc>:
uint16_t Pec15_Calc
( 
uint8_t len, /* Number of bytes that will be used to calculate a PEC */
uint8_t *data /* Array of data that will be used to calculate  a PEC */								 
)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 800103c:	2310      	movs	r3, #16
 800103e:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001040:	2300      	movs	r3, #0
 8001042:	737b      	strb	r3, [r7, #13]
 8001044:	e019      	b.n	800107a <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8001046:	89fb      	ldrh	r3, [r7, #14]
 8001048:	09db      	lsrs	r3, r3, #7
 800104a:	b29b      	uxth	r3, r3
 800104c:	7b7a      	ldrb	r2, [r7, #13]
 800104e:	6839      	ldr	r1, [r7, #0]
 8001050:	440a      	add	r2, r1
 8001052:	7812      	ldrb	r2, [r2, #0]
 8001054:	4053      	eors	r3, r2
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 800105c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	b21a      	sxth	r2, r3
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	490b      	ldr	r1, [pc, #44]	@ (8001094 <Pec15_Calc+0x64>)
 8001068:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4053      	eors	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	3301      	adds	r3, #1
 8001078:	737b      	strb	r3, [r7, #13]
 800107a:	7b7a      	ldrb	r2, [r7, #13]
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	429a      	cmp	r2, r3
 8001080:	d3e1      	bcc.n	8001046 <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	b29b      	uxth	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	08014230 	.word	0x08014230

08001098 <pec10_calc>:

uint16_t pec10_calc( bool bIsRxCmd, int nLength, uint8_t *pDataBuf)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 80010a6:	2310      	movs	r3, #16
 80010a8:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 80010aa:	238f      	movs	r3, #143	@ 0x8f
 80010ac:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010ae:	2300      	movs	r3, #0
 80010b0:	757b      	strb	r3, [r7, #21]
 80010b2:	e024      	b.n	80010fe <pec10_calc+0x66>
  {
    /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)pDataBuf[nByteIndex] << 2u);
 80010b4:	7d7b      	ldrb	r3, [r7, #21]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	b29a      	uxth	r2, r3
 80010c0:	8afb      	ldrh	r3, [r7, #22]
 80010c2:	4053      	eors	r3, r2
 80010c4:	82fb      	strh	r3, [r7, #22]
 
    /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010c6:	2308      	movs	r3, #8
 80010c8:	753b      	strb	r3, [r7, #20]
 80010ca:	e012      	b.n	80010f2 <pec10_calc+0x5a>
    {
      /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d007      	beq.n	80010e6 <pec10_calc+0x4e>
      {
                nRemainder = (uint16_t)((nRemainder << 1u));
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 80010dc:	8afa      	ldrh	r2, [r7, #22]
 80010de:	8a7b      	ldrh	r3, [r7, #18]
 80010e0:	4053      	eors	r3, r2
 80010e2:	82fb      	strh	r3, [r7, #22]
 80010e4:	e002      	b.n	80010ec <pec10_calc+0x54>
      }
      else
      {
                nRemainder = (uint16_t)(nRemainder << 1u);
 80010e6:	8afb      	ldrh	r3, [r7, #22]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010ec:	7d3b      	ldrb	r3, [r7, #20]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	753b      	strb	r3, [r7, #20]
 80010f2:	7d3b      	ldrb	r3, [r7, #20]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1e9      	bne.n	80010cc <pec10_calc+0x34>
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010f8:	7d7b      	ldrb	r3, [r7, #21]
 80010fa:	3301      	adds	r3, #1
 80010fc:	757b      	strb	r3, [r7, #21]
 80010fe:	7d7b      	ldrb	r3, [r7, #21]
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	429a      	cmp	r2, r3
 8001104:	dcd6      	bgt.n	80010b4 <pec10_calc+0x1c>
      }
    }
  }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (bIsRxCmd == true)
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00e      	beq.n	800112a <pec10_calc+0x92>
  {  
        nRemainder ^= (uint16_t)(((uint16_t)pDataBuf[nLength] & (uint8_t)0xFC) << 2u);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	b21b      	sxth	r3, r3
 800111a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 800111e:	b21a      	sxth	r2, r3
 8001120:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001124:	4053      	eors	r3, r2
 8001126:	b21b      	sxth	r3, r3
 8001128:	82fb      	strh	r3, [r7, #22]
  }
  /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 800112a:	2306      	movs	r3, #6
 800112c:	753b      	strb	r3, [r7, #20]
 800112e:	e012      	b.n	8001156 <pec10_calc+0xbe>
  {
    /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <pec10_calc+0xb2>
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800113a:	8afb      	ldrh	r3, [r7, #22]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001140:	8afa      	ldrh	r2, [r7, #22]
 8001142:	8a7b      	ldrh	r3, [r7, #18]
 8001144:	4053      	eors	r3, r2
 8001146:	82fb      	strh	r3, [r7, #22]
 8001148:	e002      	b.n	8001150 <pec10_calc+0xb8>
    }
    else
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800114a:	8afb      	ldrh	r3, [r7, #22]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001150:	7d3b      	ldrb	r3, [r7, #20]
 8001152:	3b01      	subs	r3, #1
 8001154:	753b      	strb	r3, [r7, #20]
 8001156:	7d3b      	ldrb	r3, [r7, #20]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1e9      	bne.n	8001130 <pec10_calc+0x98>
    }
  }
    return ((uint16_t)(nRemainder & 0x3FFu));
 800115c:	8afb      	ldrh	r3, [r7, #22]
 800115e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001162:	b29b      	uxth	r3, r3
}
 8001164:	4618      	mov	r0, r3
 8001166:	371c      	adds	r7, #28
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <spiSendCmd>:
* @return None
*
*******************************************************************************
*/
void spiSendCmd(uint8_t tx_cmd[2])
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;	
  cmd[0] = tx_cmd[0];
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	723b      	strb	r3, [r7, #8]
  cmd[1] =  tx_cmd[1];
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	727b      	strb	r3, [r7, #9]
  cmd_pec = Pec15_Calc(2, cmd);
 8001184:	f107 0308 	add.w	r3, r7, #8
 8001188:	4619      	mov	r1, r3
 800118a:	2002      	movs	r0, #2
 800118c:	f7ff ff50 	bl	8001030 <Pec15_Calc>
 8001190:	4603      	mov	r3, r0
 8001192:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001194:	89fb      	ldrh	r3, [r7, #14]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	72fb      	strb	r3, [r7, #11]
  adBmsCsLow();
 80011a4:	f005 fc9a 	bl	8006adc <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	4619      	mov	r1, r3
 80011ae:	2004      	movs	r0, #4
 80011b0:	f005 fcac 	bl	8006b0c <spiWriteBytes>
  adBmsCsHigh();
 80011b4:	f005 fc9e 	bl	8006af4 <adBmsCsHigh>
}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <spiReadData>:
uint8_t *rx_data,
uint8_t *pec_error,
uint8_t *cmd_cntr,
uint8_t regData_size
)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	@ 0x30
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
  uint8_t *data, *copyArray, src_address = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint16_t cmd_pec, received_pec, calculated_pec;
  uint8_t BYTES_IN_REG = regData_size;
 80011d6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80011da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t RX_BUFFER = (regData_size * tIC);
 80011de:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	fb12 f303 	smulbb	r3, r2, r3
 80011e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  
  data = (uint8_t *)calloc(RX_BUFFER, sizeof(uint8_t));
 80011ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80011f0:	2101      	movs	r1, #1
 80011f2:	4618      	mov	r0, r3
 80011f4:	f00d fc32 	bl	800ea5c <calloc>
 80011f8:	4603      	mov	r3, r0
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  copyArray = (uint8_t *)calloc(BYTES_IN_REG, sizeof(uint8_t));
 80011fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001200:	2101      	movs	r1, #1
 8001202:	4618      	mov	r0, r3
 8001204:	f00d fc2a 	bl	800ea5c <calloc>
 8001208:	4603      	mov	r3, r0
 800120a:	623b      	str	r3, [r7, #32]
  if((data == NULL) || (copyArray == NULL))
 800120c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <spiReadData+0x58>
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d105      	bne.n	8001224 <spiReadData+0x64>
  {
   #ifdef MBED     
    pc.printf(" Failed to allocate spi read data memory \n");
    #else
    printf(" Failed to allocate spi read data memory \n");
 8001218:	486c      	ldr	r0, [pc, #432]	@ (80013cc <spiReadData+0x20c>)
 800121a:	f00f fb41 	bl	80108a0 <puts>
    #endif	  
    exit(0);
 800121e:	2000      	movs	r0, #0
 8001220:	f00d fc38 	bl	800ea94 <exit>
  }
  else
  {
    uint8_t cmd[4];
    cmd[0] = tx_cmd[0];
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	753b      	strb	r3, [r7, #20]
    cmd[1] = tx_cmd[1];
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	785b      	ldrb	r3, [r3, #1]
 800122e:	757b      	strb	r3, [r7, #21]
    cmd_pec = Pec15_Calc(2, cmd);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	2002      	movs	r0, #2
 8001238:	f7ff fefa 	bl	8001030 <Pec15_Calc>
 800123c:	4603      	mov	r3, r0
 800123e:	83fb      	strh	r3, [r7, #30]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001240:	8bfb      	ldrh	r3, [r7, #30]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	75bb      	strb	r3, [r7, #22]
    cmd[3] = (uint8_t)(cmd_pec);
 800124a:	8bfb      	ldrh	r3, [r7, #30]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	75fb      	strb	r3, [r7, #23]
    adBmsWakeupIc(tIC);
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	4618      	mov	r0, r3
 8001254:	f005 fc98 	bl	8006b88 <adBmsWakeupIc>
    adBmsCsLow();
 8001258:	f005 fc40 	bl	8006adc <adBmsCsLow>
    spiWriteReadBytes(&cmd[0], &data[0], RX_BUFFER);                 /* Read the configuration data of all ICs on the daisy chain into readdata array */
 800125c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001260:	b29a      	uxth	r2, r3
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001268:	4618      	mov	r0, r3
 800126a:	f005 fc6f 	bl	8006b4c <spiWriteReadBytes>
    adBmsCsHigh();
 800126e:	f005 fc41 	bl	8006af4 <adBmsCsHigh>
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 8001272:	2300      	movs	r3, #0
 8001274:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001278:	e097      	b.n	80013aa <spiReadData+0x1ea>
    {																																      /* Into the r_comm array as well as check the received data for any bit errors */
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 800127a:	2300      	movs	r3, #0
 800127c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001280:	e01e      	b.n	80012c0 <spiReadData+0x100>
      {
        rx_data[(current_ic*BYTES_IN_REG)+current_byte] = data[current_byte + (current_ic*BYTES_IN_REG)];
 8001282:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001286:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800128a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800128e:	fb01 f303 	mul.w	r3, r1, r3
 8001292:	4413      	add	r3, r2
 8001294:	461a      	mov	r2, r3
 8001296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001298:	441a      	add	r2, r3
 800129a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800129e:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 80012a2:	fb03 f101 	mul.w	r1, r3, r1
 80012a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012aa:	440b      	add	r3, r1
 80012ac:	4619      	mov	r1, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	440b      	add	r3, r1
 80012b2:	7812      	ldrb	r2, [r2, #0]
 80012b4:	701a      	strb	r2, [r3, #0]
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 80012b6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012ba:	3301      	adds	r3, #1
 80012bc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80012c0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80012c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3da      	bcc.n	8001282 <spiReadData+0xc2>
      }
      /* Get command counter value */
      cmd_cntr[current_ic] = (data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] >> 2);
 80012cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012d0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012d4:	fb03 f202 	mul.w	r2, r3, r2
 80012d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012dc:	3b02      	subs	r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e4:	4413      	add	r3, r2
 80012e6:	781a      	ldrb	r2, [r3, #0]
 80012e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80012ee:	440b      	add	r3, r1
 80012f0:	0892      	lsrs	r2, r2, #2
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	701a      	strb	r2, [r3, #0]
      /* Get received pec value from ic*/
      received_pec = (uint16_t)(((data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] & 0x03) << 8) | data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 1)]);
 80012f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012fa:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012fe:	fb03 f202 	mul.w	r2, r3, r2
 8001302:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001306:	3b02      	subs	r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	461a      	mov	r2, r3
 800130c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130e:	4413      	add	r3, r2
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b21b      	sxth	r3, r3
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21b      	sxth	r3, r3
 8001318:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800131c:	b21a      	sxth	r2, r3
 800131e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001322:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8001326:	fb03 f101 	mul.w	r1, r3, r1
 800132a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800132e:	3b01      	subs	r3, #1
 8001330:	440b      	add	r3, r1
 8001332:	4619      	mov	r1, r3
 8001334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001336:	440b      	add	r3, r1
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21b      	sxth	r3, r3
 8001340:	83bb      	strh	r3, [r7, #28]
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], BYTES_IN_REG);
 8001342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001348:	4413      	add	r3, r2
 800134a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800134e:	4619      	mov	r1, r3
 8001350:	6a38      	ldr	r0, [r7, #32]
 8001352:	f00f fb09 	bl	8010968 <memcpy>
      src_address = ((current_ic+1) * (regData_size));
 8001356:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800135a:	3301      	adds	r3, #1
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8001362:	fb12 f303 	smulbb	r3, r2, r3
 8001366:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      /* Calculate data pec */
      calculated_pec = (uint16_t)pec10_calc(true, (BYTES_IN_REG-2), &copyArray[0]);
 800136a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800136e:	3b02      	subs	r3, #2
 8001370:	6a3a      	ldr	r2, [r7, #32]
 8001372:	4619      	mov	r1, r3
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff fe8f 	bl	8001098 <pec10_calc>
 800137a:	4603      	mov	r3, r0
 800137c:	837b      	strh	r3, [r7, #26]
      /* Match received pec with calculated pec */
      if (received_pec == calculated_pec){ pec_error[current_ic] = 0; }/* If no error is there value set to 0 */
 800137e:	8bba      	ldrh	r2, [r7, #28]
 8001380:	8b7b      	ldrh	r3, [r7, #26]
 8001382:	429a      	cmp	r2, r3
 8001384:	d106      	bne.n	8001394 <spiReadData+0x1d4>
 8001386:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	4413      	add	r3, r2
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
 8001392:	e005      	b.n	80013a0 <spiReadData+0x1e0>
      else{ pec_error[current_ic] = 1; }                               /* If error is there value set to 1 */                         
 8001394:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	4413      	add	r3, r2
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 80013a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80013a4:	3301      	adds	r3, #1
 80013a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80013aa:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f4ff af62 	bcc.w	800127a <spiReadData+0xba>
    }
  }
  free(data);
 80013b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013b8:	f00d fe50 	bl	800f05c <free>
  free(copyArray);
 80013bc:	6a38      	ldr	r0, [r7, #32]
 80013be:	f00d fe4d 	bl	800f05c <free>
}
 80013c2:	bf00      	nop
 80013c4:	3730      	adds	r7, #48	@ 0x30
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	08013270 	.word	0x08013270

080013d0 <adBmsReadData>:
* @return None 
*
*******************************************************************************
*/
void adBmsReadData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b090      	sub	sp, #64	@ 0x40
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
 80013da:	461a      	mov	r2, r3
 80013dc:	4603      	mov	r3, r0
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	4613      	mov	r3, r2
 80013e2:	73bb      	strb	r3, [r7, #14]
  uint16_t rBuff_size;
  uint8_t regData_size;
  if(group == ALL_GRP)
 80013e4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d142      	bne.n	8001472 <adBmsReadData+0xa2>
  {
    if(type == Rdcvall){rBuff_size = RDCVALL_SIZE; regData_size = RDCVALL_SIZE;}
 80013ec:	7bbb      	ldrb	r3, [r7, #14]
 80013ee:	2b0c      	cmp	r3, #12
 80013f0:	d105      	bne.n	80013fe <adBmsReadData+0x2e>
 80013f2:	2322      	movs	r3, #34	@ 0x22
 80013f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80013f6:	2322      	movs	r3, #34	@ 0x22
 80013f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80013fc:	e040      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdsall){rBuff_size = RDSALL_SIZE; regData_size = RDSALL_SIZE;}
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	2b0e      	cmp	r3, #14
 8001402:	d105      	bne.n	8001410 <adBmsReadData+0x40>
 8001404:	2322      	movs	r3, #34	@ 0x22
 8001406:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001408:	2322      	movs	r3, #34	@ 0x22
 800140a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800140e:	e037      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacall){rBuff_size = RDACALL_SIZE; regData_size = RDACALL_SIZE;}
 8001410:	7bbb      	ldrb	r3, [r7, #14]
 8001412:	2b0d      	cmp	r3, #13
 8001414:	d105      	bne.n	8001422 <adBmsReadData+0x52>
 8001416:	2322      	movs	r3, #34	@ 0x22
 8001418:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800141a:	2322      	movs	r3, #34	@ 0x22
 800141c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001420:	e02e      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdfcall){rBuff_size = RDFCALL_SIZE; regData_size = RDFCALL_SIZE;}
 8001422:	7bbb      	ldrb	r3, [r7, #14]
 8001424:	2b11      	cmp	r3, #17
 8001426:	d105      	bne.n	8001434 <adBmsReadData+0x64>
 8001428:	2322      	movs	r3, #34	@ 0x22
 800142a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800142c:	2322      	movs	r3, #34	@ 0x22
 800142e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001432:	e025      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdcsall){rBuff_size = RDCSALL_SIZE; regData_size = RDCSALL_SIZE;}
 8001434:	7bbb      	ldrb	r3, [r7, #14]
 8001436:	2b0f      	cmp	r3, #15
 8001438:	d105      	bne.n	8001446 <adBmsReadData+0x76>
 800143a:	2342      	movs	r3, #66	@ 0x42
 800143c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800143e:	2342      	movs	r3, #66	@ 0x42
 8001440:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001444:	e01c      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdasall){rBuff_size = RDASALL_SIZE; regData_size = RDASALL_SIZE;}
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	2b12      	cmp	r3, #18
 800144a:	d105      	bne.n	8001458 <adBmsReadData+0x88>
 800144c:	2346      	movs	r3, #70	@ 0x46
 800144e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001450:	2346      	movs	r3, #70	@ 0x46
 8001452:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001456:	e013      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacsall){rBuff_size = RDACSALL_SIZE; regData_size = RDACSALL_SIZE;}
 8001458:	7bbb      	ldrb	r3, [r7, #14]
 800145a:	2b10      	cmp	r3, #16
 800145c:	d105      	bne.n	800146a <adBmsReadData+0x9a>
 800145e:	2342      	movs	r3, #66	@ 0x42
 8001460:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001462:	2342      	movs	r3, #66	@ 0x42
 8001464:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001468:	e00a      	b.n	8001480 <adBmsReadData+0xb0>
    else{printf("Read All cmd wrong type select \n");}
 800146a:	48bc      	ldr	r0, [pc, #752]	@ (800175c <adBmsReadData+0x38c>)
 800146c:	f00f fa18 	bl	80108a0 <puts>
 8001470:	e006      	b.n	8001480 <adBmsReadData+0xb0>
  }
  else{rBuff_size = (tIC * RX_DATA); regData_size = RX_DATA;}
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	b29b      	uxth	r3, r3
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800147a:	2308      	movs	r3, #8
 800147c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t *read_buffer, *pec_error, *cmd_count;
  read_buffer = (uint8_t *)calloc(rBuff_size, sizeof(uint8_t));
 8001480:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001482:	2101      	movs	r1, #1
 8001484:	4618      	mov	r0, r3
 8001486:	f00d fae9 	bl	800ea5c <calloc>
 800148a:	4603      	mov	r3, r0
 800148c:	61bb      	str	r3, [r7, #24]
  pec_error = (uint8_t *)calloc(tIC, sizeof(uint8_t)); 
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	2101      	movs	r1, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f00d fae2 	bl	800ea5c <calloc>
 8001498:	4603      	mov	r3, r0
 800149a:	617b      	str	r3, [r7, #20]
  cmd_count = (uint8_t *)calloc(tIC, sizeof(uint8_t));
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2101      	movs	r1, #1
 80014a0:	4618      	mov	r0, r3
 80014a2:	f00d fadb 	bl	800ea5c <calloc>
 80014a6:	4603      	mov	r3, r0
 80014a8:	613b      	str	r3, [r7, #16]
  if((pec_error == NULL) || (cmd_count == NULL) || (read_buffer == NULL))
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <adBmsReadData+0xec>
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <adBmsReadData+0xec>
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d105      	bne.n	80014c8 <adBmsReadData+0xf8>
  {
#ifdef MBED
    pc.printf(" Failed to allocate memory \n");
#else
    printf(" Failed to allocate memory \n");
 80014bc:	48a8      	ldr	r0, [pc, #672]	@ (8001760 <adBmsReadData+0x390>)
 80014be:	f00f f9ef 	bl	80108a0 <puts>
#endif
    exit(0);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f00d fae6 	bl	800ea94 <exit>
  }
  else
  {
    spiReadData(tIC, &cmd_arg[0], &read_buffer[0], &pec_error[0], &cmd_count[0], regData_size);
 80014c8:	7bf8      	ldrb	r0, [r7, #15]
 80014ca:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	f7ff fe71 	bl	80011c0 <spiReadData>
    switch (type)
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b12      	cmp	r3, #18
 80014e2:	f200 849e 	bhi.w	8001e22 <adBmsReadData+0xa52>
 80014e6:	a201      	add	r2, pc, #4	@ (adr r2, 80014ec <adBmsReadData+0x11c>)
 80014e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ec:	080015a3 	.word	0x080015a3
 80014f0:	08001745 	.word	0x08001745
 80014f4:	080017b7 	.word	0x080017b7
 80014f8:	0800181f 	.word	0x0800181f
 80014fc:	080018ed 	.word	0x080018ed
 8001500:	0800160d 	.word	0x0800160d
 8001504:	08001675 	.word	0x08001675
 8001508:	080016dd 	.word	0x080016dd
 800150c:	08001539 	.word	0x08001539
 8001510:	08001887 	.word	0x08001887
 8001514:	08001955 	.word	0x08001955
 8001518:	08001e23 	.word	0x08001e23
 800151c:	080019bb 	.word	0x080019bb
 8001520:	08001a23 	.word	0x08001a23
 8001524:	08001a8b 	.word	0x08001a8b
 8001528:	08001b5b 	.word	0x08001b5b
 800152c:	08001c2b 	.word	0x08001c2b
 8001530:	08001af3 	.word	0x08001af3
 8001534:	08001cfb 	.word	0x08001cfb
    {
    case Config:
      adBms6830ParseConfig(tIC, ic, group, &read_buffer[0]);
 8001538:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800153c:	7bf8      	ldrb	r0, [r7, #15]
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	f001 f9e6 	bl	8002912 <adBms6830ParseConfig>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001546:	2300      	movs	r3, #0
 8001548:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800154c:	e022      	b.n	8001594 <adBmsReadData+0x1c4>
      {							
        ic[cic].cccrc.cfgr_pec = pec_error[cic];
 800154e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	441a      	add	r2, r3
 8001556:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800155a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800155e:	fb01 f303 	mul.w	r3, r1, r3
 8001562:	68b9      	ldr	r1, [r7, #8]
 8001564:	440b      	add	r3, r1
 8001566:	7812      	ldrb	r2, [r2, #0]
 8001568:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800156c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	441a      	add	r2, r3
 8001574:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001578:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800157c:	fb01 f303 	mul.w	r3, r1, r3
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	440b      	add	r3, r1
 8001584:	7812      	ldrb	r2, [r2, #0]
 8001586:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800158a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800158e:	3301      	adds	r3, #1
 8001590:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001594:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	429a      	cmp	r2, r3
 800159c:	d3d7      	bcc.n	800154e <adBmsReadData+0x17e>
      }
      break;
 800159e:	f000 bc41 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case Cell:
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80015a2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80015a6:	7bf8      	ldrb	r0, [r7, #15]
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	68b9      	ldr	r1, [r7, #8]
 80015ac:	f001 f9d2 	bl	8002954 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015b6:	e022      	b.n	80015fe <adBmsReadData+0x22e>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80015b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	441a      	add	r2, r3
 80015c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015c8:	fb01 f303 	mul.w	r3, r1, r3
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	440b      	add	r3, r1
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80015d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	441a      	add	r2, r3
 80015de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015e2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015e6:	fb01 f303 	mul.w	r3, r1, r3
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	440b      	add	r3, r1
 80015ee:	7812      	ldrb	r2, [r2, #0]
 80015f0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015f8:	3301      	adds	r3, #1
 80015fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015fe:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	429a      	cmp	r2, r3
 8001606:	d3d7      	bcc.n	80015b8 <adBmsReadData+0x1e8>
      }
      break;
 8001608:	f000 bc0c 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case AvgCell:
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 800160c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001610:	7bf8      	ldrb	r0, [r7, #15]
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	f001 fc79 	bl	8002f0c <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800161a:	2300      	movs	r3, #0
 800161c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001620:	e022      	b.n	8001668 <adBmsReadData+0x298>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001622:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	441a      	add	r2, r3
 800162a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800162e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	68b9      	ldr	r1, [r7, #8]
 8001638:	440b      	add	r3, r1
 800163a:	7812      	ldrb	r2, [r2, #0]
 800163c:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001640:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	441a      	add	r2, r3
 8001648:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800164c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001650:	fb01 f303 	mul.w	r3, r1, r3
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	440b      	add	r3, r1
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800165e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001662:	3301      	adds	r3, #1
 8001664:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001668:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	429a      	cmp	r2, r3
 8001670:	d3d7      	bcc.n	8001622 <adBmsReadData+0x252>
      }
      break;
 8001672:	e3d7      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case S_volt:
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001674:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001678:	7bf8      	ldrb	r0, [r7, #15]
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	f001 ff41 	bl	8003504 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001682:	2300      	movs	r3, #0
 8001684:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001688:	e022      	b.n	80016d0 <adBmsReadData+0x300>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 800168a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	441a      	add	r2, r3
 8001692:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001696:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	68b9      	ldr	r1, [r7, #8]
 80016a0:	440b      	add	r3, r1
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80016a8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	441a      	add	r2, r3
 80016b0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80016b8:	fb01 f303 	mul.w	r3, r1, r3
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	440b      	add	r3, r1
 80016c0:	7812      	ldrb	r2, [r2, #0]
 80016c2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016c6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ca:	3301      	adds	r3, #1
 80016cc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80016d0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d3d7      	bcc.n	800168a <adBmsReadData+0x2ba>
      }
      break;
 80016da:	e3a3      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case F_volt:
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 80016dc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80016e0:	7bf8      	ldrb	r0, [r7, #15]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	f002 fa09 	bl	8003afc <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80016f0:	e022      	b.n	8001738 <adBmsReadData+0x368>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80016f2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	441a      	add	r2, r3
 80016fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016fe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001702:	fb01 f303 	mul.w	r3, r1, r3
 8001706:	68b9      	ldr	r1, [r7, #8]
 8001708:	440b      	add	r3, r1
 800170a:	7812      	ldrb	r2, [r2, #0]
 800170c:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001710:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	441a      	add	r2, r3
 8001718:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800171c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001720:	fb01 f303 	mul.w	r3, r1, r3
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	440b      	add	r3, r1
 8001728:	7812      	ldrb	r2, [r2, #0]
 800172a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800172e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001732:	3301      	adds	r3, #1
 8001734:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001738:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	429a      	cmp	r2, r3
 8001740:	d3d7      	bcc.n	80016f2 <adBmsReadData+0x322>
      }
      break;
 8001742:	e36f      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Aux:
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001744:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001748:	7bf8      	ldrb	r0, [r7, #15]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	f002 fcd1 	bl	80040f4 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001752:	2300      	movs	r3, #0
 8001754:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001758:	e027      	b.n	80017aa <adBmsReadData+0x3da>
 800175a:	bf00      	nop
 800175c:	0801329c 	.word	0x0801329c
 8001760:	080132bc 	.word	0x080132bc
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001764:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	441a      	add	r2, r3
 800176c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001770:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001774:	fb01 f303 	mul.w	r3, r1, r3
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	440b      	add	r3, r1
 800177c:	7812      	ldrb	r2, [r2, #0]
 800177e:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	441a      	add	r2, r3
 800178a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800178e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	68b9      	ldr	r1, [r7, #8]
 8001798:	440b      	add	r3, r1
 800179a:	7812      	ldrb	r2, [r2, #0]
 800179c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017a4:	3301      	adds	r3, #1
 80017a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017aa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d3d7      	bcc.n	8001764 <adBmsReadData+0x394>
      }
      break;
 80017b4:	e336      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case RAux:
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[0]);
 80017b6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80017ba:	7bf8      	ldrb	r0, [r7, #15]
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	68b9      	ldr	r1, [r7, #8]
 80017c0:	f002 fee8 	bl	8004594 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80017ca:	e022      	b.n	8001812 <adBmsReadData+0x442>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 80017cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	441a      	add	r2, r3
 80017d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017dc:	fb01 f303 	mul.w	r3, r1, r3
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	440b      	add	r3, r1
 80017e4:	7812      	ldrb	r2, [r2, #0]
 80017e6:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80017ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	441a      	add	r2, r3
 80017f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017f6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	68b9      	ldr	r1, [r7, #8]
 8001800:	440b      	add	r3, r1
 8001802:	7812      	ldrb	r2, [r2, #0]
 8001804:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001808:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800180c:	3301      	adds	r3, #1
 800180e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001812:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	429a      	cmp	r2, r3
 800181a:	d3d7      	bcc.n	80017cc <adBmsReadData+0x3fc>
      }
      break;
 800181c:	e302      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Status:
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[0]);
 800181e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001822:	7bf8      	ldrb	r0, [r7, #15]
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	68b9      	ldr	r1, [r7, #8]
 8001828:	f003 ff86 	bl	8005738 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800182c:	2300      	movs	r3, #0
 800182e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001832:	e022      	b.n	800187a <adBmsReadData+0x4aa>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001834:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	441a      	add	r2, r3
 800183c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001840:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	440b      	add	r3, r1
 800184c:	7812      	ldrb	r2, [r2, #0]
 800184e:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001852:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	441a      	add	r2, r3
 800185a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800185e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001862:	fb01 f303 	mul.w	r3, r1, r3
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	440b      	add	r3, r1
 800186a:	7812      	ldrb	r2, [r2, #0]
 800186c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001870:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001874:	3301      	adds	r3, #1
 8001876:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800187a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	429a      	cmp	r2, r3
 8001882:	d3d7      	bcc.n	8001834 <adBmsReadData+0x464>
      }
      break;
 8001884:	e2ce      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Comm:
      adBms6830ParseComm(tIC, ic, &read_buffer[0]);
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	4618      	mov	r0, r3
 800188e:	f003 ffcd 	bl	800582c <adBms6830ParseComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001892:	2300      	movs	r3, #0
 8001894:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001898:	e022      	b.n	80018e0 <adBmsReadData+0x510>
      {
        ic[cic].cccrc.comm_pec = pec_error[cic];
 800189a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	441a      	add	r2, r3
 80018a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018a6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018aa:	fb01 f303 	mul.w	r3, r1, r3
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	440b      	add	r3, r1
 80018b2:	7812      	ldrb	r2, [r2, #0]
 80018b4:	f883 2198 	strb.w	r2, [r3, #408]	@ 0x198
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80018b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	441a      	add	r2, r3
 80018c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018c8:	fb01 f303 	mul.w	r3, r1, r3
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	440b      	add	r3, r1
 80018d0:	7812      	ldrb	r2, [r2, #0]
 80018d2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018da:	3301      	adds	r3, #1
 80018dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80018e0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d3d7      	bcc.n	800189a <adBmsReadData+0x4ca>
      }
      break;
 80018ea:	e29b      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Pwm:
      adBms6830ParsePwm(tIC, ic, group, &read_buffer[0]);
 80018ec:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80018f0:	7bf8      	ldrb	r0, [r7, #15]
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	f004 fab5 	bl	8005e64 <adBms6830ParsePwm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001900:	e022      	b.n	8001948 <adBmsReadData+0x578>
      {
        ic[cic].cccrc.pwm_pec = pec_error[cic];
 8001902:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	441a      	add	r2, r3
 800190a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800190e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001912:	fb01 f303 	mul.w	r3, r1, r3
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	440b      	add	r3, r1
 800191a:	7812      	ldrb	r2, [r2, #0]
 800191c:	f883 2199 	strb.w	r2, [r3, #409]	@ 0x199
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001920:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	441a      	add	r2, r3
 8001928:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800192c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001930:	fb01 f303 	mul.w	r3, r1, r3
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	440b      	add	r3, r1
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800193e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001942:	3301      	adds	r3, #1
 8001944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001948:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	429a      	cmp	r2, r3
 8001950:	d3d7      	bcc.n	8001902 <adBmsReadData+0x532>
      }
      break;
 8001952:	e267      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Sid:
      adBms6830ParseSID(tIC, ic, &read_buffer[0]);
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	4618      	mov	r0, r3
 800195c:	f004 f845 	bl	80059ea <adBms6830ParseSID>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001960:	2300      	movs	r3, #0
 8001962:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001966:	e022      	b.n	80019ae <adBmsReadData+0x5de>
      {
        ic[cic].cccrc.sid_pec = pec_error[cic];
 8001968:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	441a      	add	r2, r3
 8001970:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001974:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001978:	fb01 f303 	mul.w	r3, r1, r3
 800197c:	68b9      	ldr	r1, [r7, #8]
 800197e:	440b      	add	r3, r1
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	f883 219a 	strb.w	r2, [r3, #410]	@ 0x19a
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001986:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	441a      	add	r2, r3
 800198e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001992:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	440b      	add	r3, r1
 800199e:	7812      	ldrb	r2, [r2, #0]
 80019a0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80019a8:	3301      	adds	r3, #1
 80019aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80019ae:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d3d7      	bcc.n	8001968 <adBmsReadData+0x598>
      }
      break;
 80019b8:	e234      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcvall:
      /* 32 byte cell data + 2 byte pec */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80019ba:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80019be:	7bf8      	ldrb	r0, [r7, #15]
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	68b9      	ldr	r1, [r7, #8]
 80019c4:	f000 ffc6 	bl	8002954 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80019ce:	e022      	b.n	8001a16 <adBmsReadData+0x646>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80019d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	441a      	add	r2, r3
 80019d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019dc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	440b      	add	r3, r1
 80019e8:	7812      	ldrb	r2, [r2, #0]
 80019ea:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80019ee:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	441a      	add	r2, r3
 80019f6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019fe:	fb01 f303 	mul.w	r3, r1, r3
 8001a02:	68b9      	ldr	r1, [r7, #8]
 8001a04:	440b      	add	r3, r1
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001a10:	3301      	adds	r3, #1
 8001a12:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001a16:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d3d7      	bcc.n	80019d0 <adBmsReadData+0x600>
      }
      break;
 8001a20:	e200      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacall:
      /* 32 byte avg cell data + 2 byte pec */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001a22:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a26:	7bf8      	ldrb	r0, [r7, #15]
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	68b9      	ldr	r1, [r7, #8]
 8001a2c:	f001 fa6e 	bl	8002f0c <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a36:	e022      	b.n	8001a7e <adBmsReadData+0x6ae>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001a38:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	441a      	add	r2, r3
 8001a40:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a44:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a48:	fb01 f303 	mul.w	r3, r1, r3
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	440b      	add	r3, r1
 8001a50:	7812      	ldrb	r2, [r2, #0]
 8001a52:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	441a      	add	r2, r3
 8001a5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a62:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	440b      	add	r3, r1
 8001a6e:	7812      	ldrb	r2, [r2, #0]
 8001a70:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a7e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d3d7      	bcc.n	8001a38 <adBmsReadData+0x668>
      }
      break;
 8001a88:	e1cc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdsall:
      /* 32 byte scell volt data + 2 byte pec */
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001a8a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a8e:	7bf8      	ldrb	r0, [r7, #15]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	f001 fd36 	bl	8003504 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a9e:	e022      	b.n	8001ae6 <adBmsReadData+0x716>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	441a      	add	r2, r3
 8001aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ab0:	fb01 f303 	mul.w	r3, r1, r3
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	440b      	add	r3, r1
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001abe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	441a      	add	r2, r3
 8001ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aca:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ace:	fb01 f303 	mul.w	r3, r1, r3
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	440b      	add	r3, r1
 8001ad6:	7812      	ldrb	r2, [r2, #0]
 8001ad8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001adc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ae6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3d7      	bcc.n	8001aa0 <adBmsReadData+0x6d0>
      }
      break;
 8001af0:	e198      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdfcall:
      /* 32 byte fcell data + 2 byte pec */
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 8001af2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001af6:	7bf8      	ldrb	r0, [r7, #15]
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	68b9      	ldr	r1, [r7, #8]
 8001afc:	f001 fffe 	bl	8003afc <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b06:	e022      	b.n	8001b4e <adBmsReadData+0x77e>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 8001b08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	441a      	add	r2, r3
 8001b10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b14:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b18:	fb01 f303 	mul.w	r3, r1, r3
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	440b      	add	r3, r1
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	441a      	add	r2, r3
 8001b2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b32:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b36:	fb01 f303 	mul.w	r3, r1, r3
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	440b      	add	r3, r1
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b48:	3301      	adds	r3, #1
 8001b4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b4e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d3d7      	bcc.n	8001b08 <adBmsReadData+0x738>
      }
      break;
 8001b58:	e164      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcsall:
      /* 64 byte + 2 byte pec = 32 byte cell data + 32 byte scell volt data */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 8001b5a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b5e:	7bf8      	ldrb	r0, [r7, #15]
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	68b9      	ldr	r1, [r7, #8]
 8001b64:	f000 fef6 	bl	8002954 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001b6e:	e022      	b.n	8001bb6 <adBmsReadData+0x7e6>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001b70:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	441a      	add	r2, r3
 8001b78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b7c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b80:	fb01 f303 	mul.w	r3, r1, r3
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	440b      	add	r3, r1
 8001b88:	7812      	ldrb	r2, [r2, #0]
 8001b8a:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b8e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	441a      	add	r2, r3
 8001b96:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b9a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	68b9      	ldr	r1, [r7, #8]
 8001ba4:	440b      	add	r3, r1
 8001ba6:	7812      	ldrb	r2, [r2, #0]
 8001ba8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001bb6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d3d7      	bcc.n	8001b70 <adBmsReadData+0x7a0>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	3320      	adds	r3, #32
 8001bc4:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001bc8:	7bf8      	ldrb	r0, [r7, #15]
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	f001 fc9a 	bl	8003504 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001bd6:	e022      	b.n	8001c1e <adBmsReadData+0x84e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001bd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	441a      	add	r2, r3
 8001be0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001be4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001be8:	fb01 f303 	mul.w	r3, r1, r3
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	440b      	add	r3, r1
 8001bf0:	7812      	ldrb	r2, [r2, #0]
 8001bf2:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001bf6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	441a      	add	r2, r3
 8001bfe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c02:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	68b9      	ldr	r1, [r7, #8]
 8001c0c:	440b      	add	r3, r1
 8001c0e:	7812      	ldrb	r2, [r2, #0]
 8001c10:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c18:	3301      	adds	r3, #1
 8001c1a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001c1e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d3d7      	bcc.n	8001bd8 <adBmsReadData+0x808>
      }
      break;
 8001c28:	e0fc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacsall:
      /* 64 byte + 2 byte pec = 32 byte avg cell data + 32 byte scell volt data */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001c2a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c2e:	7bf8      	ldrb	r0, [r7, #15]
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	68b9      	ldr	r1, [r7, #8]
 8001c34:	f001 f96a 	bl	8002f0c <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c3e:	e022      	b.n	8001c86 <adBmsReadData+0x8b6>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001c40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	441a      	add	r2, r3
 8001c48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c4c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c50:	fb01 f303 	mul.w	r3, r1, r3
 8001c54:	68b9      	ldr	r1, [r7, #8]
 8001c56:	440b      	add	r3, r1
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001c5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	441a      	add	r2, r3
 8001c66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c6a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c6e:	fb01 f303 	mul.w	r3, r1, r3
 8001c72:	68b9      	ldr	r1, [r7, #8]
 8001c74:	440b      	add	r3, r1
 8001c76:	7812      	ldrb	r2, [r2, #0]
 8001c78:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c80:	3301      	adds	r3, #1
 8001c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c86:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d3d7      	bcc.n	8001c40 <adBmsReadData+0x870>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	3320      	adds	r3, #32
 8001c94:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c98:	7bf8      	ldrb	r0, [r7, #15]
 8001c9a:	68b9      	ldr	r1, [r7, #8]
 8001c9c:	f001 fc32 	bl	8003504 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001ca6:	e022      	b.n	8001cee <adBmsReadData+0x91e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001ca8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	441a      	add	r2, r3
 8001cb0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cb4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cb8:	fb01 f303 	mul.w	r3, r1, r3
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	440b      	add	r3, r1
 8001cc0:	7812      	ldrb	r2, [r2, #0]
 8001cc2:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001cc6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	441a      	add	r2, r3
 8001cce:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cd2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cd6:	fb01 f303 	mul.w	r3, r1, r3
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	440b      	add	r3, r1
 8001cde:	7812      	ldrb	r2, [r2, #0]
 8001ce0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ce4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ce8:	3301      	adds	r3, #1
 8001cea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001cee:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d3d7      	bcc.n	8001ca8 <adBmsReadData+0x8d8>
      }
      break;
 8001cf8:	e094      	b.n	8001e24 <adBmsReadData+0xa54>
    case Rdasall:
      /* 68 byte + 2 byte pec: 
      24 byte gpio data + 20 byte Redundant gpio data +
      24 byte status A(6 byte), B(6 byte), C(4 byte), D(6 byte) & E(2 byte)
      */
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001cfa:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001cfe:	7bf8      	ldrb	r0, [r7, #15]
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	68b9      	ldr	r1, [r7, #8]
 8001d04:	f002 f9f6 	bl	80040f4 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d0e:	e022      	b.n	8001d56 <adBmsReadData+0x986>
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001d10:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	441a      	add	r2, r3
 8001d18:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d1c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d20:	fb01 f303 	mul.w	r3, r1, r3
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	440b      	add	r3, r1
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	441a      	add	r2, r3
 8001d36:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d3a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d3e:	fb01 f303 	mul.w	r3, r1, r3
 8001d42:	68b9      	ldr	r1, [r7, #8]
 8001d44:	440b      	add	r3, r1
 8001d46:	7812      	ldrb	r2, [r2, #0]
 8001d48:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d4c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d50:	3301      	adds	r3, #1
 8001d52:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d56:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3d7      	bcc.n	8001d10 <adBmsReadData+0x940>
      }
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[24]);
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	3318      	adds	r3, #24
 8001d64:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001d68:	7bf8      	ldrb	r0, [r7, #15]
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	f002 fc12 	bl	8004594 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d70:	2300      	movs	r3, #0
 8001d72:	f887 3020 	strb.w	r3, [r7, #32]
 8001d76:	e022      	b.n	8001dbe <adBmsReadData+0x9ee>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 8001d78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	441a      	add	r2, r3
 8001d80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d84:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d88:	fb01 f303 	mul.w	r3, r1, r3
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	440b      	add	r3, r1
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d96:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	441a      	add	r2, r3
 8001d9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001da2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	68b9      	ldr	r1, [r7, #8]
 8001dac:	440b      	add	r3, r1
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001db4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001db8:	3301      	adds	r3, #1
 8001dba:	f887 3020 	strb.w	r3, [r7, #32]
 8001dbe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d3d7      	bcc.n	8001d78 <adBmsReadData+0x9a8>
      }
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[44]);
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	332c      	adds	r3, #44	@ 0x2c
 8001dcc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001dd0:	7bf8      	ldrb	r0, [r7, #15]
 8001dd2:	68b9      	ldr	r1, [r7, #8]
 8001dd4:	f003 fcb0 	bl	8005738 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	77fb      	strb	r3, [r7, #31]
 8001ddc:	e01c      	b.n	8001e18 <adBmsReadData+0xa48>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001dde:	7ffb      	ldrb	r3, [r7, #31]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	441a      	add	r2, r3
 8001de4:	7ffb      	ldrb	r3, [r7, #31]
 8001de6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001dea:	fb01 f303 	mul.w	r3, r1, r3
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	440b      	add	r3, r1
 8001df2:	7812      	ldrb	r2, [r2, #0]
 8001df4:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001df8:	7ffb      	ldrb	r3, [r7, #31]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	441a      	add	r2, r3
 8001dfe:	7ffb      	ldrb	r3, [r7, #31]
 8001e00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001e04:	fb01 f303 	mul.w	r3, r1, r3
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	440b      	add	r3, r1
 8001e0c:	7812      	ldrb	r2, [r2, #0]
 8001e0e:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001e12:	7ffb      	ldrb	r3, [r7, #31]
 8001e14:	3301      	adds	r3, #1
 8001e16:	77fb      	strb	r3, [r7, #31]
 8001e18:	7ffa      	ldrb	r2, [r7, #31]
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d3de      	bcc.n	8001dde <adBmsReadData+0xa0e>
      }
      break;
 8001e20:	e000      	b.n	8001e24 <adBmsReadData+0xa54>
      
    default:
      break;
 8001e22:	bf00      	nop
    }
  }
  free(read_buffer);
 8001e24:	69b8      	ldr	r0, [r7, #24]
 8001e26:	f00d f919 	bl	800f05c <free>
  free(pec_error); 
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f00d f916 	bl	800f05c <free>
  free(cmd_count); 
 8001e30:	6938      	ldr	r0, [r7, #16]
 8001e32:	f00d f913 	bl	800f05c <free>
}
 8001e36:	bf00      	nop
 8001e38:	3738      	adds	r7, #56	@ 0x38
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop

08001e40 <spiWriteData>:
(
uint8_t tIC, 
uint8_t tx_cmd[2], 
uint8_t *data
)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	@ 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	73fb      	strb	r3, [r7, #15]
  uint8_t BYTES_IN_REG = TX_DATA;
 8001e4e:	2306      	movs	r3, #6
 8001e50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t CMD_LEN = 4 + (RX_DATA * tIC);
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint16_t data_pec, cmd_pec;
  uint8_t *cmd, copyArray[TX_DATA], src_address = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t cmd_index;
  cmd = (uint8_t *)calloc(CMD_LEN, sizeof(uint8_t)); 
 8001e66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f00c fdf5 	bl	800ea5c <calloc>
 8001e72:	4603      	mov	r3, r0
 8001e74:	61fb      	str	r3, [r7, #28]
  if(cmd == NULL)
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <spiWriteData+0x48>
  {
#ifdef MBED
    pc.printf(" Failed to allocate cmd array memory \n");
#else
    printf(" Failed to allocate cmd array memory \n");
 8001e7c:	4851      	ldr	r0, [pc, #324]	@ (8001fc4 <spiWriteData+0x184>)
 8001e7e:	f00e fd0f 	bl	80108a0 <puts>
#endif  
    exit(0);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f00c fe06 	bl	800ea94 <exit>
  }
  else
  {
    cmd[0] = tx_cmd[0];
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	3301      	adds	r3, #1
 8001e94:	68ba      	ldr	r2, [r7, #8]
 8001e96:	7852      	ldrb	r2, [r2, #1]
 8001e98:	701a      	strb	r2, [r3, #0]
    cmd_pec = Pec15_Calc(2, cmd);
 8001e9a:	69f9      	ldr	r1, [r7, #28]
 8001e9c:	2002      	movs	r0, #2
 8001e9e:	f7ff f8c7 	bl	8001030 <Pec15_Calc>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	837b      	strh	r3, [r7, #26]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001ea6:	8b7b      	ldrh	r3, [r7, #26]
 8001ea8:	0a1b      	lsrs	r3, r3, #8
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	3302      	adds	r3, #2
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t)(cmd_pec);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	3303      	adds	r3, #3
 8001eb8:	8b7a      	ldrh	r2, [r7, #26]
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	701a      	strb	r2, [r3, #0]
    cmd_index = 4;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* executes for each LTC68xx, this loops starts with the last IC on the stack */
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001eca:	e064      	b.n	8001f96 <spiWriteData+0x156>
    {                                                                         
      src_address = ((current_ic-1) * TX_DATA); 
 8001ecc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	0052      	lsls	r2, r2, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	3b06      	subs	r3, #6
 8001edc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      /* The first configuration written is received by the last IC in the daisy chain */
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001ee6:	e01d      	b.n	8001f24 <spiWriteData+0xe4>
      {
        cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8001ee8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001eec:	1e5a      	subs	r2, r3, #1
 8001eee:	4613      	mov	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4413      	add	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001efc:	4413      	add	r3, r2
 8001efe:	461a      	mov	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	441a      	add	r2, r3
 8001f04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f08:	69f9      	ldr	r1, [r7, #28]
 8001f0a:	440b      	add	r3, r1
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 1;
 8001f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f14:	3301      	adds	r3, #1
 8001f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001f1a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001f1e:	3301      	adds	r3, #1
 8001f20:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001f24:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001f28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d3db      	bcc.n	8001ee8 <spiWriteData+0xa8>
      }
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], TX_DATA); /* dst, src, size */
 8001f30:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	18d1      	adds	r1, r2, r3
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	2206      	movs	r2, #6
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f00e fd12 	bl	8010968 <memcpy>
      /* calculating the PEC for each Ics configuration register data */
      data_pec = (uint16_t)pec10_calc(false, BYTES_IN_REG, &copyArray[0]);  
 8001f44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f48:	f107 0210 	add.w	r2, r7, #16
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f7ff f8a2 	bl	8001098 <pec10_calc>
 8001f54:	4603      	mov	r3, r0
 8001f56:	833b      	strh	r3, [r7, #24]
      cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8001f58:	8b3b      	ldrh	r3, [r7, #24]
 8001f5a:	0a1b      	lsrs	r3, r3, #8
 8001f5c:	b299      	uxth	r1, r3
 8001f5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f62:	69fa      	ldr	r2, [r7, #28]
 8001f64:	4413      	add	r3, r2
 8001f66:	b2ca      	uxtb	r2, r1
 8001f68:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f6e:	3301      	adds	r3, #1
 8001f70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      cmd[cmd_index] = (uint8_t)data_pec;
 8001f74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f78:	69fa      	ldr	r2, [r7, #28]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	8b3a      	ldrh	r2, [r7, #24]
 8001f7e:	b2d2      	uxtb	r2, r2
 8001f80:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f86:	3301      	adds	r3, #1
 8001f88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001f8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f90:	3b01      	subs	r3, #1
 8001f92:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001f96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d196      	bne.n	8001ecc <spiWriteData+0x8c>
    }
    adBmsCsLow();
 8001f9e:	f004 fd9d 	bl	8006adc <adBmsCsLow>
    spiWriteBytes(CMD_LEN, &cmd[0]);
 8001fa2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	69f9      	ldr	r1, [r7, #28]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f004 fdae 	bl	8006b0c <spiWriteBytes>
    adBmsCsHigh();
 8001fb0:	f004 fda0 	bl	8006af4 <adBmsCsHigh>
  }
  free(cmd); 
 8001fb4:	69f8      	ldr	r0, [r7, #28]
 8001fb6:	f00d f851 	bl	800f05c <free>
}
 8001fba:	bf00      	nop
 8001fbc:	3728      	adds	r7, #40	@ 0x28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	080132d8 	.word	0x080132d8

08001fc8 <adBmsWriteData>:
* @return None 
*
*******************************************************************************
*/
void adBmsWriteData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{	  
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	@ 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	607a      	str	r2, [r7, #4]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	73fb      	strb	r3, [r7, #15]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	73bb      	strb	r3, [r7, #14]
  uint8_t data_len = TX_DATA, write_size = (TX_DATA * tIC);
 8001fdc:	2306      	movs	r3, #6
 8001fde:	76fb      	strb	r3, [r7, #27]
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	0052      	lsls	r2, r2, #1
 8001fe6:	4413      	add	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	76bb      	strb	r3, [r7, #26]
  uint8_t *write_buffer = (uint8_t *)calloc(write_size, sizeof(uint8_t));
 8001fec:	7ebb      	ldrb	r3, [r7, #26]
 8001fee:	2101      	movs	r1, #1
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f00c fd33 	bl	800ea5c <calloc>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	617b      	str	r3, [r7, #20]
  if(write_buffer == NULL)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d105      	bne.n	800200c <adBmsWriteData+0x44>
  {
#ifdef MBED
    pc.printf(" Failed to allocate write_buffer array memory \n");
#else
    printf(" Failed to allocate write_buffer array memory \n");
 8002000:	48bb      	ldr	r0, [pc, #748]	@ (80022f0 <adBmsWriteData+0x328>)
 8002002:	f00e fc4d 	bl	80108a0 <puts>
#endif
    exit(0);
 8002006:	2000      	movs	r0, #0
 8002008:	f00c fd44 	bl	800ea94 <exit>
  }
  else
  {
    switch (type)
 800200c:	7bbb      	ldrb	r3, [r7, #14]
 800200e:	3b04      	subs	r3, #4
 8002010:	2b07      	cmp	r3, #7
 8002012:	f200 816f 	bhi.w	80022f4 <adBmsWriteData+0x32c>
 8002016:	a201      	add	r2, pc, #4	@ (adr r2, 800201c <adBmsWriteData+0x54>)
 8002018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201c:	080021af 	.word	0x080021af
 8002020:	080022f5 	.word	0x080022f5
 8002024:	080022f5 	.word	0x080022f5
 8002028:	080022f5 	.word	0x080022f5
 800202c:	0800203d 	.word	0x0800203d
 8002030:	08002139 	.word	0x08002139
 8002034:	080022f5 	.word	0x080022f5
 8002038:	08002293 	.word	0x08002293
    {	   
    case Config:	
      switch (group)
 800203c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002040:	2b01      	cmp	r3, #1
 8002042:	d002      	beq.n	800204a <adBmsWriteData+0x82>
 8002044:	2b02      	cmp	r3, #2
 8002046:	d03b      	beq.n	80020c0 <adBmsWriteData+0xf8>
          }		
        }
        break;

      default:
    	  break;
 8002048:	e075      	b.n	8002136 <adBmsWriteData+0x16e>
        adBms6830CreateConfiga(tIC, &ic[0]);
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	4618      	mov	r0, r3
 8002050:	f003 ff29 	bl	8005ea6 <adBms6830CreateConfiga>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002054:	2300      	movs	r3, #0
 8002056:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800205a:	e02b      	b.n	80020b4 <adBmsWriteData+0xec>
          for (uint8_t data = 0; data < data_len; data++)
 800205c:	2300      	movs	r3, #0
 800205e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002062:	e01d      	b.n	80020a0 <adBmsWriteData+0xd8>
            write_buffer[(cic * data_len) + data] = ic[cic].configa.tx_data[data];
 8002064:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002068:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800206c:	fb02 f303 	mul.w	r3, r2, r3
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	18d1      	adds	r1, r2, r3
 8002074:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002078:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800207c:	7ef8      	ldrb	r0, [r7, #27]
 800207e:	fb03 f000 	mul.w	r0, r3, r0
 8002082:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002086:	4403      	add	r3, r0
 8002088:	4618      	mov	r0, r3
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	4403      	add	r3, r0
 800208e:	440a      	add	r2, r1
 8002090:	f892 211f 	ldrb.w	r2, [r2, #287]	@ 0x11f
 8002094:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002096:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800209a:	3301      	adds	r3, #1
 800209c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80020a0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80020a4:	7efb      	ldrb	r3, [r7, #27]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d3dc      	bcc.n	8002064 <adBmsWriteData+0x9c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020ae:	3301      	adds	r3, #1
 80020b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80020b4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d3ce      	bcc.n	800205c <adBmsWriteData+0x94>
        break;
 80020be:	e03a      	b.n	8002136 <adBmsWriteData+0x16e>
        adBms6830CreateConfigb(tIC, &ic[0]);
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	68b9      	ldr	r1, [r7, #8]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f003 fffe 	bl	80060c6 <adBms6830CreateConfigb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020ca:	2300      	movs	r3, #0
 80020cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80020d0:	e02b      	b.n	800212a <adBmsWriteData+0x162>
          for (uint8_t data = 0; data < data_len; data++)
 80020d2:	2300      	movs	r3, #0
 80020d4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80020d8:	e01d      	b.n	8002116 <adBmsWriteData+0x14e>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
 80020da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80020e2:	fb02 f303 	mul.w	r3, r2, r3
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	18d1      	adds	r1, r2, r3
 80020ea:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80020ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020f2:	7ef8      	ldrb	r0, [r7, #27]
 80020f4:	fb03 f000 	mul.w	r0, r3, r0
 80020f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80020fc:	4403      	add	r3, r0
 80020fe:	4618      	mov	r0, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	4403      	add	r3, r0
 8002104:	440a      	add	r2, r1
 8002106:	f892 212d 	ldrb.w	r2, [r2, #301]	@ 0x12d
 800210a:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 800210c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002110:	3301      	adds	r3, #1
 8002112:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002116:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800211a:	7efb      	ldrb	r3, [r7, #27]
 800211c:	429a      	cmp	r2, r3
 800211e:	d3dc      	bcc.n	80020da <adBmsWriteData+0x112>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002120:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002124:	3301      	adds	r3, #1
 8002126:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800212a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	429a      	cmp	r2, r3
 8002132:	d3ce      	bcc.n	80020d2 <adBmsWriteData+0x10a>
        break;
 8002134:	bf00      	nop
      }
      break;
 8002136:	e0de      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Comm:
      adBms6830CreateComm(tIC, &ic[0]);
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	68b9      	ldr	r1, [r7, #8]
 800213c:	4618      	mov	r0, r3
 800213e:	f004 f9d2 	bl	80064e6 <adBms6830CreateComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002142:	2300      	movs	r3, #0
 8002144:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002148:	e02b      	b.n	80021a2 <adBmsWriteData+0x1da>
      {
        for (uint8_t data = 0; data < data_len; data++)
 800214a:	2300      	movs	r3, #0
 800214c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002150:	e01d      	b.n	800218e <adBmsWriteData+0x1c6>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].com.tx_data[data];
 8002152:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002156:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800215a:	fb02 f303 	mul.w	r3, r2, r3
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	18d1      	adds	r1, r2, r3
 8002162:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002166:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800216a:	7ef8      	ldrb	r0, [r7, #27]
 800216c:	fb03 f000 	mul.w	r0, r3, r0
 8002170:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002174:	4403      	add	r3, r0
 8002176:	4618      	mov	r0, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	4403      	add	r3, r0
 800217c:	440a      	add	r2, r1
 800217e:	f892 2157 	ldrb.w	r2, [r2, #343]	@ 0x157
 8002182:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8002184:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002188:	3301      	adds	r3, #1
 800218a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800218e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002192:	7efb      	ldrb	r3, [r7, #27]
 8002194:	429a      	cmp	r2, r3
 8002196:	d3dc      	bcc.n	8002152 <adBmsWriteData+0x18a>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002198:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800219c:	3301      	adds	r3, #1
 800219e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80021a2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d3ce      	bcc.n	800214a <adBmsWriteData+0x182>
        }	
      }
      break;
 80021ac:	e0a3      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Pwm:
      switch (group)
 80021ae:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d002      	beq.n	80021bc <adBmsWriteData+0x1f4>
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d03b      	beq.n	8002232 <adBmsWriteData+0x26a>
          }	
        }
        break;

      default:
    	  break;
 80021ba:	e069      	b.n	8002290 <adBmsWriteData+0x2c8>
        adBms6830CreatePwma(tIC, &ic[0]);
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	68b9      	ldr	r1, [r7, #8]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f004 fa4d 	bl	8006660 <adBms6830CreatePwma>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80021cc:	e02b      	b.n	8002226 <adBmsWriteData+0x25e>
          for (uint8_t data = 0; data < data_len; data++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	f887 3020 	strb.w	r3, [r7, #32]
 80021d4:	e01d      	b.n	8002212 <adBmsWriteData+0x24a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwma.tx_data[data];
 80021d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80021de:	fb02 f303 	mul.w	r3, r2, r3
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	18d1      	adds	r1, r2, r3
 80021e6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80021ea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021ee:	7ef8      	ldrb	r0, [r7, #27]
 80021f0:	fb03 f000 	mul.w	r0, r3, r0
 80021f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80021f8:	4403      	add	r3, r0
 80021fa:	4618      	mov	r0, r3
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	4403      	add	r3, r0
 8002200:	440a      	add	r2, r1
 8002202:	f892 2165 	ldrb.w	r2, [r2, #357]	@ 0x165
 8002206:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002208:	f897 3020 	ldrb.w	r3, [r7, #32]
 800220c:	3301      	adds	r3, #1
 800220e:	f887 3020 	strb.w	r3, [r7, #32]
 8002212:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002216:	7efb      	ldrb	r3, [r7, #27]
 8002218:	429a      	cmp	r2, r3
 800221a:	d3dc      	bcc.n	80021d6 <adBmsWriteData+0x20e>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800221c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002220:	3301      	adds	r3, #1
 8002222:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8002226:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800222a:	7bfb      	ldrb	r3, [r7, #15]
 800222c:	429a      	cmp	r2, r3
 800222e:	d3ce      	bcc.n	80021ce <adBmsWriteData+0x206>
        break;   
 8002230:	e02e      	b.n	8002290 <adBmsWriteData+0x2c8>
        adBms6830CreatePwmb(tIC, &ic[0]);
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	68b9      	ldr	r1, [r7, #8]
 8002236:	4618      	mov	r0, r3
 8002238:	f004 fb08 	bl	800684c <adBms6830CreatePwmb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800223c:	2300      	movs	r3, #0
 800223e:	77fb      	strb	r3, [r7, #31]
 8002240:	e021      	b.n	8002286 <adBmsWriteData+0x2be>
          for (uint8_t data = 0; data < data_len; data++)
 8002242:	2300      	movs	r3, #0
 8002244:	77bb      	strb	r3, [r7, #30]
 8002246:	e017      	b.n	8002278 <adBmsWriteData+0x2b0>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
 8002248:	7ffb      	ldrb	r3, [r7, #31]
 800224a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800224e:	fb02 f303 	mul.w	r3, r2, r3
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	18d1      	adds	r1, r2, r3
 8002256:	7fba      	ldrb	r2, [r7, #30]
 8002258:	7ffb      	ldrb	r3, [r7, #31]
 800225a:	7ef8      	ldrb	r0, [r7, #27]
 800225c:	fb03 f000 	mul.w	r0, r3, r0
 8002260:	7fbb      	ldrb	r3, [r7, #30]
 8002262:	4403      	add	r3, r0
 8002264:	4618      	mov	r0, r3
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	4403      	add	r3, r0
 800226a:	440a      	add	r2, r1
 800226c:	f892 2173 	ldrb.w	r2, [r2, #371]	@ 0x173
 8002270:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002272:	7fbb      	ldrb	r3, [r7, #30]
 8002274:	3301      	adds	r3, #1
 8002276:	77bb      	strb	r3, [r7, #30]
 8002278:	7fba      	ldrb	r2, [r7, #30]
 800227a:	7efb      	ldrb	r3, [r7, #27]
 800227c:	429a      	cmp	r2, r3
 800227e:	d3e3      	bcc.n	8002248 <adBmsWriteData+0x280>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002280:	7ffb      	ldrb	r3, [r7, #31]
 8002282:	3301      	adds	r3, #1
 8002284:	77fb      	strb	r3, [r7, #31]
 8002286:	7ffa      	ldrb	r2, [r7, #31]
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	429a      	cmp	r2, r3
 800228c:	d3d9      	bcc.n	8002242 <adBmsWriteData+0x27a>
        break;
 800228e:	bf00      	nop
      }
      break;
 8002290:	e031      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Clrflag:	
      adBms6830CreateClrflagData(tIC, &ic[0]);
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	68b9      	ldr	r1, [r7, #8]
 8002296:	4618      	mov	r0, r3
 8002298:	f003 ffd7 	bl	800624a <adBms6830CreateClrflagData>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800229c:	2300      	movs	r3, #0
 800229e:	777b      	strb	r3, [r7, #29]
 80022a0:	e021      	b.n	80022e6 <adBmsWriteData+0x31e>
      {
        for (uint8_t data = 0; data < data_len; data++)
 80022a2:	2300      	movs	r3, #0
 80022a4:	773b      	strb	r3, [r7, #28]
 80022a6:	e017      	b.n	80022d8 <adBmsWriteData+0x310>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].clrflag.tx_data[data];
 80022a8:	7f7b      	ldrb	r3, [r7, #29]
 80022aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80022ae:	fb02 f303 	mul.w	r3, r2, r3
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	18d1      	adds	r1, r2, r3
 80022b6:	7f3a      	ldrb	r2, [r7, #28]
 80022b8:	7f7b      	ldrb	r3, [r7, #29]
 80022ba:	7ef8      	ldrb	r0, [r7, #27]
 80022bc:	fb03 f000 	mul.w	r0, r3, r0
 80022c0:	7f3b      	ldrb	r3, [r7, #28]
 80022c2:	4403      	add	r3, r0
 80022c4:	4618      	mov	r0, r3
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	4403      	add	r3, r0
 80022ca:	440a      	add	r2, r1
 80022cc:	f892 213b 	ldrb.w	r2, [r2, #315]	@ 0x13b
 80022d0:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 80022d2:	7f3b      	ldrb	r3, [r7, #28]
 80022d4:	3301      	adds	r3, #1
 80022d6:	773b      	strb	r3, [r7, #28]
 80022d8:	7f3a      	ldrb	r2, [r7, #28]
 80022da:	7efb      	ldrb	r3, [r7, #27]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d3e3      	bcc.n	80022a8 <adBmsWriteData+0x2e0>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80022e0:	7f7b      	ldrb	r3, [r7, #29]
 80022e2:	3301      	adds	r3, #1
 80022e4:	777b      	strb	r3, [r7, #29]
 80022e6:	7f7a      	ldrb	r2, [r7, #29]
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d3d9      	bcc.n	80022a2 <adBmsWriteData+0x2da>
        }
      }
      break;
 80022ee:	e002      	b.n	80022f6 <adBmsWriteData+0x32e>
 80022f0:	08013300 	.word	0x08013300
      
    default:
      break;
 80022f4:	bf00      	nop
    }
  }
  adBmsWakeupIc(tIC);
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f004 fc45 	bl	8006b88 <adBmsWakeupIc>
  spiWriteData(tIC, cmd_arg, &write_buffer[0]);	
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff fd9b 	bl	8001e40 <spiWriteData>
  free(write_buffer);
 800230a:	6978      	ldr	r0, [r7, #20]
 800230c:	f00c fea6 	bl	800f05c <free>
}
 8002310:	bf00      	nop
 8002312:	3728      	adds	r7, #40	@ 0x28
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <adBms6830_Adcv>:
CONT cont,
DCP dcp,
RSTF rstf,
OW_C_S owcs
)
{
 8002318:	b590      	push	{r4, r7, lr}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	4604      	mov	r4, r0
 8002320:	4608      	mov	r0, r1
 8002322:	4611      	mov	r1, r2
 8002324:	461a      	mov	r2, r3
 8002326:	4623      	mov	r3, r4
 8002328:	71fb      	strb	r3, [r7, #7]
 800232a:	4603      	mov	r3, r0
 800232c:	71bb      	strb	r3, [r7, #6]
 800232e:	460b      	mov	r3, r1
 8002330:	717b      	strb	r3, [r7, #5]
 8002332:	4613      	mov	r3, r2
 8002334:	713b      	strb	r3, [r7, #4]
  uint8_t cmd[2];
  cmd[0] = 0x02 + rd;
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	3302      	adds	r3, #2
 800233a:	b2db      	uxtb	r3, r3
 800233c:	733b      	strb	r3, [r7, #12]
  cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03) + 0x60;
 800233e:	79bb      	ldrb	r3, [r7, #6]
 8002340:	01db      	lsls	r3, r3, #7
 8002342:	b2da      	uxtb	r2, r3
 8002344:	797b      	ldrb	r3, [r7, #5]
 8002346:	011b      	lsls	r3, r3, #4
 8002348:	b2db      	uxtb	r3, r3
 800234a:	4413      	add	r3, r2
 800234c:	b2da      	uxtb	r2, r3
 800234e:	793b      	ldrb	r3, [r7, #4]
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	b2db      	uxtb	r3, r3
 8002354:	4413      	add	r3, r2
 8002356:	b2da      	uxtb	r2, r3
 8002358:	f897 3020 	ldrb.w	r3, [r7, #32]
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	b2db      	uxtb	r3, r3
 8002362:	4413      	add	r3, r2
 8002364:	b2db      	uxtb	r3, r3
 8002366:	3360      	adds	r3, #96	@ 0x60
 8002368:	b2db      	uxtb	r3, r3
 800236a:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 800236c:	f107 030c 	add.w	r3, r7, #12
 8002370:	4618      	mov	r0, r3
 8002372:	f7fe fefd 	bl	8001170 <spiSendCmd>
}
 8002376:	bf00      	nop
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	bd90      	pop	{r4, r7, pc}

0800237e <adBms6830_Snap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Snap()
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 8002384:	2300      	movs	r3, #0
 8002386:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2D;
 8002388:	232d      	movs	r3, #45	@ 0x2d
 800238a:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 800238c:	1d3b      	adds	r3, r7, #4
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe feee 	bl	8001170 <spiSendCmd>
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <adBms6830_Unsnap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Unsnap()
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 80023a2:	2300      	movs	r3, #0
 80023a4:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2F;
 80023a6:	232f      	movs	r3, #47	@ 0x2f
 80023a8:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 80023aa:	1d3b      	adds	r3, r7, #4
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe fedf 	bl	8001170 <spiSendCmd>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	0000      	movs	r0, r0
 80023bc:	0000      	movs	r0, r0
	...

080023c0 <SetOverVoltageThreshold>:
 * @return OverVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetOverVoltageThreshold(float voltage)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vov_value;
  uint8_t rbits = 12;
 80023ca:	230c      	movs	r3, #12
 80023cc:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 80023ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80023d2:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80023d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80023da:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7fe f8ba 	bl	8000558 <__aeabi_f2d>
 80023e4:	a314      	add	r3, pc, #80	@ (adr r3, 8002438 <SetOverVoltageThreshold+0x78>)
 80023e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ea:	f7fe fa37 	bl	800085c <__aeabi_ddiv>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	4610      	mov	r0, r2
 80023f4:	4619      	mov	r1, r3
 80023f6:	f7fe fbff 	bl	8000bf8 <__aeabi_d2f>
 80023fa:	4603      	mov	r3, r0
 80023fc:	607b      	str	r3, [r7, #4]
  vov_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
 8002400:	3b01      	subs	r3, #1
 8002402:	2202      	movs	r2, #2
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	ee07 3a90 	vmov	s15, r3
 800240c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002410:	edd7 7a01 	vldr	s15, [r7, #4]
 8002414:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002418:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800241c:	ee17 3a90 	vmov	r3, s15
 8002420:	81bb      	strh	r3, [r7, #12]
  vov_value &= 0xFFF;
 8002422:	89bb      	ldrh	r3, [r7, #12]
 8002424:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002428:	81bb      	strh	r3, [r7, #12]
  return vov_value;
 800242a:	89bb      	ldrh	r3, [r7, #12]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	f3af 8000 	nop.w
 8002438:	30553261 	.word	0x30553261
 800243c:	3f63a92a 	.word	0x3f63a92a

08002440 <SetUnderVoltageThreshold>:
 * @return UnderVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetUnderVoltageThreshold(float voltage)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vuv_value;
  uint8_t rbits = 12;
 800244a:	230c      	movs	r3, #12
 800244c:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 800244e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002452:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002456:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800245a:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7fe f87a 	bl	8000558 <__aeabi_f2d>
 8002464:	a314      	add	r3, pc, #80	@ (adr r3, 80024b8 <SetUnderVoltageThreshold+0x78>)
 8002466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246a:	f7fe f9f7 	bl	800085c <__aeabi_ddiv>
 800246e:	4602      	mov	r2, r0
 8002470:	460b      	mov	r3, r1
 8002472:	4610      	mov	r0, r2
 8002474:	4619      	mov	r1, r3
 8002476:	f7fe fbbf 	bl	8000bf8 <__aeabi_d2f>
 800247a:	4603      	mov	r3, r0
 800247c:	607b      	str	r3, [r7, #4]
  vuv_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	3b01      	subs	r3, #1
 8002482:	2202      	movs	r2, #2
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	ee07 3a90 	vmov	s15, r3
 800248c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002490:	edd7 7a01 	vldr	s15, [r7, #4]
 8002494:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002498:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800249c:	ee17 3a90 	vmov	r3, s15
 80024a0:	81bb      	strh	r3, [r7, #12]
  vuv_value &= 0xFFF;
 80024a2:	89bb      	ldrh	r3, [r7, #12]
 80024a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a8:	81bb      	strh	r3, [r7, #12]
  return vuv_value;
 80024aa:	89bb      	ldrh	r3, [r7, #12]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	f3af 8000 	nop.w
 80024b8:	30553261 	.word	0x30553261
 80024bc:	3f63a92a 	.word	0x3f63a92a

080024c0 <adBms6830ParseConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfiga(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
 80024cc:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80024ce:	2300      	movs	r3, #0
 80024d0:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80024d2:	2300      	movs	r3, #0
 80024d4:	75bb      	strb	r3, [r7, #22]
 80024d6:	e133      	b.n	8002740 <adBms6830ParseConfiga+0x280>
  {
    memcpy(&ic[curr_ic].configa.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80024d8:	7dbb      	ldrb	r3, [r7, #22]
 80024da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80024de:	fb02 f303 	mul.w	r3, r2, r3
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	4413      	add	r3, r2
 80024e6:	f203 1025 	addw	r0, r3, #293	@ 0x125
 80024ea:	7dfb      	ldrb	r3, [r7, #23]
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	4413      	add	r3, r2
 80024f0:	2208      	movs	r2, #8
 80024f2:	4619      	mov	r1, r3
 80024f4:	f00e fa38 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80024f8:	7dbb      	ldrb	r3, [r7, #22]
 80024fa:	3301      	adds	r3, #1
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	00db      	lsls	r3, r3, #3
 8002500:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfga.cth = (ic[curr_ic].configa.rx_data[0] & 0x07);
 8002502:	7dbb      	ldrb	r3, [r7, #22]
 8002504:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002508:	fb02 f303 	mul.w	r3, r2, r3
 800250c:	68ba      	ldr	r2, [r7, #8]
 800250e:	4413      	add	r3, r2
 8002510:	f893 1125 	ldrb.w	r1, [r3, #293]	@ 0x125
 8002514:	7dbb      	ldrb	r3, [r7, #22]
 8002516:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800251a:	fb02 f303 	mul.w	r3, r2, r3
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	441a      	add	r2, r3
 8002522:	460b      	mov	r3, r1
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	b2d9      	uxtb	r1, r3
 800252a:	7993      	ldrb	r3, [r2, #6]
 800252c:	f361 0343 	bfi	r3, r1, #1, #3
 8002530:	7193      	strb	r3, [r2, #6]
    ic[curr_ic].rx_cfga.refon   = (ic[curr_ic].configa.rx_data[0] & 0x80) >> 7;
 8002532:	7dbb      	ldrb	r3, [r7, #22]
 8002534:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002538:	fb02 f303 	mul.w	r3, r2, r3
 800253c:	68ba      	ldr	r2, [r7, #8]
 800253e:	4413      	add	r3, r2
 8002540:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8002544:	09db      	lsrs	r3, r3, #7
 8002546:	b2d9      	uxtb	r1, r3
 8002548:	7dbb      	ldrb	r3, [r7, #22]
 800254a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800254e:	fb02 f303 	mul.w	r3, r2, r3
 8002552:	68ba      	ldr	r2, [r7, #8]
 8002554:	441a      	add	r2, r3
 8002556:	460b      	mov	r3, r1
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	b2d9      	uxtb	r1, r3
 800255e:	7993      	ldrb	r3, [r2, #6]
 8002560:	f361 0300 	bfi	r3, r1, #0, #1
 8002564:	7193      	strb	r3, [r2, #6]

    ic[curr_ic].rx_cfga.flag_d  = (ic[curr_ic].configa.rx_data[1] & 0xFF);
 8002566:	7dbb      	ldrb	r3, [r7, #22]
 8002568:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800256c:	fb02 f303 	mul.w	r3, r2, r3
 8002570:	68ba      	ldr	r2, [r7, #8]
 8002572:	441a      	add	r2, r3
 8002574:	7dbb      	ldrb	r3, [r7, #22]
 8002576:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800257a:	fb01 f303 	mul.w	r3, r1, r3
 800257e:	68b9      	ldr	r1, [r7, #8]
 8002580:	440b      	add	r3, r1
 8002582:	f892 2126 	ldrb.w	r2, [r2, #294]	@ 0x126
 8002586:	71da      	strb	r2, [r3, #7]

    ic[curr_ic].rx_cfga.soakon   = (ic[curr_ic].configa.rx_data[2] & 0x80) >> 7;
 8002588:	7dbb      	ldrb	r3, [r7, #22]
 800258a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800258e:	fb02 f303 	mul.w	r3, r2, r3
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	4413      	add	r3, r2
 8002596:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 800259a:	09db      	lsrs	r3, r3, #7
 800259c:	b2d9      	uxtb	r1, r3
 800259e:	7dbb      	ldrb	r3, [r7, #22]
 80025a0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025a4:	fb02 f303 	mul.w	r3, r2, r3
 80025a8:	68ba      	ldr	r2, [r7, #8]
 80025aa:	441a      	add	r2, r3
 80025ac:	460b      	mov	r3, r1
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	b2d9      	uxtb	r1, r3
 80025b4:	7a13      	ldrb	r3, [r2, #8]
 80025b6:	f361 0300 	bfi	r3, r1, #0, #1
 80025ba:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owrng    = (((ic[curr_ic].configa.rx_data[2] & 0x40) >> 6));
 80025bc:	7dbb      	ldrb	r3, [r7, #22]
 80025be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025c2:	fb02 f303 	mul.w	r3, r2, r3
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	4413      	add	r3, r2
 80025ca:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 80025ce:	1199      	asrs	r1, r3, #6
 80025d0:	7dbb      	ldrb	r3, [r7, #22]
 80025d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025d6:	fb02 f303 	mul.w	r3, r2, r3
 80025da:	68ba      	ldr	r2, [r7, #8]
 80025dc:	441a      	add	r2, r3
 80025de:	460b      	mov	r3, r1
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	b2d9      	uxtb	r1, r3
 80025e6:	7a13      	ldrb	r3, [r2, #8]
 80025e8:	f361 0341 	bfi	r3, r1, #1, #1
 80025ec:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owa    = ( (ic[curr_ic].configa.rx_data[2] & 0x38) >> 3);
 80025ee:	7dbb      	ldrb	r3, [r7, #22]
 80025f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025f4:	fb02 f303 	mul.w	r3, r2, r3
 80025f8:	68ba      	ldr	r2, [r7, #8]
 80025fa:	4413      	add	r3, r2
 80025fc:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002600:	10d9      	asrs	r1, r3, #3
 8002602:	7dbb      	ldrb	r3, [r7, #22]
 8002604:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002608:	fb02 f303 	mul.w	r3, r2, r3
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	441a      	add	r2, r3
 8002610:	460b      	mov	r3, r1
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	b2d9      	uxtb	r1, r3
 8002618:	7a13      	ldrb	r3, [r2, #8]
 800261a:	f361 0384 	bfi	r3, r1, #2, #3
 800261e:	7213      	strb	r3, [r2, #8]

    ic[curr_ic].rx_cfga.gpo        = ( (ic[curr_ic].configa.rx_data[3] & 0xFF)| ((ic[curr_ic].configa.rx_data[4] & 0x03) << 8) );
 8002620:	7dbb      	ldrb	r3, [r7, #22]
 8002622:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002626:	fb02 f303 	mul.w	r3, r2, r3
 800262a:	68ba      	ldr	r2, [r7, #8]
 800262c:	4413      	add	r3, r2
 800262e:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 8002632:	b21a      	sxth	r2, r3
 8002634:	7dbb      	ldrb	r3, [r7, #22]
 8002636:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800263a:	fb01 f303 	mul.w	r3, r1, r3
 800263e:	68b9      	ldr	r1, [r7, #8]
 8002640:	440b      	add	r3, r1
 8002642:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8002646:	b21b      	sxth	r3, r3
 8002648:	021b      	lsls	r3, r3, #8
 800264a:	b21b      	sxth	r3, r3
 800264c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002650:	b21b      	sxth	r3, r3
 8002652:	4313      	orrs	r3, r2
 8002654:	b219      	sxth	r1, r3
 8002656:	7dbb      	ldrb	r3, [r7, #22]
 8002658:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800265c:	fb02 f303 	mul.w	r3, r2, r3
 8002660:	68ba      	ldr	r2, [r7, #8]
 8002662:	441a      	add	r2, r3
 8002664:	460b      	mov	r3, r1
 8002666:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800266a:	b299      	uxth	r1, r3
 800266c:	8913      	ldrh	r3, [r2, #8]
 800266e:	f361 134e 	bfi	r3, r1, #5, #10
 8002672:	8113      	strh	r3, [r2, #8]

    ic[curr_ic].rx_cfga.snap   = ((ic[curr_ic].configa.rx_data[5] & 0x20) >> 5);
 8002674:	7dbb      	ldrb	r3, [r7, #22]
 8002676:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800267a:	fb02 f303 	mul.w	r3, r2, r3
 800267e:	68ba      	ldr	r2, [r7, #8]
 8002680:	4413      	add	r3, r2
 8002682:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002686:	1159      	asrs	r1, r3, #5
 8002688:	7dbb      	ldrb	r3, [r7, #22]
 800268a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800268e:	fb02 f303 	mul.w	r3, r2, r3
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	441a      	add	r2, r3
 8002696:	460b      	mov	r3, r1
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	b2d9      	uxtb	r1, r3
 800269e:	7a53      	ldrb	r3, [r2, #9]
 80026a0:	f361 13c7 	bfi	r3, r1, #7, #1
 80026a4:	7253      	strb	r3, [r2, #9]
    ic[curr_ic].rx_cfga.mute_st   = ((ic[curr_ic].configa.rx_data[5] & 0x10) >> 4);
 80026a6:	7dbb      	ldrb	r3, [r7, #22]
 80026a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026ac:	fb02 f303 	mul.w	r3, r2, r3
 80026b0:	68ba      	ldr	r2, [r7, #8]
 80026b2:	4413      	add	r3, r2
 80026b4:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 80026b8:	1119      	asrs	r1, r3, #4
 80026ba:	7dbb      	ldrb	r3, [r7, #22]
 80026bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026c0:	fb02 f303 	mul.w	r3, r2, r3
 80026c4:	68ba      	ldr	r2, [r7, #8]
 80026c6:	441a      	add	r2, r3
 80026c8:	460b      	mov	r3, r1
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	b2d9      	uxtb	r1, r3
 80026d0:	7a93      	ldrb	r3, [r2, #10]
 80026d2:	f361 0300 	bfi	r3, r1, #0, #1
 80026d6:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.comm_bk   = ((ic[curr_ic].configa.rx_data[5] & 0x08) >> 3);
 80026d8:	7dbb      	ldrb	r3, [r7, #22]
 80026da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026de:	fb02 f303 	mul.w	r3, r2, r3
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	4413      	add	r3, r2
 80026e6:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 80026ea:	10d9      	asrs	r1, r3, #3
 80026ec:	7dbb      	ldrb	r3, [r7, #22]
 80026ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026f2:	fb02 f303 	mul.w	r3, r2, r3
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	441a      	add	r2, r3
 80026fa:	460b      	mov	r3, r1
 80026fc:	f003 0301 	and.w	r3, r3, #1
 8002700:	b2d9      	uxtb	r1, r3
 8002702:	7a93      	ldrb	r3, [r2, #10]
 8002704:	f361 0341 	bfi	r3, r1, #1, #1
 8002708:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.fc   = ((ic[curr_ic].configa.rx_data[5] & 0x07) >> 0);
 800270a:	7dbb      	ldrb	r3, [r7, #22]
 800270c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002710:	fb02 f303 	mul.w	r3, r2, r3
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	4413      	add	r3, r2
 8002718:	f893 112a 	ldrb.w	r1, [r3, #298]	@ 0x12a
 800271c:	7dbb      	ldrb	r3, [r7, #22]
 800271e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002722:	fb02 f303 	mul.w	r3, r2, r3
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	441a      	add	r2, r3
 800272a:	460b      	mov	r3, r1
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	b2d9      	uxtb	r1, r3
 8002732:	7a93      	ldrb	r3, [r2, #10]
 8002734:	f361 0384 	bfi	r3, r1, #2, #3
 8002738:	7293      	strb	r3, [r2, #10]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800273a:	7dbb      	ldrb	r3, [r7, #22]
 800273c:	3301      	adds	r3, #1
 800273e:	75bb      	strb	r3, [r7, #22]
 8002740:	7dba      	ldrb	r2, [r7, #22]
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	429a      	cmp	r2, r3
 8002746:	f4ff aec7 	bcc.w	80024d8 <adBms6830ParseConfiga+0x18>
  }
}
 800274a:	bf00      	nop
 800274c:	bf00      	nop
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <adBms6830ParseConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfigb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
 8002760:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8002762:	2300      	movs	r3, #0
 8002764:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002766:	2300      	movs	r3, #0
 8002768:	75bb      	strb	r3, [r7, #22]
 800276a:	e0c8      	b.n	80028fe <adBms6830ParseConfigb+0x1aa>
  {
    memcpy(&ic[curr_ic].configb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800276c:	7dbb      	ldrb	r3, [r7, #22]
 800276e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002772:	fb02 f303 	mul.w	r3, r2, r3
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	4413      	add	r3, r2
 800277a:	f203 1033 	addw	r0, r3, #307	@ 0x133
 800277e:	7dfb      	ldrb	r3, [r7, #23]
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	4413      	add	r3, r2
 8002784:	2208      	movs	r2, #8
 8002786:	4619      	mov	r1, r3
 8002788:	f00e f8ee 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 800278c:	7dbb      	ldrb	r3, [r7, #22]
 800278e:	3301      	adds	r3, #1
 8002790:	b2db      	uxtb	r3, r3
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfgb.vuv = ((ic[curr_ic].configb.rx_data[0])  | ((ic[curr_ic].configb.rx_data[1] & 0x0F) << 8));
 8002796:	7dbb      	ldrb	r3, [r7, #22]
 8002798:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800279c:	fb02 f303 	mul.w	r3, r2, r3
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	4413      	add	r3, r2
 80027a4:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 80027a8:	b21a      	sxth	r2, r3
 80027aa:	7dbb      	ldrb	r3, [r7, #22]
 80027ac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80027b0:	fb01 f303 	mul.w	r3, r1, r3
 80027b4:	68b9      	ldr	r1, [r7, #8]
 80027b6:	440b      	add	r3, r1
 80027b8:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80027bc:	b21b      	sxth	r3, r3
 80027be:	021b      	lsls	r3, r3, #8
 80027c0:	b21b      	sxth	r3, r3
 80027c2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80027c6:	b21b      	sxth	r3, r3
 80027c8:	4313      	orrs	r3, r2
 80027ca:	b219      	sxth	r1, r3
 80027cc:	7dbb      	ldrb	r3, [r7, #22]
 80027ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027d2:	fb02 f303 	mul.w	r3, r2, r3
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	4413      	add	r3, r2
 80027da:	b28a      	uxth	r2, r1
 80027dc:	829a      	strh	r2, [r3, #20]
    ic[curr_ic].rx_cfgb.vov  = (ic[curr_ic].configb.rx_data[2]<<4)+((ic[curr_ic].configb.rx_data[1] &0xF0)>>4)  ;
 80027de:	7dbb      	ldrb	r3, [r7, #22]
 80027e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027e4:	fb02 f303 	mul.w	r3, r2, r3
 80027e8:	68ba      	ldr	r2, [r7, #8]
 80027ea:	4413      	add	r3, r2
 80027ec:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	7dbb      	ldrb	r3, [r7, #22]
 80027f6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80027fa:	fb01 f303 	mul.w	r3, r1, r3
 80027fe:	68b9      	ldr	r1, [r7, #8]
 8002800:	440b      	add	r3, r1
 8002802:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8002806:	091b      	lsrs	r3, r3, #4
 8002808:	b2db      	uxtb	r3, r3
 800280a:	4618      	mov	r0, r3
 800280c:	7dbb      	ldrb	r3, [r7, #22]
 800280e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002812:	fb01 f303 	mul.w	r3, r1, r3
 8002816:	68b9      	ldr	r1, [r7, #8]
 8002818:	440b      	add	r3, r1
 800281a:	4402      	add	r2, r0
 800281c:	b292      	uxth	r2, r2
 800281e:	82da      	strh	r2, [r3, #22]
    ic[curr_ic].rx_cfgb.dtmen = (((ic[curr_ic].configb.rx_data[3] & 0x80) >> 7));
 8002820:	7dbb      	ldrb	r3, [r7, #22]
 8002822:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002826:	fb02 f303 	mul.w	r3, r2, r3
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	4413      	add	r3, r2
 800282e:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8002832:	09db      	lsrs	r3, r3, #7
 8002834:	b2d9      	uxtb	r1, r3
 8002836:	7dbb      	ldrb	r3, [r7, #22]
 8002838:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800283c:	fb02 f303 	mul.w	r3, r2, r3
 8002840:	68ba      	ldr	r2, [r7, #8]
 8002842:	441a      	add	r2, r3
 8002844:	460b      	mov	r3, r1
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	b2d9      	uxtb	r1, r3
 800284c:	7e13      	ldrb	r3, [r2, #24]
 800284e:	f361 0300 	bfi	r3, r1, #0, #1
 8002852:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dtrng= ((ic[curr_ic].configb.rx_data[3] & 0x40) >> 6);
 8002854:	7dbb      	ldrb	r3, [r7, #22]
 8002856:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800285a:	fb02 f303 	mul.w	r3, r2, r3
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	4413      	add	r3, r2
 8002862:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8002866:	1199      	asrs	r1, r3, #6
 8002868:	7dbb      	ldrb	r3, [r7, #22]
 800286a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800286e:	fb02 f303 	mul.w	r3, r2, r3
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	441a      	add	r2, r3
 8002876:	460b      	mov	r3, r1
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	b2d9      	uxtb	r1, r3
 800287e:	7e13      	ldrb	r3, [r2, #24]
 8002880:	f361 0341 	bfi	r3, r1, #1, #1
 8002884:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcto   = ((ic[curr_ic].configb.rx_data[3] & 0x3F));
 8002886:	7dbb      	ldrb	r3, [r7, #22]
 8002888:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800288c:	fb02 f303 	mul.w	r3, r2, r3
 8002890:	68ba      	ldr	r2, [r7, #8]
 8002892:	4413      	add	r3, r2
 8002894:	f893 1136 	ldrb.w	r1, [r3, #310]	@ 0x136
 8002898:	7dbb      	ldrb	r3, [r7, #22]
 800289a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800289e:	fb02 f303 	mul.w	r3, r2, r3
 80028a2:	68ba      	ldr	r2, [r7, #8]
 80028a4:	441a      	add	r2, r3
 80028a6:	460b      	mov	r3, r1
 80028a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028ac:	b2d9      	uxtb	r1, r3
 80028ae:	7e13      	ldrb	r3, [r2, #24]
 80028b0:	f361 0387 	bfi	r3, r1, #2, #6
 80028b4:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcc = ((ic[curr_ic].configb.rx_data[4]) | ((ic[curr_ic].configb.rx_data[5] & 0xFF) << 8));
 80028b6:	7dbb      	ldrb	r3, [r7, #22]
 80028b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028bc:	fb02 f303 	mul.w	r3, r2, r3
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	4413      	add	r3, r2
 80028c4:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 80028c8:	b21a      	sxth	r2, r3
 80028ca:	7dbb      	ldrb	r3, [r7, #22]
 80028cc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80028d0:	fb01 f303 	mul.w	r3, r1, r3
 80028d4:	68b9      	ldr	r1, [r7, #8]
 80028d6:	440b      	add	r3, r1
 80028d8:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80028dc:	b21b      	sxth	r3, r3
 80028de:	021b      	lsls	r3, r3, #8
 80028e0:	b21b      	sxth	r3, r3
 80028e2:	4313      	orrs	r3, r2
 80028e4:	b219      	sxth	r1, r3
 80028e6:	7dbb      	ldrb	r3, [r7, #22]
 80028e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028ec:	fb02 f303 	mul.w	r3, r2, r3
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	4413      	add	r3, r2
 80028f4:	b28a      	uxth	r2, r1
 80028f6:	835a      	strh	r2, [r3, #26]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80028f8:	7dbb      	ldrb	r3, [r7, #22]
 80028fa:	3301      	adds	r3, #1
 80028fc:	75bb      	strb	r3, [r7, #22]
 80028fe:	7dba      	ldrb	r2, [r7, #22]
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	429a      	cmp	r2, r3
 8002904:	f4ff af32 	bcc.w	800276c <adBms6830ParseConfigb+0x18>
  }
}
 8002908:	bf00      	nop
 800290a:	bf00      	nop
 800290c:	3718      	adds	r7, #24
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <adBms6830ParseConfig>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfig(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b084      	sub	sp, #16
 8002916:	af00      	add	r7, sp, #0
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607b      	str	r3, [r7, #4]
 800291c:	4603      	mov	r3, r0
 800291e:	73fb      	strb	r3, [r7, #15]
 8002920:	4613      	mov	r3, r2
 8002922:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8002924:	7bbb      	ldrb	r3, [r7, #14]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d002      	beq.n	8002930 <adBms6830ParseConfig+0x1e>
 800292a:	2b02      	cmp	r3, #2
 800292c:	d007      	beq.n	800293e <adBms6830ParseConfig+0x2c>
  case B:
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
    break;

  default:
    break;
 800292e:	e00d      	b.n	800294c <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfiga(tIC, &ic[0], &data[0]);
 8002930:	7bfb      	ldrb	r3, [r7, #15]
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	68b9      	ldr	r1, [r7, #8]
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff fdc2 	bl	80024c0 <adBms6830ParseConfiga>
    break;
 800293c:	e006      	b.n	800294c <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	68b9      	ldr	r1, [r7, #8]
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff ff05 	bl	8002754 <adBms6830ParseConfigb>
    break;
 800294a:	bf00      	nop
  }
}
 800294c:	bf00      	nop
 800294e:	3710      	adds	r7, #16
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <adBms6830ParseCell>:
 *
 *******************************************************************************
*/
/* Parse cell voltages */
void adBms6830ParseCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *cv_data)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	607b      	str	r3, [r7, #4]
 800295e:	4603      	mov	r3, r0
 8002960:	73fb      	strb	r3, [r7, #15]
 8002962:	4613      	mov	r3, r2
 8002964:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002966:	2300      	movs	r3, #0
 8002968:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDCVALL_SIZE;}
 800296a:	7bbb      	ldrb	r3, [r7, #14]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d102      	bne.n	8002976 <adBms6830ParseCell+0x22>
 8002970:	2322      	movs	r3, #34	@ 0x22
 8002972:	75fb      	strb	r3, [r7, #23]
 8002974:	e001      	b.n	800297a <adBms6830ParseCell+0x26>
  else {data_size = RX_DATA;}
 8002976:	2308      	movs	r3, #8
 8002978:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800297a:	7dfb      	ldrb	r3, [r7, #23]
 800297c:	2101      	movs	r1, #1
 800297e:	4618      	mov	r0, r3
 8002980:	f00c f86c 	bl	800ea5c <calloc>
 8002984:	4603      	mov	r3, r0
 8002986:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d105      	bne.n	800299a <adBms6830ParseCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse cell memory \n");
    #else
    printf(" Failed to allocate parse cell memory \n");
 800298e:	488e      	ldr	r0, [pc, #568]	@ (8002bc8 <adBms6830ParseCell+0x274>)
 8002990:	f00d ff86 	bl	80108a0 <puts>
    #endif
    exit(0);
 8002994:	2000      	movs	r0, #0
 8002996:	f00c f87d 	bl	800ea94 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800299a:	2300      	movs	r3, #0
 800299c:	757b      	strb	r3, [r7, #21]
 800299e:	e2a9      	b.n	8002ef4 <adBms6830ParseCell+0x5a0>
  {
    memcpy(&data[0], &cv_data[address], data_size); /* dst , src , size */
 80029a0:	7dbb      	ldrb	r3, [r7, #22]
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	4413      	add	r3, r2
 80029a6:	7dfa      	ldrb	r2, [r7, #23]
 80029a8:	4619      	mov	r1, r3
 80029aa:	6938      	ldr	r0, [r7, #16]
 80029ac:	f00d ffdc 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80029b0:	7d7b      	ldrb	r3, [r7, #21]
 80029b2:	3301      	adds	r3, #1
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	7dfa      	ldrb	r2, [r7, #23]
 80029b8:	fb12 f303 	smulbb	r3, r2, r3
 80029bc:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80029be:	7bbb      	ldrb	r3, [r7, #14]
 80029c0:	2b06      	cmp	r3, #6
 80029c2:	f200 8293 	bhi.w	8002eec <adBms6830ParseCell+0x598>
 80029c6:	a201      	add	r2, pc, #4	@ (adr r2, 80029cc <adBms6830ParseCell+0x78>)
 80029c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029cc:	08002c6d 	.word	0x08002c6d
 80029d0:	080029e9 	.word	0x080029e9
 80029d4:	08002a61 	.word	0x08002a61
 80029d8:	08002ad9 	.word	0x08002ad9
 80029dc:	08002b51 	.word	0x08002b51
 80029e0:	08002bcd 	.word	0x08002bcd
 80029e4:	08002c45 	.word	0x08002c45
    {
    case A: /* Cell Register group A */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	461a      	mov	r2, r3
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	3301      	adds	r3, #1
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	021b      	lsls	r3, r3, #8
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	4413      	add	r3, r2
 80029fa:	b299      	uxth	r1, r3
 80029fc:	7d7b      	ldrb	r3, [r7, #21]
 80029fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a02:	fb02 f303 	mul.w	r3, r2, r3
 8002a06:	68ba      	ldr	r2, [r7, #8]
 8002a08:	4413      	add	r3, r2
 8002a0a:	b20a      	sxth	r2, r1
 8002a0c:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	3302      	adds	r3, #2
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	3303      	adds	r3, #3
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	021b      	lsls	r3, r3, #8
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	4413      	add	r3, r2
 8002a22:	b299      	uxth	r1, r3
 8002a24:	7d7b      	ldrb	r3, [r7, #21]
 8002a26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a2a:	fb02 f303 	mul.w	r3, r2, r3
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	4413      	add	r3, r2
 8002a32:	b20a      	sxth	r2, r1
 8002a34:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	3304      	adds	r3, #4
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	3305      	adds	r3, #5
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	021b      	lsls	r3, r3, #8
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	4413      	add	r3, r2
 8002a4a:	b299      	uxth	r1, r3
 8002a4c:	7d7b      	ldrb	r3, [r7, #21]
 8002a4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a52:	fb02 f303 	mul.w	r3, r2, r3
 8002a56:	68ba      	ldr	r2, [r7, #8]
 8002a58:	4413      	add	r3, r2
 8002a5a:	b20a      	sxth	r2, r1
 8002a5c:	849a      	strh	r2, [r3, #36]	@ 0x24
      break;
 8002a5e:	e246      	b.n	8002eee <adBms6830ParseCell+0x59a>

    case B: /* Cell Register group B */
      ic[curr_ic].cell.c_codes[3] = (data[0] + (data[1] << 8));
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	461a      	mov	r2, r3
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	021b      	lsls	r3, r3, #8
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	4413      	add	r3, r2
 8002a72:	b299      	uxth	r1, r3
 8002a74:	7d7b      	ldrb	r3, [r7, #21]
 8002a76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a7a:	fb02 f303 	mul.w	r3, r2, r3
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	4413      	add	r3, r2
 8002a82:	b20a      	sxth	r2, r1
 8002a84:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[2] + (data[3] << 8));
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	3302      	adds	r3, #2
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	3303      	adds	r3, #3
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	021b      	lsls	r3, r3, #8
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	4413      	add	r3, r2
 8002a9a:	b299      	uxth	r1, r3
 8002a9c:	7d7b      	ldrb	r3, [r7, #21]
 8002a9e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002aa2:	fb02 f303 	mul.w	r3, r2, r3
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	b20a      	sxth	r2, r1
 8002aac:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[4] + (data[5] << 8));
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	3305      	adds	r3, #5
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	021b      	lsls	r3, r3, #8
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	4413      	add	r3, r2
 8002ac2:	b299      	uxth	r1, r3
 8002ac4:	7d7b      	ldrb	r3, [r7, #21]
 8002ac6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002aca:	fb02 f303 	mul.w	r3, r2, r3
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	b20a      	sxth	r2, r1
 8002ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      break;
 8002ad6:	e20a      	b.n	8002eee <adBms6830ParseCell+0x59a>

    case C: /* Cell Register group C */
      ic[curr_ic].cell.c_codes[6] = (data[0] + (data[1] << 8));
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	461a      	mov	r2, r3
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	021b      	lsls	r3, r3, #8
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	4413      	add	r3, r2
 8002aea:	b299      	uxth	r1, r3
 8002aec:	7d7b      	ldrb	r3, [r7, #21]
 8002aee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002af2:	fb02 f303 	mul.w	r3, r2, r3
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	4413      	add	r3, r2
 8002afa:	b20a      	sxth	r2, r1
 8002afc:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[2] + (data[3] << 8));
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	3302      	adds	r3, #2
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	461a      	mov	r2, r3
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	3303      	adds	r3, #3
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	021b      	lsls	r3, r3, #8
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	4413      	add	r3, r2
 8002b12:	b299      	uxth	r1, r3
 8002b14:	7d7b      	ldrb	r3, [r7, #21]
 8002b16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	4413      	add	r3, r2
 8002b22:	b20a      	sxth	r2, r1
 8002b24:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[4] + (data[5] << 8));
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	3304      	adds	r3, #4
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	3305      	adds	r3, #5
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	021b      	lsls	r3, r3, #8
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	4413      	add	r3, r2
 8002b3a:	b299      	uxth	r1, r3
 8002b3c:	7d7b      	ldrb	r3, [r7, #21]
 8002b3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b42:	fb02 f303 	mul.w	r3, r2, r3
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	4413      	add	r3, r2
 8002b4a:	b20a      	sxth	r2, r1
 8002b4c:	861a      	strh	r2, [r3, #48]	@ 0x30
      break;
 8002b4e:	e1ce      	b.n	8002eee <adBms6830ParseCell+0x59a>

    case D: /* Cell Register group D */
      ic[curr_ic].cell.c_codes[9] =  (data[0] + (data[1] << 8));
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	461a      	mov	r2, r3
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	021b      	lsls	r3, r3, #8
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	4413      	add	r3, r2
 8002b62:	b299      	uxth	r1, r3
 8002b64:	7d7b      	ldrb	r3, [r7, #21]
 8002b66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	68ba      	ldr	r2, [r7, #8]
 8002b70:	4413      	add	r3, r2
 8002b72:	b20a      	sxth	r2, r1
 8002b74:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[2] + (data[3] << 8));
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	3302      	adds	r3, #2
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	3303      	adds	r3, #3
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	021b      	lsls	r3, r3, #8
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	4413      	add	r3, r2
 8002b8a:	b299      	uxth	r1, r3
 8002b8c:	7d7b      	ldrb	r3, [r7, #21]
 8002b8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b92:	fb02 f303 	mul.w	r3, r2, r3
 8002b96:	68ba      	ldr	r2, [r7, #8]
 8002b98:	4413      	add	r3, r2
 8002b9a:	b20a      	sxth	r2, r1
 8002b9c:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[4] + (data[5] << 8));
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	3305      	adds	r3, #5
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	021b      	lsls	r3, r3, #8
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	4413      	add	r3, r2
 8002bb2:	b299      	uxth	r1, r3
 8002bb4:	7d7b      	ldrb	r3, [r7, #21]
 8002bb6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bba:	fb02 f303 	mul.w	r3, r2, r3
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	b20a      	sxth	r2, r1
 8002bc4:	86da      	strh	r2, [r3, #54]	@ 0x36
      break;
 8002bc6:	e192      	b.n	8002eee <adBms6830ParseCell+0x59a>
 8002bc8:	08013330 	.word	0x08013330

    case E: /* Cell Register group E */
      ic[curr_ic].cell.c_codes[12] = (data[0] + (data[1] << 8));
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	021b      	lsls	r3, r3, #8
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	4413      	add	r3, r2
 8002bde:	b299      	uxth	r1, r3
 8002be0:	7d7b      	ldrb	r3, [r7, #21]
 8002be2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002be6:	fb02 f303 	mul.w	r3, r2, r3
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	4413      	add	r3, r2
 8002bee:	b20a      	sxth	r2, r1
 8002bf0:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[2] + (data[3] << 8));
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	3302      	adds	r3, #2
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	3303      	adds	r3, #3
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	021b      	lsls	r3, r3, #8
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	4413      	add	r3, r2
 8002c06:	b299      	uxth	r1, r3
 8002c08:	7d7b      	ldrb	r3, [r7, #21]
 8002c0a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c0e:	fb02 f303 	mul.w	r3, r2, r3
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	4413      	add	r3, r2
 8002c16:	b20a      	sxth	r2, r1
 8002c18:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[4] + (data[5] << 8));
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	3304      	adds	r3, #4
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	461a      	mov	r2, r3
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	3305      	adds	r3, #5
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	021b      	lsls	r3, r3, #8
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	b299      	uxth	r1, r3
 8002c30:	7d7b      	ldrb	r3, [r7, #21]
 8002c32:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c36:	fb02 f303 	mul.w	r3, r2, r3
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	b20a      	sxth	r2, r1
 8002c40:	879a      	strh	r2, [r3, #60]	@ 0x3c
      break;
 8002c42:	e154      	b.n	8002eee <adBms6830ParseCell+0x59a>

    case F: /* Cell Register group F */
      ic[curr_ic].cell.c_codes[15] = (data[0] + (data[1] << 8));
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	461a      	mov	r2, r3
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	4413      	add	r3, r2
 8002c56:	b299      	uxth	r1, r3
 8002c58:	7d7b      	ldrb	r3, [r7, #21]
 8002c5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c5e:	fb02 f303 	mul.w	r3, r2, r3
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	4413      	add	r3, r2
 8002c66:	b20a      	sxth	r2, r1
 8002c68:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002c6a:	e140      	b.n	8002eee <adBms6830ParseCell+0x59a>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	461a      	mov	r2, r3
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	3301      	adds	r3, #1
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	021b      	lsls	r3, r3, #8
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	4413      	add	r3, r2
 8002c7e:	b299      	uxth	r1, r3
 8002c80:	7d7b      	ldrb	r3, [r7, #21]
 8002c82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c86:	fb02 f303 	mul.w	r3, r2, r3
 8002c8a:	68ba      	ldr	r2, [r7, #8]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	b20a      	sxth	r2, r1
 8002c90:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	3302      	adds	r3, #2
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	461a      	mov	r2, r3
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	3303      	adds	r3, #3
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	021b      	lsls	r3, r3, #8
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	4413      	add	r3, r2
 8002ca6:	b299      	uxth	r1, r3
 8002ca8:	7d7b      	ldrb	r3, [r7, #21]
 8002caa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cae:	fb02 f303 	mul.w	r3, r2, r3
 8002cb2:	68ba      	ldr	r2, [r7, #8]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	b20a      	sxth	r2, r1
 8002cb8:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	3304      	adds	r3, #4
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	3305      	adds	r3, #5
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	021b      	lsls	r3, r3, #8
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	4413      	add	r3, r2
 8002cce:	b299      	uxth	r1, r3
 8002cd0:	7d7b      	ldrb	r3, [r7, #21]
 8002cd2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cd6:	fb02 f303 	mul.w	r3, r2, r3
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	4413      	add	r3, r2
 8002cde:	b20a      	sxth	r2, r1
 8002ce0:	849a      	strh	r2, [r3, #36]	@ 0x24
      ic[curr_ic].cell.c_codes[3] = (data[6] + (data[7] << 8));
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	3306      	adds	r3, #6
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	3307      	adds	r3, #7
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	b299      	uxth	r1, r3
 8002cf8:	7d7b      	ldrb	r3, [r7, #21]
 8002cfa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cfe:	fb02 f303 	mul.w	r3, r2, r3
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	4413      	add	r3, r2
 8002d06:	b20a      	sxth	r2, r1
 8002d08:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[8] + (data[9] << 8));
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	3308      	adds	r3, #8
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	3309      	adds	r3, #9
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	021b      	lsls	r3, r3, #8
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	4413      	add	r3, r2
 8002d1e:	b299      	uxth	r1, r3
 8002d20:	7d7b      	ldrb	r3, [r7, #21]
 8002d22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d26:	fb02 f303 	mul.w	r3, r2, r3
 8002d2a:	68ba      	ldr	r2, [r7, #8]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	b20a      	sxth	r2, r1
 8002d30:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[10] + (data[11] << 8));
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	330a      	adds	r3, #10
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	461a      	mov	r2, r3
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	330b      	adds	r3, #11
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	021b      	lsls	r3, r3, #8
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	4413      	add	r3, r2
 8002d46:	b299      	uxth	r1, r3
 8002d48:	7d7b      	ldrb	r3, [r7, #21]
 8002d4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d4e:	fb02 f303 	mul.w	r3, r2, r3
 8002d52:	68ba      	ldr	r2, [r7, #8]
 8002d54:	4413      	add	r3, r2
 8002d56:	b20a      	sxth	r2, r1
 8002d58:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[6] = (data[12] + (data[13] << 8));
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	330c      	adds	r3, #12
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	461a      	mov	r2, r3
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	330d      	adds	r3, #13
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	021b      	lsls	r3, r3, #8
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	4413      	add	r3, r2
 8002d6e:	b299      	uxth	r1, r3
 8002d70:	7d7b      	ldrb	r3, [r7, #21]
 8002d72:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d76:	fb02 f303 	mul.w	r3, r2, r3
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	b20a      	sxth	r2, r1
 8002d80:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[14] + (data[15] << 8));
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	330e      	adds	r3, #14
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	461a      	mov	r2, r3
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	330f      	adds	r3, #15
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	021b      	lsls	r3, r3, #8
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	4413      	add	r3, r2
 8002d96:	b299      	uxth	r1, r3
 8002d98:	7d7b      	ldrb	r3, [r7, #21]
 8002d9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d9e:	fb02 f303 	mul.w	r3, r2, r3
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	4413      	add	r3, r2
 8002da6:	b20a      	sxth	r2, r1
 8002da8:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[16] + (data[17] << 8));
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	3310      	adds	r3, #16
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	3311      	adds	r3, #17
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	021b      	lsls	r3, r3, #8
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	4413      	add	r3, r2
 8002dbe:	b299      	uxth	r1, r3
 8002dc0:	7d7b      	ldrb	r3, [r7, #21]
 8002dc2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002dc6:	fb02 f303 	mul.w	r3, r2, r3
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	4413      	add	r3, r2
 8002dce:	b20a      	sxth	r2, r1
 8002dd0:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[9] =  (data[18] + (data[19] << 8));
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	3312      	adds	r3, #18
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	3313      	adds	r3, #19
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	021b      	lsls	r3, r3, #8
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	b299      	uxth	r1, r3
 8002de8:	7d7b      	ldrb	r3, [r7, #21]
 8002dea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002dee:	fb02 f303 	mul.w	r3, r2, r3
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	4413      	add	r3, r2
 8002df6:	b20a      	sxth	r2, r1
 8002df8:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[20] + (data[21] << 8));
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	3314      	adds	r3, #20
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	461a      	mov	r2, r3
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	3315      	adds	r3, #21
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	021b      	lsls	r3, r3, #8
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	4413      	add	r3, r2
 8002e0e:	b299      	uxth	r1, r3
 8002e10:	7d7b      	ldrb	r3, [r7, #21]
 8002e12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e16:	fb02 f303 	mul.w	r3, r2, r3
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	b20a      	sxth	r2, r1
 8002e20:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[22] + (data[23] << 8));
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	3316      	adds	r3, #22
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	461a      	mov	r2, r3
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	3317      	adds	r3, #23
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	021b      	lsls	r3, r3, #8
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	4413      	add	r3, r2
 8002e36:	b299      	uxth	r1, r3
 8002e38:	7d7b      	ldrb	r3, [r7, #21]
 8002e3a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e3e:	fb02 f303 	mul.w	r3, r2, r3
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	4413      	add	r3, r2
 8002e46:	b20a      	sxth	r2, r1
 8002e48:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[12] = (data[24] + (data[25] << 8));
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	3318      	adds	r3, #24
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	461a      	mov	r2, r3
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	3319      	adds	r3, #25
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	021b      	lsls	r3, r3, #8
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	b299      	uxth	r1, r3
 8002e60:	7d7b      	ldrb	r3, [r7, #21]
 8002e62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e66:	fb02 f303 	mul.w	r3, r2, r3
 8002e6a:	68ba      	ldr	r2, [r7, #8]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	b20a      	sxth	r2, r1
 8002e70:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[26] + (data[27] << 8));
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	331a      	adds	r3, #26
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	331b      	adds	r3, #27
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	021b      	lsls	r3, r3, #8
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	4413      	add	r3, r2
 8002e86:	b299      	uxth	r1, r3
 8002e88:	7d7b      	ldrb	r3, [r7, #21]
 8002e8a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e8e:	fb02 f303 	mul.w	r3, r2, r3
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	4413      	add	r3, r2
 8002e96:	b20a      	sxth	r2, r1
 8002e98:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[28] + (data[29] << 8));
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	331c      	adds	r3, #28
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	331d      	adds	r3, #29
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	021b      	lsls	r3, r3, #8
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	4413      	add	r3, r2
 8002eae:	b299      	uxth	r1, r3
 8002eb0:	7d7b      	ldrb	r3, [r7, #21]
 8002eb2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002eb6:	fb02 f303 	mul.w	r3, r2, r3
 8002eba:	68ba      	ldr	r2, [r7, #8]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	b20a      	sxth	r2, r1
 8002ec0:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[15] = (data[30] + (data[31] << 8));
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	331e      	adds	r3, #30
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	331f      	adds	r3, #31
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	021b      	lsls	r3, r3, #8
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	4413      	add	r3, r2
 8002ed6:	b299      	uxth	r1, r3
 8002ed8:	7d7b      	ldrb	r3, [r7, #21]
 8002eda:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ede:	fb02 f303 	mul.w	r3, r2, r3
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	b20a      	sxth	r2, r1
 8002ee8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002eea:	e000      	b.n	8002eee <adBms6830ParseCell+0x59a>

    default:
      break;
 8002eec:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002eee:	7d7b      	ldrb	r3, [r7, #21]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	757b      	strb	r3, [r7, #21]
 8002ef4:	7d7a      	ldrb	r2, [r7, #21]
 8002ef6:	7bfb      	ldrb	r3, [r7, #15]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	f4ff ad51 	bcc.w	80029a0 <adBms6830ParseCell+0x4c>
    }
  }
  free(data);
 8002efe:	6938      	ldr	r0, [r7, #16]
 8002f00:	f00c f8ac 	bl	800f05c <free>
}
 8002f04:	bf00      	nop
 8002f06:	3718      	adds	r7, #24
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <adBms6830ParseAverageCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAverageCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *acv_data)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60b9      	str	r1, [r7, #8]
 8002f14:	607b      	str	r3, [r7, #4]
 8002f16:	4603      	mov	r3, r0
 8002f18:	73fb      	strb	r3, [r7, #15]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDACALL_SIZE;}
 8002f22:	7bbb      	ldrb	r3, [r7, #14]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d102      	bne.n	8002f2e <adBms6830ParseAverageCell+0x22>
 8002f28:	2322      	movs	r3, #34	@ 0x22
 8002f2a:	75fb      	strb	r3, [r7, #23]
 8002f2c:	e001      	b.n	8002f32 <adBms6830ParseAverageCell+0x26>
  else {data_size = RX_DATA;}
 8002f2e:	2308      	movs	r3, #8
 8002f30:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002f32:	7dfb      	ldrb	r3, [r7, #23]
 8002f34:	2101      	movs	r1, #1
 8002f36:	4618      	mov	r0, r3
 8002f38:	f00b fd90 	bl	800ea5c <calloc>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d105      	bne.n	8002f52 <adBms6830ParseAverageCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse avg cell memory \n");
    #else
    printf(" Failed to allocate parse avg cell memory \n");
 8002f46:	4894      	ldr	r0, [pc, #592]	@ (8003198 <adBms6830ParseAverageCell+0x28c>)
 8002f48:	f00d fcaa 	bl	80108a0 <puts>
    #endif
    exit(0);
 8002f4c:	2000      	movs	r0, #0
 8002f4e:	f00b fda1 	bl	800ea94 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002f52:	2300      	movs	r3, #0
 8002f54:	757b      	strb	r3, [r7, #21]
 8002f56:	e2c9      	b.n	80034ec <adBms6830ParseAverageCell+0x5e0>
  {
    memcpy(&data[0], &acv_data[address], data_size); /* dst , src , size */
 8002f58:	7dbb      	ldrb	r3, [r7, #22]
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	7dfa      	ldrb	r2, [r7, #23]
 8002f60:	4619      	mov	r1, r3
 8002f62:	6938      	ldr	r0, [r7, #16]
 8002f64:	f00d fd00 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002f68:	7d7b      	ldrb	r3, [r7, #21]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	7dfa      	ldrb	r2, [r7, #23]
 8002f70:	fb12 f303 	smulbb	r3, r2, r3
 8002f74:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002f76:	7bbb      	ldrb	r3, [r7, #14]
 8002f78:	2b06      	cmp	r3, #6
 8002f7a:	f200 82b3 	bhi.w	80034e4 <adBms6830ParseAverageCell+0x5d8>
 8002f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f84 <adBms6830ParseAverageCell+0x78>)
 8002f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f84:	08003245 	.word	0x08003245
 8002f88:	08002fa1 	.word	0x08002fa1
 8002f8c:	0800301f 	.word	0x0800301f
 8002f90:	0800309d 	.word	0x0800309d
 8002f94:	0800311b 	.word	0x0800311b
 8002f98:	0800319d 	.word	0x0800319d
 8002f9c:	0800321b 	.word	0x0800321b
    {
    case A: /* Cell Register group A */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	021b      	lsls	r3, r3, #8
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	4413      	add	r3, r2
 8002fb2:	b299      	uxth	r1, r3
 8002fb4:	7d7b      	ldrb	r3, [r7, #21]
 8002fb6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002fba:	fb02 f303 	mul.w	r3, r2, r3
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	b20a      	sxth	r2, r1
 8002fc4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	3302      	adds	r3, #2
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	3303      	adds	r3, #3
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	021b      	lsls	r3, r3, #8
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	4413      	add	r3, r2
 8002fdc:	b299      	uxth	r1, r3
 8002fde:	7d7b      	ldrb	r3, [r7, #21]
 8002fe0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002fe4:	fb02 f303 	mul.w	r3, r2, r3
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	4413      	add	r3, r2
 8002fec:	b20a      	sxth	r2, r1
 8002fee:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	3304      	adds	r3, #4
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	3305      	adds	r3, #5
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	021b      	lsls	r3, r3, #8
 8003002:	b29b      	uxth	r3, r3
 8003004:	4413      	add	r3, r2
 8003006:	b299      	uxth	r1, r3
 8003008:	7d7b      	ldrb	r3, [r7, #21]
 800300a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800300e:	fb02 f303 	mul.w	r3, r2, r3
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	4413      	add	r3, r2
 8003016:	b20a      	sxth	r2, r1
 8003018:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      break;
 800301c:	e263      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].acell.ac_codes[3] = (data[0] + (data[1] << 8));
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	461a      	mov	r2, r3
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	3301      	adds	r3, #1
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	021b      	lsls	r3, r3, #8
 800302c:	b29b      	uxth	r3, r3
 800302e:	4413      	add	r3, r2
 8003030:	b299      	uxth	r1, r3
 8003032:	7d7b      	ldrb	r3, [r7, #21]
 8003034:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003038:	fb02 f303 	mul.w	r3, r2, r3
 800303c:	68ba      	ldr	r2, [r7, #8]
 800303e:	4413      	add	r3, r2
 8003040:	b20a      	sxth	r2, r1
 8003042:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[2] + (data[3] << 8));
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	3302      	adds	r3, #2
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	3303      	adds	r3, #3
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	021b      	lsls	r3, r3, #8
 8003056:	b29b      	uxth	r3, r3
 8003058:	4413      	add	r3, r2
 800305a:	b299      	uxth	r1, r3
 800305c:	7d7b      	ldrb	r3, [r7, #21]
 800305e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003062:	fb02 f303 	mul.w	r3, r2, r3
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	4413      	add	r3, r2
 800306a:	b20a      	sxth	r2, r1
 800306c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[4] + (data[5] << 8));
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	3304      	adds	r3, #4
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	461a      	mov	r2, r3
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	3305      	adds	r3, #5
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	021b      	lsls	r3, r3, #8
 8003080:	b29b      	uxth	r3, r3
 8003082:	4413      	add	r3, r2
 8003084:	b299      	uxth	r1, r3
 8003086:	7d7b      	ldrb	r3, [r7, #21]
 8003088:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800308c:	fb02 f303 	mul.w	r3, r2, r3
 8003090:	68ba      	ldr	r2, [r7, #8]
 8003092:	4413      	add	r3, r2
 8003094:	b20a      	sxth	r2, r1
 8003096:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      break;
 800309a:	e224      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].acell.ac_codes[6] = (data[0] + (data[1] << 8));
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	461a      	mov	r2, r3
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	3301      	adds	r3, #1
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	021b      	lsls	r3, r3, #8
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	4413      	add	r3, r2
 80030ae:	b299      	uxth	r1, r3
 80030b0:	7d7b      	ldrb	r3, [r7, #21]
 80030b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030b6:	fb02 f303 	mul.w	r3, r2, r3
 80030ba:	68ba      	ldr	r2, [r7, #8]
 80030bc:	4413      	add	r3, r2
 80030be:	b20a      	sxth	r2, r1
 80030c0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[2] + (data[3] << 8));
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	3302      	adds	r3, #2
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	461a      	mov	r2, r3
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	3303      	adds	r3, #3
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	021b      	lsls	r3, r3, #8
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	4413      	add	r3, r2
 80030d8:	b299      	uxth	r1, r3
 80030da:	7d7b      	ldrb	r3, [r7, #21]
 80030dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030e0:	fb02 f303 	mul.w	r3, r2, r3
 80030e4:	68ba      	ldr	r2, [r7, #8]
 80030e6:	4413      	add	r3, r2
 80030e8:	b20a      	sxth	r2, r1
 80030ea:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[4] + (data[5] << 8));
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	3304      	adds	r3, #4
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	461a      	mov	r2, r3
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	3305      	adds	r3, #5
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	021b      	lsls	r3, r3, #8
 80030fe:	b29b      	uxth	r3, r3
 8003100:	4413      	add	r3, r2
 8003102:	b299      	uxth	r1, r3
 8003104:	7d7b      	ldrb	r3, [r7, #21]
 8003106:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800310a:	fb02 f303 	mul.w	r3, r2, r3
 800310e:	68ba      	ldr	r2, [r7, #8]
 8003110:	4413      	add	r3, r2
 8003112:	b20a      	sxth	r2, r1
 8003114:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      break;
 8003118:	e1e5      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].acell.ac_codes[9] =  (data[0] + (data[1] << 8));
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	461a      	mov	r2, r3
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	3301      	adds	r3, #1
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	021b      	lsls	r3, r3, #8
 8003128:	b29b      	uxth	r3, r3
 800312a:	4413      	add	r3, r2
 800312c:	b299      	uxth	r1, r3
 800312e:	7d7b      	ldrb	r3, [r7, #21]
 8003130:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003134:	fb02 f303 	mul.w	r3, r2, r3
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	4413      	add	r3, r2
 800313c:	b20a      	sxth	r2, r1
 800313e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[2] + (data[3] << 8));
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	3302      	adds	r3, #2
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	3303      	adds	r3, #3
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	021b      	lsls	r3, r3, #8
 8003152:	b29b      	uxth	r3, r3
 8003154:	4413      	add	r3, r2
 8003156:	b299      	uxth	r1, r3
 8003158:	7d7b      	ldrb	r3, [r7, #21]
 800315a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800315e:	fb02 f303 	mul.w	r3, r2, r3
 8003162:	68ba      	ldr	r2, [r7, #8]
 8003164:	4413      	add	r3, r2
 8003166:	b20a      	sxth	r2, r1
 8003168:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[4] + (data[5] << 8));
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	3304      	adds	r3, #4
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	3305      	adds	r3, #5
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	021b      	lsls	r3, r3, #8
 800317c:	b29b      	uxth	r3, r3
 800317e:	4413      	add	r3, r2
 8003180:	b299      	uxth	r1, r3
 8003182:	7d7b      	ldrb	r3, [r7, #21]
 8003184:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003188:	fb02 f303 	mul.w	r3, r2, r3
 800318c:	68ba      	ldr	r2, [r7, #8]
 800318e:	4413      	add	r3, r2
 8003190:	b20a      	sxth	r2, r1
 8003192:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      break;
 8003196:	e1a6      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>
 8003198:	08013358 	.word	0x08013358

    case E: /* Cell Register group E */
      ic[curr_ic].acell.ac_codes[12] = (data[0] + (data[1] << 8));
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	461a      	mov	r2, r3
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	3301      	adds	r3, #1
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	021b      	lsls	r3, r3, #8
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	4413      	add	r3, r2
 80031ae:	b299      	uxth	r1, r3
 80031b0:	7d7b      	ldrb	r3, [r7, #21]
 80031b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031b6:	fb02 f303 	mul.w	r3, r2, r3
 80031ba:	68ba      	ldr	r2, [r7, #8]
 80031bc:	4413      	add	r3, r2
 80031be:	b20a      	sxth	r2, r1
 80031c0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[2] + (data[3] << 8));
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	3302      	adds	r3, #2
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	461a      	mov	r2, r3
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	3303      	adds	r3, #3
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	021b      	lsls	r3, r3, #8
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	4413      	add	r3, r2
 80031d8:	b299      	uxth	r1, r3
 80031da:	7d7b      	ldrb	r3, [r7, #21]
 80031dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031e0:	fb02 f303 	mul.w	r3, r2, r3
 80031e4:	68ba      	ldr	r2, [r7, #8]
 80031e6:	4413      	add	r3, r2
 80031e8:	b20a      	sxth	r2, r1
 80031ea:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[4] + (data[5] << 8));
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	3304      	adds	r3, #4
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	461a      	mov	r2, r3
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	3305      	adds	r3, #5
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	021b      	lsls	r3, r3, #8
 80031fe:	b29b      	uxth	r3, r3
 8003200:	4413      	add	r3, r2
 8003202:	b299      	uxth	r1, r3
 8003204:	7d7b      	ldrb	r3, [r7, #21]
 8003206:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800320a:	fb02 f303 	mul.w	r3, r2, r3
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	4413      	add	r3, r2
 8003212:	b20a      	sxth	r2, r1
 8003214:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      break;
 8003218:	e165      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].acell.ac_codes[15] = (data[0] + (data[1] << 8));
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	461a      	mov	r2, r3
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	3301      	adds	r3, #1
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	021b      	lsls	r3, r3, #8
 8003228:	b29b      	uxth	r3, r3
 800322a:	4413      	add	r3, r2
 800322c:	b299      	uxth	r1, r3
 800322e:	7d7b      	ldrb	r3, [r7, #21]
 8003230:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003234:	fb02 f303 	mul.w	r3, r2, r3
 8003238:	68ba      	ldr	r2, [r7, #8]
 800323a:	4413      	add	r3, r2
 800323c:	b20a      	sxth	r2, r1
 800323e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 8003242:	e150      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	461a      	mov	r2, r3
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	3301      	adds	r3, #1
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	021b      	lsls	r3, r3, #8
 8003252:	b29b      	uxth	r3, r3
 8003254:	4413      	add	r3, r2
 8003256:	b299      	uxth	r1, r3
 8003258:	7d7b      	ldrb	r3, [r7, #21]
 800325a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800325e:	fb02 f303 	mul.w	r3, r2, r3
 8003262:	68ba      	ldr	r2, [r7, #8]
 8003264:	4413      	add	r3, r2
 8003266:	b20a      	sxth	r2, r1
 8003268:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	3302      	adds	r3, #2
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	461a      	mov	r2, r3
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	3303      	adds	r3, #3
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	021b      	lsls	r3, r3, #8
 800327c:	b29b      	uxth	r3, r3
 800327e:	4413      	add	r3, r2
 8003280:	b299      	uxth	r1, r3
 8003282:	7d7b      	ldrb	r3, [r7, #21]
 8003284:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003288:	fb02 f303 	mul.w	r3, r2, r3
 800328c:	68ba      	ldr	r2, [r7, #8]
 800328e:	4413      	add	r3, r2
 8003290:	b20a      	sxth	r2, r1
 8003292:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	3304      	adds	r3, #4
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	461a      	mov	r2, r3
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	3305      	adds	r3, #5
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	021b      	lsls	r3, r3, #8
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	4413      	add	r3, r2
 80032aa:	b299      	uxth	r1, r3
 80032ac:	7d7b      	ldrb	r3, [r7, #21]
 80032ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032b2:	fb02 f303 	mul.w	r3, r2, r3
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	4413      	add	r3, r2
 80032ba:	b20a      	sxth	r2, r1
 80032bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      ic[curr_ic].acell.ac_codes[3] = (data[6] + (data[7] << 8));
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	3306      	adds	r3, #6
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	3307      	adds	r3, #7
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	021b      	lsls	r3, r3, #8
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	4413      	add	r3, r2
 80032d4:	b299      	uxth	r1, r3
 80032d6:	7d7b      	ldrb	r3, [r7, #21]
 80032d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032dc:	fb02 f303 	mul.w	r3, r2, r3
 80032e0:	68ba      	ldr	r2, [r7, #8]
 80032e2:	4413      	add	r3, r2
 80032e4:	b20a      	sxth	r2, r1
 80032e6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[8] + (data[9] << 8));
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	3308      	adds	r3, #8
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	461a      	mov	r2, r3
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	3309      	adds	r3, #9
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	021b      	lsls	r3, r3, #8
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	4413      	add	r3, r2
 80032fe:	b299      	uxth	r1, r3
 8003300:	7d7b      	ldrb	r3, [r7, #21]
 8003302:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003306:	fb02 f303 	mul.w	r3, r2, r3
 800330a:	68ba      	ldr	r2, [r7, #8]
 800330c:	4413      	add	r3, r2
 800330e:	b20a      	sxth	r2, r1
 8003310:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[10] + (data[11] << 8));
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	330a      	adds	r3, #10
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	461a      	mov	r2, r3
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	330b      	adds	r3, #11
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	021b      	lsls	r3, r3, #8
 8003324:	b29b      	uxth	r3, r3
 8003326:	4413      	add	r3, r2
 8003328:	b299      	uxth	r1, r3
 800332a:	7d7b      	ldrb	r3, [r7, #21]
 800332c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003330:	fb02 f303 	mul.w	r3, r2, r3
 8003334:	68ba      	ldr	r2, [r7, #8]
 8003336:	4413      	add	r3, r2
 8003338:	b20a      	sxth	r2, r1
 800333a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[6] = (data[12] + (data[13] << 8));
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	330c      	adds	r3, #12
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	461a      	mov	r2, r3
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	330d      	adds	r3, #13
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	021b      	lsls	r3, r3, #8
 800334e:	b29b      	uxth	r3, r3
 8003350:	4413      	add	r3, r2
 8003352:	b299      	uxth	r1, r3
 8003354:	7d7b      	ldrb	r3, [r7, #21]
 8003356:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800335a:	fb02 f303 	mul.w	r3, r2, r3
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	4413      	add	r3, r2
 8003362:	b20a      	sxth	r2, r1
 8003364:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[14] + (data[15] << 8));
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	330e      	adds	r3, #14
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	461a      	mov	r2, r3
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	330f      	adds	r3, #15
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	021b      	lsls	r3, r3, #8
 8003378:	b29b      	uxth	r3, r3
 800337a:	4413      	add	r3, r2
 800337c:	b299      	uxth	r1, r3
 800337e:	7d7b      	ldrb	r3, [r7, #21]
 8003380:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003384:	fb02 f303 	mul.w	r3, r2, r3
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	4413      	add	r3, r2
 800338c:	b20a      	sxth	r2, r1
 800338e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[16] + (data[17] << 8));
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	3310      	adds	r3, #16
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	461a      	mov	r2, r3
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	3311      	adds	r3, #17
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	021b      	lsls	r3, r3, #8
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	4413      	add	r3, r2
 80033a6:	b299      	uxth	r1, r3
 80033a8:	7d7b      	ldrb	r3, [r7, #21]
 80033aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033ae:	fb02 f303 	mul.w	r3, r2, r3
 80033b2:	68ba      	ldr	r2, [r7, #8]
 80033b4:	4413      	add	r3, r2
 80033b6:	b20a      	sxth	r2, r1
 80033b8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[9] =  (data[18] + (data[19] << 8));
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	3312      	adds	r3, #18
 80033c0:	781b      	ldrb	r3, [r3, #0]
 80033c2:	461a      	mov	r2, r3
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	3313      	adds	r3, #19
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	021b      	lsls	r3, r3, #8
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	4413      	add	r3, r2
 80033d0:	b299      	uxth	r1, r3
 80033d2:	7d7b      	ldrb	r3, [r7, #21]
 80033d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033d8:	fb02 f303 	mul.w	r3, r2, r3
 80033dc:	68ba      	ldr	r2, [r7, #8]
 80033de:	4413      	add	r3, r2
 80033e0:	b20a      	sxth	r2, r1
 80033e2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[20] + (data[21] << 8));
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	3314      	adds	r3, #20
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	461a      	mov	r2, r3
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	3315      	adds	r3, #21
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	021b      	lsls	r3, r3, #8
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	4413      	add	r3, r2
 80033fa:	b299      	uxth	r1, r3
 80033fc:	7d7b      	ldrb	r3, [r7, #21]
 80033fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003402:	fb02 f303 	mul.w	r3, r2, r3
 8003406:	68ba      	ldr	r2, [r7, #8]
 8003408:	4413      	add	r3, r2
 800340a:	b20a      	sxth	r2, r1
 800340c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[22] + (data[23] << 8));
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	3316      	adds	r3, #22
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	461a      	mov	r2, r3
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	3317      	adds	r3, #23
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	b29b      	uxth	r3, r3
 8003422:	4413      	add	r3, r2
 8003424:	b299      	uxth	r1, r3
 8003426:	7d7b      	ldrb	r3, [r7, #21]
 8003428:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800342c:	fb02 f303 	mul.w	r3, r2, r3
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	4413      	add	r3, r2
 8003434:	b20a      	sxth	r2, r1
 8003436:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[12] = (data[24] + (data[25] << 8));
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	3318      	adds	r3, #24
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	461a      	mov	r2, r3
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	3319      	adds	r3, #25
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	021b      	lsls	r3, r3, #8
 800344a:	b29b      	uxth	r3, r3
 800344c:	4413      	add	r3, r2
 800344e:	b299      	uxth	r1, r3
 8003450:	7d7b      	ldrb	r3, [r7, #21]
 8003452:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003456:	fb02 f303 	mul.w	r3, r2, r3
 800345a:	68ba      	ldr	r2, [r7, #8]
 800345c:	4413      	add	r3, r2
 800345e:	b20a      	sxth	r2, r1
 8003460:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[26] + (data[27] << 8));
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	331a      	adds	r3, #26
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	331b      	adds	r3, #27
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	021b      	lsls	r3, r3, #8
 8003474:	b29b      	uxth	r3, r3
 8003476:	4413      	add	r3, r2
 8003478:	b299      	uxth	r1, r3
 800347a:	7d7b      	ldrb	r3, [r7, #21]
 800347c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003480:	fb02 f303 	mul.w	r3, r2, r3
 8003484:	68ba      	ldr	r2, [r7, #8]
 8003486:	4413      	add	r3, r2
 8003488:	b20a      	sxth	r2, r1
 800348a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[28] + (data[29] << 8));
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	331c      	adds	r3, #28
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	461a      	mov	r2, r3
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	331d      	adds	r3, #29
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	021b      	lsls	r3, r3, #8
 800349e:	b29b      	uxth	r3, r3
 80034a0:	4413      	add	r3, r2
 80034a2:	b299      	uxth	r1, r3
 80034a4:	7d7b      	ldrb	r3, [r7, #21]
 80034a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034aa:	fb02 f303 	mul.w	r3, r2, r3
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	4413      	add	r3, r2
 80034b2:	b20a      	sxth	r2, r1
 80034b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[15] = (data[30] + (data[31] << 8));
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	331e      	adds	r3, #30
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	461a      	mov	r2, r3
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	331f      	adds	r3, #31
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	021b      	lsls	r3, r3, #8
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	4413      	add	r3, r2
 80034cc:	b299      	uxth	r1, r3
 80034ce:	7d7b      	ldrb	r3, [r7, #21]
 80034d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034d4:	fb02 f303 	mul.w	r3, r2, r3
 80034d8:	68ba      	ldr	r2, [r7, #8]
 80034da:	4413      	add	r3, r2
 80034dc:	b20a      	sxth	r2, r1
 80034de:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 80034e2:	e000      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    default:
      break;
 80034e4:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80034e6:	7d7b      	ldrb	r3, [r7, #21]
 80034e8:	3301      	adds	r3, #1
 80034ea:	757b      	strb	r3, [r7, #21]
 80034ec:	7d7a      	ldrb	r2, [r7, #21]
 80034ee:	7bfb      	ldrb	r3, [r7, #15]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	f4ff ad31 	bcc.w	8002f58 <adBms6830ParseAverageCell+0x4c>
    }
  }
  free(data);
 80034f6:	6938      	ldr	r0, [r7, #16]
 80034f8:	f00b fdb0 	bl	800f05c <free>
}
 80034fc:	bf00      	nop
 80034fe:	3718      	adds	r7, #24
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <adBms6830ParseSCell>:
 *
 *******************************************************************************
*/
/* Parse S cell voltages */
void adBms6830ParseSCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *scv_data)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af00      	add	r7, sp, #0
 800350a:	60b9      	str	r1, [r7, #8]
 800350c:	607b      	str	r3, [r7, #4]
 800350e:	4603      	mov	r3, r0
 8003510:	73fb      	strb	r3, [r7, #15]
 8003512:	4613      	mov	r3, r2
 8003514:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003516:	2300      	movs	r3, #0
 8003518:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDSALL_SIZE;}
 800351a:	7bbb      	ldrb	r3, [r7, #14]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d102      	bne.n	8003526 <adBms6830ParseSCell+0x22>
 8003520:	2322      	movs	r3, #34	@ 0x22
 8003522:	75fb      	strb	r3, [r7, #23]
 8003524:	e001      	b.n	800352a <adBms6830ParseSCell+0x26>
  else {data_size = RX_DATA;}
 8003526:	2308      	movs	r3, #8
 8003528:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800352a:	7dfb      	ldrb	r3, [r7, #23]
 800352c:	2101      	movs	r1, #1
 800352e:	4618      	mov	r0, r3
 8003530:	f00b fa94 	bl	800ea5c <calloc>
 8003534:	4603      	mov	r3, r0
 8003536:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d105      	bne.n	800354a <adBms6830ParseSCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse scv memory \n");
    #else
    printf(" Failed to allocate parse scv memory \n");
 800353e:	4894      	ldr	r0, [pc, #592]	@ (8003790 <adBms6830ParseSCell+0x28c>)
 8003540:	f00d f9ae 	bl	80108a0 <puts>
    #endif
    exit(0);
 8003544:	2000      	movs	r0, #0
 8003546:	f00b faa5 	bl	800ea94 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800354a:	2300      	movs	r3, #0
 800354c:	757b      	strb	r3, [r7, #21]
 800354e:	e2c9      	b.n	8003ae4 <adBms6830ParseSCell+0x5e0>
  {
    memcpy(&data[0], &scv_data[address], data_size); /* dst , src , size */
 8003550:	7dbb      	ldrb	r3, [r7, #22]
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	4413      	add	r3, r2
 8003556:	7dfa      	ldrb	r2, [r7, #23]
 8003558:	4619      	mov	r1, r3
 800355a:	6938      	ldr	r0, [r7, #16]
 800355c:	f00d fa04 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003560:	7d7b      	ldrb	r3, [r7, #21]
 8003562:	3301      	adds	r3, #1
 8003564:	b2db      	uxtb	r3, r3
 8003566:	7dfa      	ldrb	r2, [r7, #23]
 8003568:	fb12 f303 	smulbb	r3, r2, r3
 800356c:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800356e:	7bbb      	ldrb	r3, [r7, #14]
 8003570:	2b06      	cmp	r3, #6
 8003572:	f200 82b3 	bhi.w	8003adc <adBms6830ParseSCell+0x5d8>
 8003576:	a201      	add	r2, pc, #4	@ (adr r2, 800357c <adBms6830ParseSCell+0x78>)
 8003578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357c:	0800383d 	.word	0x0800383d
 8003580:	08003599 	.word	0x08003599
 8003584:	08003617 	.word	0x08003617
 8003588:	08003695 	.word	0x08003695
 800358c:	08003713 	.word	0x08003713
 8003590:	08003795 	.word	0x08003795
 8003594:	08003813 	.word	0x08003813
    {
    case A: /* Cell Register group A */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	461a      	mov	r2, r3
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	3301      	adds	r3, #1
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	021b      	lsls	r3, r3, #8
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	4413      	add	r3, r2
 80035aa:	b299      	uxth	r1, r3
 80035ac:	7d7b      	ldrb	r3, [r7, #21]
 80035ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80035b2:	fb02 f303 	mul.w	r3, r2, r3
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	4413      	add	r3, r2
 80035ba:	b20a      	sxth	r2, r1
 80035bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	3302      	adds	r3, #2
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	461a      	mov	r2, r3
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	3303      	adds	r3, #3
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	021b      	lsls	r3, r3, #8
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	4413      	add	r3, r2
 80035d4:	b299      	uxth	r1, r3
 80035d6:	7d7b      	ldrb	r3, [r7, #21]
 80035d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80035dc:	fb02 f303 	mul.w	r3, r2, r3
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	4413      	add	r3, r2
 80035e4:	b20a      	sxth	r2, r1
 80035e6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	3304      	adds	r3, #4
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	461a      	mov	r2, r3
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	3305      	adds	r3, #5
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	021b      	lsls	r3, r3, #8
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	4413      	add	r3, r2
 80035fe:	b299      	uxth	r1, r3
 8003600:	7d7b      	ldrb	r3, [r7, #21]
 8003602:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003606:	fb02 f303 	mul.w	r3, r2, r3
 800360a:	68ba      	ldr	r2, [r7, #8]
 800360c:	4413      	add	r3, r2
 800360e:	b20a      	sxth	r2, r1
 8003610:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      break;
 8003614:	e263      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].scell.sc_codes[3] = (data[0] + (data[1] << 8));
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	461a      	mov	r2, r3
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	3301      	adds	r3, #1
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	021b      	lsls	r3, r3, #8
 8003624:	b29b      	uxth	r3, r3
 8003626:	4413      	add	r3, r2
 8003628:	b299      	uxth	r1, r3
 800362a:	7d7b      	ldrb	r3, [r7, #21]
 800362c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003630:	fb02 f303 	mul.w	r3, r2, r3
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	4413      	add	r3, r2
 8003638:	b20a      	sxth	r2, r1
 800363a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[2] + (data[3] << 8));
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	3302      	adds	r3, #2
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	461a      	mov	r2, r3
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	3303      	adds	r3, #3
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	021b      	lsls	r3, r3, #8
 800364e:	b29b      	uxth	r3, r3
 8003650:	4413      	add	r3, r2
 8003652:	b299      	uxth	r1, r3
 8003654:	7d7b      	ldrb	r3, [r7, #21]
 8003656:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800365a:	fb02 f303 	mul.w	r3, r2, r3
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	4413      	add	r3, r2
 8003662:	b20a      	sxth	r2, r1
 8003664:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[4] + (data[5] << 8));
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	3304      	adds	r3, #4
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	461a      	mov	r2, r3
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	3305      	adds	r3, #5
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	021b      	lsls	r3, r3, #8
 8003678:	b29b      	uxth	r3, r3
 800367a:	4413      	add	r3, r2
 800367c:	b299      	uxth	r1, r3
 800367e:	7d7b      	ldrb	r3, [r7, #21]
 8003680:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003684:	fb02 f303 	mul.w	r3, r2, r3
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	4413      	add	r3, r2
 800368c:	b20a      	sxth	r2, r1
 800368e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      break;
 8003692:	e224      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].scell.sc_codes[6] = (data[0] + (data[1] << 8));
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	461a      	mov	r2, r3
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	3301      	adds	r3, #1
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	021b      	lsls	r3, r3, #8
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	4413      	add	r3, r2
 80036a6:	b299      	uxth	r1, r3
 80036a8:	7d7b      	ldrb	r3, [r7, #21]
 80036aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036ae:	fb02 f303 	mul.w	r3, r2, r3
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	4413      	add	r3, r2
 80036b6:	b20a      	sxth	r2, r1
 80036b8:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[2] + (data[3] << 8));
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	3302      	adds	r3, #2
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	461a      	mov	r2, r3
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	3303      	adds	r3, #3
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	021b      	lsls	r3, r3, #8
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	4413      	add	r3, r2
 80036d0:	b299      	uxth	r1, r3
 80036d2:	7d7b      	ldrb	r3, [r7, #21]
 80036d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036d8:	fb02 f303 	mul.w	r3, r2, r3
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	4413      	add	r3, r2
 80036e0:	b20a      	sxth	r2, r1
 80036e2:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[4] + (data[5] << 8));
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	3304      	adds	r3, #4
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	461a      	mov	r2, r3
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	3305      	adds	r3, #5
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	021b      	lsls	r3, r3, #8
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	4413      	add	r3, r2
 80036fa:	b299      	uxth	r1, r3
 80036fc:	7d7b      	ldrb	r3, [r7, #21]
 80036fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003702:	fb02 f303 	mul.w	r3, r2, r3
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	4413      	add	r3, r2
 800370a:	b20a      	sxth	r2, r1
 800370c:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      break;
 8003710:	e1e5      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].scell.sc_codes[9] =  (data[0] + (data[1] << 8));
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	461a      	mov	r2, r3
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	3301      	adds	r3, #1
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	021b      	lsls	r3, r3, #8
 8003720:	b29b      	uxth	r3, r3
 8003722:	4413      	add	r3, r2
 8003724:	b299      	uxth	r1, r3
 8003726:	7d7b      	ldrb	r3, [r7, #21]
 8003728:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800372c:	fb02 f303 	mul.w	r3, r2, r3
 8003730:	68ba      	ldr	r2, [r7, #8]
 8003732:	4413      	add	r3, r2
 8003734:	b20a      	sxth	r2, r1
 8003736:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[2] + (data[3] << 8));
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	3302      	adds	r3, #2
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	461a      	mov	r2, r3
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	3303      	adds	r3, #3
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	021b      	lsls	r3, r3, #8
 800374a:	b29b      	uxth	r3, r3
 800374c:	4413      	add	r3, r2
 800374e:	b299      	uxth	r1, r3
 8003750:	7d7b      	ldrb	r3, [r7, #21]
 8003752:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003756:	fb02 f303 	mul.w	r3, r2, r3
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	4413      	add	r3, r2
 800375e:	b20a      	sxth	r2, r1
 8003760:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[4] + (data[5] << 8));
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	3304      	adds	r3, #4
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	461a      	mov	r2, r3
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	3305      	adds	r3, #5
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	021b      	lsls	r3, r3, #8
 8003774:	b29b      	uxth	r3, r3
 8003776:	4413      	add	r3, r2
 8003778:	b299      	uxth	r1, r3
 800377a:	7d7b      	ldrb	r3, [r7, #21]
 800377c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003780:	fb02 f303 	mul.w	r3, r2, r3
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	4413      	add	r3, r2
 8003788:	b20a      	sxth	r2, r1
 800378a:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      break;
 800378e:	e1a6      	b.n	8003ade <adBms6830ParseSCell+0x5da>
 8003790:	08013384 	.word	0x08013384

    case E: /* Cell Register group E */
      ic[curr_ic].scell.sc_codes[12] = (data[0] + (data[1] << 8));
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	461a      	mov	r2, r3
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	3301      	adds	r3, #1
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	021b      	lsls	r3, r3, #8
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	4413      	add	r3, r2
 80037a6:	b299      	uxth	r1, r3
 80037a8:	7d7b      	ldrb	r3, [r7, #21]
 80037aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037ae:	fb02 f303 	mul.w	r3, r2, r3
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	4413      	add	r3, r2
 80037b6:	b20a      	sxth	r2, r1
 80037b8:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[2] + (data[3] << 8));
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	3302      	adds	r3, #2
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	461a      	mov	r2, r3
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	3303      	adds	r3, #3
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	021b      	lsls	r3, r3, #8
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	4413      	add	r3, r2
 80037d0:	b299      	uxth	r1, r3
 80037d2:	7d7b      	ldrb	r3, [r7, #21]
 80037d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037d8:	fb02 f303 	mul.w	r3, r2, r3
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	4413      	add	r3, r2
 80037e0:	b20a      	sxth	r2, r1
 80037e2:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[4] + (data[5] << 8));
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	3304      	adds	r3, #4
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	461a      	mov	r2, r3
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	3305      	adds	r3, #5
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	021b      	lsls	r3, r3, #8
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	4413      	add	r3, r2
 80037fa:	b299      	uxth	r1, r3
 80037fc:	7d7b      	ldrb	r3, [r7, #21]
 80037fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003802:	fb02 f303 	mul.w	r3, r2, r3
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	4413      	add	r3, r2
 800380a:	b20a      	sxth	r2, r1
 800380c:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      break;
 8003810:	e165      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].scell.sc_codes[15] = (data[0] + (data[1] << 8));
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	461a      	mov	r2, r3
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	3301      	adds	r3, #1
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	021b      	lsls	r3, r3, #8
 8003820:	b29b      	uxth	r3, r3
 8003822:	4413      	add	r3, r2
 8003824:	b299      	uxth	r1, r3
 8003826:	7d7b      	ldrb	r3, [r7, #21]
 8003828:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800382c:	fb02 f303 	mul.w	r3, r2, r3
 8003830:	68ba      	ldr	r2, [r7, #8]
 8003832:	4413      	add	r3, r2
 8003834:	b20a      	sxth	r2, r1
 8003836:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 800383a:	e150      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	461a      	mov	r2, r3
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	3301      	adds	r3, #1
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	021b      	lsls	r3, r3, #8
 800384a:	b29b      	uxth	r3, r3
 800384c:	4413      	add	r3, r2
 800384e:	b299      	uxth	r1, r3
 8003850:	7d7b      	ldrb	r3, [r7, #21]
 8003852:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003856:	fb02 f303 	mul.w	r3, r2, r3
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	4413      	add	r3, r2
 800385e:	b20a      	sxth	r2, r1
 8003860:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	3302      	adds	r3, #2
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	461a      	mov	r2, r3
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	3303      	adds	r3, #3
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	021b      	lsls	r3, r3, #8
 8003874:	b29b      	uxth	r3, r3
 8003876:	4413      	add	r3, r2
 8003878:	b299      	uxth	r1, r3
 800387a:	7d7b      	ldrb	r3, [r7, #21]
 800387c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003880:	fb02 f303 	mul.w	r3, r2, r3
 8003884:	68ba      	ldr	r2, [r7, #8]
 8003886:	4413      	add	r3, r2
 8003888:	b20a      	sxth	r2, r1
 800388a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	3304      	adds	r3, #4
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	461a      	mov	r2, r3
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	3305      	adds	r3, #5
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	021b      	lsls	r3, r3, #8
 800389e:	b29b      	uxth	r3, r3
 80038a0:	4413      	add	r3, r2
 80038a2:	b299      	uxth	r1, r3
 80038a4:	7d7b      	ldrb	r3, [r7, #21]
 80038a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038aa:	fb02 f303 	mul.w	r3, r2, r3
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	4413      	add	r3, r2
 80038b2:	b20a      	sxth	r2, r1
 80038b4:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      ic[curr_ic].scell.sc_codes[3] = (data[6] + (data[7] << 8));
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	3306      	adds	r3, #6
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	461a      	mov	r2, r3
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	3307      	adds	r3, #7
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	4413      	add	r3, r2
 80038cc:	b299      	uxth	r1, r3
 80038ce:	7d7b      	ldrb	r3, [r7, #21]
 80038d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038d4:	fb02 f303 	mul.w	r3, r2, r3
 80038d8:	68ba      	ldr	r2, [r7, #8]
 80038da:	4413      	add	r3, r2
 80038dc:	b20a      	sxth	r2, r1
 80038de:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[8] + (data[9] << 8));
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	3308      	adds	r3, #8
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	461a      	mov	r2, r3
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	3309      	adds	r3, #9
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	021b      	lsls	r3, r3, #8
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	4413      	add	r3, r2
 80038f6:	b299      	uxth	r1, r3
 80038f8:	7d7b      	ldrb	r3, [r7, #21]
 80038fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038fe:	fb02 f303 	mul.w	r3, r2, r3
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	4413      	add	r3, r2
 8003906:	b20a      	sxth	r2, r1
 8003908:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[10] + (data[11] << 8));
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	330a      	adds	r3, #10
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	461a      	mov	r2, r3
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	330b      	adds	r3, #11
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	021b      	lsls	r3, r3, #8
 800391c:	b29b      	uxth	r3, r3
 800391e:	4413      	add	r3, r2
 8003920:	b299      	uxth	r1, r3
 8003922:	7d7b      	ldrb	r3, [r7, #21]
 8003924:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003928:	fb02 f303 	mul.w	r3, r2, r3
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	4413      	add	r3, r2
 8003930:	b20a      	sxth	r2, r1
 8003932:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[6] = (data[12] + (data[13] << 8));
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	330c      	adds	r3, #12
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	461a      	mov	r2, r3
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	330d      	adds	r3, #13
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	021b      	lsls	r3, r3, #8
 8003946:	b29b      	uxth	r3, r3
 8003948:	4413      	add	r3, r2
 800394a:	b299      	uxth	r1, r3
 800394c:	7d7b      	ldrb	r3, [r7, #21]
 800394e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003952:	fb02 f303 	mul.w	r3, r2, r3
 8003956:	68ba      	ldr	r2, [r7, #8]
 8003958:	4413      	add	r3, r2
 800395a:	b20a      	sxth	r2, r1
 800395c:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[14] + (data[15] << 8));
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	330e      	adds	r3, #14
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	461a      	mov	r2, r3
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	330f      	adds	r3, #15
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	021b      	lsls	r3, r3, #8
 8003970:	b29b      	uxth	r3, r3
 8003972:	4413      	add	r3, r2
 8003974:	b299      	uxth	r1, r3
 8003976:	7d7b      	ldrb	r3, [r7, #21]
 8003978:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800397c:	fb02 f303 	mul.w	r3, r2, r3
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	4413      	add	r3, r2
 8003984:	b20a      	sxth	r2, r1
 8003986:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[16] + (data[17] << 8));
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	3310      	adds	r3, #16
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	461a      	mov	r2, r3
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	3311      	adds	r3, #17
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	021b      	lsls	r3, r3, #8
 800399a:	b29b      	uxth	r3, r3
 800399c:	4413      	add	r3, r2
 800399e:	b299      	uxth	r1, r3
 80039a0:	7d7b      	ldrb	r3, [r7, #21]
 80039a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039a6:	fb02 f303 	mul.w	r3, r2, r3
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	4413      	add	r3, r2
 80039ae:	b20a      	sxth	r2, r1
 80039b0:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[9] = (data[18] + (data[19] << 8));
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	3312      	adds	r3, #18
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	461a      	mov	r2, r3
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	3313      	adds	r3, #19
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	021b      	lsls	r3, r3, #8
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	4413      	add	r3, r2
 80039c8:	b299      	uxth	r1, r3
 80039ca:	7d7b      	ldrb	r3, [r7, #21]
 80039cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039d0:	fb02 f303 	mul.w	r3, r2, r3
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	4413      	add	r3, r2
 80039d8:	b20a      	sxth	r2, r1
 80039da:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[20] + (data[21] << 8));
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	3314      	adds	r3, #20
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	461a      	mov	r2, r3
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	3315      	adds	r3, #21
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	021b      	lsls	r3, r3, #8
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	4413      	add	r3, r2
 80039f2:	b299      	uxth	r1, r3
 80039f4:	7d7b      	ldrb	r3, [r7, #21]
 80039f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039fa:	fb02 f303 	mul.w	r3, r2, r3
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	4413      	add	r3, r2
 8003a02:	b20a      	sxth	r2, r1
 8003a04:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[22] + (data[23] << 8));
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	3316      	adds	r3, #22
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	461a      	mov	r2, r3
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	3317      	adds	r3, #23
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	021b      	lsls	r3, r3, #8
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	4413      	add	r3, r2
 8003a1c:	b299      	uxth	r1, r3
 8003a1e:	7d7b      	ldrb	r3, [r7, #21]
 8003a20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a24:	fb02 f303 	mul.w	r3, r2, r3
 8003a28:	68ba      	ldr	r2, [r7, #8]
 8003a2a:	4413      	add	r3, r2
 8003a2c:	b20a      	sxth	r2, r1
 8003a2e:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[12] = (data[24] + (data[25] << 8));
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	3318      	adds	r3, #24
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	3319      	adds	r3, #25
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	021b      	lsls	r3, r3, #8
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	4413      	add	r3, r2
 8003a46:	b299      	uxth	r1, r3
 8003a48:	7d7b      	ldrb	r3, [r7, #21]
 8003a4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a4e:	fb02 f303 	mul.w	r3, r2, r3
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	4413      	add	r3, r2
 8003a56:	b20a      	sxth	r2, r1
 8003a58:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[26] + (data[27] << 8));
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	331a      	adds	r3, #26
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	461a      	mov	r2, r3
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	331b      	adds	r3, #27
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	021b      	lsls	r3, r3, #8
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	4413      	add	r3, r2
 8003a70:	b299      	uxth	r1, r3
 8003a72:	7d7b      	ldrb	r3, [r7, #21]
 8003a74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a78:	fb02 f303 	mul.w	r3, r2, r3
 8003a7c:	68ba      	ldr	r2, [r7, #8]
 8003a7e:	4413      	add	r3, r2
 8003a80:	b20a      	sxth	r2, r1
 8003a82:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[28] + (data[29] << 8));
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	331c      	adds	r3, #28
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	331d      	adds	r3, #29
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	021b      	lsls	r3, r3, #8
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	4413      	add	r3, r2
 8003a9a:	b299      	uxth	r1, r3
 8003a9c:	7d7b      	ldrb	r3, [r7, #21]
 8003a9e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003aa2:	fb02 f303 	mul.w	r3, r2, r3
 8003aa6:	68ba      	ldr	r2, [r7, #8]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	b20a      	sxth	r2, r1
 8003aac:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[15] = (data[30] + (data[31] << 8));
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	331e      	adds	r3, #30
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	331f      	adds	r3, #31
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	021b      	lsls	r3, r3, #8
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	4413      	add	r3, r2
 8003ac4:	b299      	uxth	r1, r3
 8003ac6:	7d7b      	ldrb	r3, [r7, #21]
 8003ac8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003acc:	fb02 f303 	mul.w	r3, r2, r3
 8003ad0:	68ba      	ldr	r2, [r7, #8]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	b20a      	sxth	r2, r1
 8003ad6:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 8003ada:	e000      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    default:
      break;
 8003adc:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003ade:	7d7b      	ldrb	r3, [r7, #21]
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	757b      	strb	r3, [r7, #21]
 8003ae4:	7d7a      	ldrb	r2, [r7, #21]
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	f4ff ad31 	bcc.w	8003550 <adBms6830ParseSCell+0x4c>
    }
  }
  free(data);
 8003aee:	6938      	ldr	r0, [r7, #16]
 8003af0:	f00b fab4 	bl	800f05c <free>
}
 8003af4:	bf00      	nop
 8003af6:	3718      	adds	r7, #24
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <adBms6830ParseFCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseFCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *fcv_data)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60b9      	str	r1, [r7, #8]
 8003b04:	607b      	str	r3, [r7, #4]
 8003b06:	4603      	mov	r3, r0
 8003b08:	73fb      	strb	r3, [r7, #15]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDFCALL_SIZE;}
 8003b12:	7bbb      	ldrb	r3, [r7, #14]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d102      	bne.n	8003b1e <adBms6830ParseFCell+0x22>
 8003b18:	2322      	movs	r3, #34	@ 0x22
 8003b1a:	75fb      	strb	r3, [r7, #23]
 8003b1c:	e001      	b.n	8003b22 <adBms6830ParseFCell+0x26>
  else {data_size = RX_DATA;}
 8003b1e:	2308      	movs	r3, #8
 8003b20:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003b22:	7dfb      	ldrb	r3, [r7, #23]
 8003b24:	2101      	movs	r1, #1
 8003b26:	4618      	mov	r0, r3
 8003b28:	f00a ff98 	bl	800ea5c <calloc>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d105      	bne.n	8003b42 <adBms6830ParseFCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse fcell memory \n");
    #else
    printf(" Failed to allocate parse fcell memory \n");
 8003b36:	4894      	ldr	r0, [pc, #592]	@ (8003d88 <adBms6830ParseFCell+0x28c>)
 8003b38:	f00c feb2 	bl	80108a0 <puts>
    #endif
    exit(0);
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	f00a ffa9 	bl	800ea94 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003b42:	2300      	movs	r3, #0
 8003b44:	757b      	strb	r3, [r7, #21]
 8003b46:	e2c9      	b.n	80040dc <adBms6830ParseFCell+0x5e0>
  {
    memcpy(&data[0], &fcv_data[address], data_size); /* dst , src , size */
 8003b48:	7dbb      	ldrb	r3, [r7, #22]
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	4413      	add	r3, r2
 8003b4e:	7dfa      	ldrb	r2, [r7, #23]
 8003b50:	4619      	mov	r1, r3
 8003b52:	6938      	ldr	r0, [r7, #16]
 8003b54:	f00c ff08 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003b58:	7d7b      	ldrb	r3, [r7, #21]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	7dfa      	ldrb	r2, [r7, #23]
 8003b60:	fb12 f303 	smulbb	r3, r2, r3
 8003b64:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003b66:	7bbb      	ldrb	r3, [r7, #14]
 8003b68:	2b06      	cmp	r3, #6
 8003b6a:	f200 82b3 	bhi.w	80040d4 <adBms6830ParseFCell+0x5d8>
 8003b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b74 <adBms6830ParseFCell+0x78>)
 8003b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b74:	08003e35 	.word	0x08003e35
 8003b78:	08003b91 	.word	0x08003b91
 8003b7c:	08003c0f 	.word	0x08003c0f
 8003b80:	08003c8d 	.word	0x08003c8d
 8003b84:	08003d0b 	.word	0x08003d0b
 8003b88:	08003d8d 	.word	0x08003d8d
 8003b8c:	08003e0b 	.word	0x08003e0b
    {
    case A: /* Cell Register group A */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	461a      	mov	r2, r3
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	021b      	lsls	r3, r3, #8
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	4413      	add	r3, r2
 8003ba2:	b299      	uxth	r1, r3
 8003ba4:	7d7b      	ldrb	r3, [r7, #21]
 8003ba6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003baa:	fb02 f303 	mul.w	r3, r2, r3
 8003bae:	68ba      	ldr	r2, [r7, #8]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	b20a      	sxth	r2, r1
 8003bb4:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	3302      	adds	r3, #2
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	3303      	adds	r3, #3
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	021b      	lsls	r3, r3, #8
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	4413      	add	r3, r2
 8003bcc:	b299      	uxth	r1, r3
 8003bce:	7d7b      	ldrb	r3, [r7, #21]
 8003bd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003bd4:	fb02 f303 	mul.w	r3, r2, r3
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	4413      	add	r3, r2
 8003bdc:	b20a      	sxth	r2, r1
 8003bde:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	3304      	adds	r3, #4
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	461a      	mov	r2, r3
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	3305      	adds	r3, #5
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	021b      	lsls	r3, r3, #8
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	4413      	add	r3, r2
 8003bf6:	b299      	uxth	r1, r3
 8003bf8:	7d7b      	ldrb	r3, [r7, #21]
 8003bfa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003bfe:	fb02 f303 	mul.w	r3, r2, r3
 8003c02:	68ba      	ldr	r2, [r7, #8]
 8003c04:	4413      	add	r3, r2
 8003c06:	b20a      	sxth	r2, r1
 8003c08:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      break;
 8003c0c:	e263      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].fcell.fc_codes[3] = (data[0] + (data[1] << 8));
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	461a      	mov	r2, r3
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	3301      	adds	r3, #1
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	021b      	lsls	r3, r3, #8
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	4413      	add	r3, r2
 8003c20:	b299      	uxth	r1, r3
 8003c22:	7d7b      	ldrb	r3, [r7, #21]
 8003c24:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c28:	fb02 f303 	mul.w	r3, r2, r3
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	4413      	add	r3, r2
 8003c30:	b20a      	sxth	r2, r1
 8003c32:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[2] + (data[3] << 8));
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	3302      	adds	r3, #2
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	3303      	adds	r3, #3
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	021b      	lsls	r3, r3, #8
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	4413      	add	r3, r2
 8003c4a:	b299      	uxth	r1, r3
 8003c4c:	7d7b      	ldrb	r3, [r7, #21]
 8003c4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c52:	fb02 f303 	mul.w	r3, r2, r3
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	4413      	add	r3, r2
 8003c5a:	b20a      	sxth	r2, r1
 8003c5c:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[4] + (data[5] << 8));
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	3304      	adds	r3, #4
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	461a      	mov	r2, r3
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	3305      	adds	r3, #5
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	021b      	lsls	r3, r3, #8
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	4413      	add	r3, r2
 8003c74:	b299      	uxth	r1, r3
 8003c76:	7d7b      	ldrb	r3, [r7, #21]
 8003c78:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c7c:	fb02 f303 	mul.w	r3, r2, r3
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	4413      	add	r3, r2
 8003c84:	b20a      	sxth	r2, r1
 8003c86:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      break;
 8003c8a:	e224      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].fcell.fc_codes[6] = (data[0] + (data[1] << 8));
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	461a      	mov	r2, r3
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	3301      	adds	r3, #1
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	021b      	lsls	r3, r3, #8
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	4413      	add	r3, r2
 8003c9e:	b299      	uxth	r1, r3
 8003ca0:	7d7b      	ldrb	r3, [r7, #21]
 8003ca2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ca6:	fb02 f303 	mul.w	r3, r2, r3
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	4413      	add	r3, r2
 8003cae:	b20a      	sxth	r2, r1
 8003cb0:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[2] + (data[3] << 8));
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	3302      	adds	r3, #2
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	461a      	mov	r2, r3
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	3303      	adds	r3, #3
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	021b      	lsls	r3, r3, #8
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	4413      	add	r3, r2
 8003cc8:	b299      	uxth	r1, r3
 8003cca:	7d7b      	ldrb	r3, [r7, #21]
 8003ccc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cd0:	fb02 f303 	mul.w	r3, r2, r3
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	b20a      	sxth	r2, r1
 8003cda:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[4] + (data[5] << 8));
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	3304      	adds	r3, #4
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	3305      	adds	r3, #5
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	021b      	lsls	r3, r3, #8
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	4413      	add	r3, r2
 8003cf2:	b299      	uxth	r1, r3
 8003cf4:	7d7b      	ldrb	r3, [r7, #21]
 8003cf6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cfa:	fb02 f303 	mul.w	r3, r2, r3
 8003cfe:	68ba      	ldr	r2, [r7, #8]
 8003d00:	4413      	add	r3, r2
 8003d02:	b20a      	sxth	r2, r1
 8003d04:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      break;
 8003d08:	e1e5      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].fcell.fc_codes[9] =  (data[0] + (data[1] << 8));
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	461a      	mov	r2, r3
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	3301      	adds	r3, #1
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	021b      	lsls	r3, r3, #8
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	4413      	add	r3, r2
 8003d1c:	b299      	uxth	r1, r3
 8003d1e:	7d7b      	ldrb	r3, [r7, #21]
 8003d20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d24:	fb02 f303 	mul.w	r3, r2, r3
 8003d28:	68ba      	ldr	r2, [r7, #8]
 8003d2a:	4413      	add	r3, r2
 8003d2c:	b20a      	sxth	r2, r1
 8003d2e:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[2] + (data[3] << 8));
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	3302      	adds	r3, #2
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	461a      	mov	r2, r3
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	3303      	adds	r3, #3
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	021b      	lsls	r3, r3, #8
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	4413      	add	r3, r2
 8003d46:	b299      	uxth	r1, r3
 8003d48:	7d7b      	ldrb	r3, [r7, #21]
 8003d4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d4e:	fb02 f303 	mul.w	r3, r2, r3
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	4413      	add	r3, r2
 8003d56:	b20a      	sxth	r2, r1
 8003d58:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[4] + (data[5] << 8));
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	461a      	mov	r2, r3
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	3305      	adds	r3, #5
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	021b      	lsls	r3, r3, #8
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	4413      	add	r3, r2
 8003d70:	b299      	uxth	r1, r3
 8003d72:	7d7b      	ldrb	r3, [r7, #21]
 8003d74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d78:	fb02 f303 	mul.w	r3, r2, r3
 8003d7c:	68ba      	ldr	r2, [r7, #8]
 8003d7e:	4413      	add	r3, r2
 8003d80:	b20a      	sxth	r2, r1
 8003d82:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      break;
 8003d86:	e1a6      	b.n	80040d6 <adBms6830ParseFCell+0x5da>
 8003d88:	080133ac 	.word	0x080133ac

    case E: /* Cell Register group E */
      ic[curr_ic].fcell.fc_codes[12] = (data[0] + (data[1] << 8));
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	461a      	mov	r2, r3
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	3301      	adds	r3, #1
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	021b      	lsls	r3, r3, #8
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	4413      	add	r3, r2
 8003d9e:	b299      	uxth	r1, r3
 8003da0:	7d7b      	ldrb	r3, [r7, #21]
 8003da2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003da6:	fb02 f303 	mul.w	r3, r2, r3
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	4413      	add	r3, r2
 8003dae:	b20a      	sxth	r2, r1
 8003db0:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[2] + (data[3] << 8));
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	3302      	adds	r3, #2
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	3303      	adds	r3, #3
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	021b      	lsls	r3, r3, #8
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	4413      	add	r3, r2
 8003dc8:	b299      	uxth	r1, r3
 8003dca:	7d7b      	ldrb	r3, [r7, #21]
 8003dcc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dd0:	fb02 f303 	mul.w	r3, r2, r3
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	b20a      	sxth	r2, r1
 8003dda:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[4] + (data[5] << 8));
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	3304      	adds	r3, #4
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	461a      	mov	r2, r3
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	3305      	adds	r3, #5
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	021b      	lsls	r3, r3, #8
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	4413      	add	r3, r2
 8003df2:	b299      	uxth	r1, r3
 8003df4:	7d7b      	ldrb	r3, [r7, #21]
 8003df6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dfa:	fb02 f303 	mul.w	r3, r2, r3
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	4413      	add	r3, r2
 8003e02:	b20a      	sxth	r2, r1
 8003e04:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      break;
 8003e08:	e165      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].fcell.fc_codes[15] = (data[0] + (data[1] << 8));
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	461a      	mov	r2, r3
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	3301      	adds	r3, #1
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	021b      	lsls	r3, r3, #8
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	4413      	add	r3, r2
 8003e1c:	b299      	uxth	r1, r3
 8003e1e:	7d7b      	ldrb	r3, [r7, #21]
 8003e20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e24:	fb02 f303 	mul.w	r3, r2, r3
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	b20a      	sxth	r2, r1
 8003e2e:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003e32:	e150      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	461a      	mov	r2, r3
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	021b      	lsls	r3, r3, #8
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	4413      	add	r3, r2
 8003e46:	b299      	uxth	r1, r3
 8003e48:	7d7b      	ldrb	r3, [r7, #21]
 8003e4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e4e:	fb02 f303 	mul.w	r3, r2, r3
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	4413      	add	r3, r2
 8003e56:	b20a      	sxth	r2, r1
 8003e58:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	3302      	adds	r3, #2
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	461a      	mov	r2, r3
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	3303      	adds	r3, #3
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	021b      	lsls	r3, r3, #8
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	4413      	add	r3, r2
 8003e70:	b299      	uxth	r1, r3
 8003e72:	7d7b      	ldrb	r3, [r7, #21]
 8003e74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e78:	fb02 f303 	mul.w	r3, r2, r3
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	4413      	add	r3, r2
 8003e80:	b20a      	sxth	r2, r1
 8003e82:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	3304      	adds	r3, #4
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	3305      	adds	r3, #5
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	021b      	lsls	r3, r3, #8
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	4413      	add	r3, r2
 8003e9a:	b299      	uxth	r1, r3
 8003e9c:	7d7b      	ldrb	r3, [r7, #21]
 8003e9e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ea2:	fb02 f303 	mul.w	r3, r2, r3
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	4413      	add	r3, r2
 8003eaa:	b20a      	sxth	r2, r1
 8003eac:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      ic[curr_ic].fcell.fc_codes[3] = (data[6] + (data[7] << 8));
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	3306      	adds	r3, #6
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	3307      	adds	r3, #7
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	021b      	lsls	r3, r3, #8
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	4413      	add	r3, r2
 8003ec4:	b299      	uxth	r1, r3
 8003ec6:	7d7b      	ldrb	r3, [r7, #21]
 8003ec8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ecc:	fb02 f303 	mul.w	r3, r2, r3
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	4413      	add	r3, r2
 8003ed4:	b20a      	sxth	r2, r1
 8003ed6:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[8] + (data[9] << 8));
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	3308      	adds	r3, #8
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	3309      	adds	r3, #9
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	021b      	lsls	r3, r3, #8
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	4413      	add	r3, r2
 8003eee:	b299      	uxth	r1, r3
 8003ef0:	7d7b      	ldrb	r3, [r7, #21]
 8003ef2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ef6:	fb02 f303 	mul.w	r3, r2, r3
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	4413      	add	r3, r2
 8003efe:	b20a      	sxth	r2, r1
 8003f00:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[10] + (data[11] << 8));
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	330a      	adds	r3, #10
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	330b      	adds	r3, #11
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	021b      	lsls	r3, r3, #8
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	4413      	add	r3, r2
 8003f18:	b299      	uxth	r1, r3
 8003f1a:	7d7b      	ldrb	r3, [r7, #21]
 8003f1c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f20:	fb02 f303 	mul.w	r3, r2, r3
 8003f24:	68ba      	ldr	r2, [r7, #8]
 8003f26:	4413      	add	r3, r2
 8003f28:	b20a      	sxth	r2, r1
 8003f2a:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[6] = (data[12] + (data[13] << 8));
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	330c      	adds	r3, #12
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	461a      	mov	r2, r3
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	330d      	adds	r3, #13
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	021b      	lsls	r3, r3, #8
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	4413      	add	r3, r2
 8003f42:	b299      	uxth	r1, r3
 8003f44:	7d7b      	ldrb	r3, [r7, #21]
 8003f46:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f4a:	fb02 f303 	mul.w	r3, r2, r3
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	4413      	add	r3, r2
 8003f52:	b20a      	sxth	r2, r1
 8003f54:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[14] + (data[15] << 8));
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	330e      	adds	r3, #14
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	461a      	mov	r2, r3
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	330f      	adds	r3, #15
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	021b      	lsls	r3, r3, #8
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	4413      	add	r3, r2
 8003f6c:	b299      	uxth	r1, r3
 8003f6e:	7d7b      	ldrb	r3, [r7, #21]
 8003f70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f74:	fb02 f303 	mul.w	r3, r2, r3
 8003f78:	68ba      	ldr	r2, [r7, #8]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	b20a      	sxth	r2, r1
 8003f7e:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[16] + (data[17] << 8));
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	3310      	adds	r3, #16
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	461a      	mov	r2, r3
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	3311      	adds	r3, #17
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	021b      	lsls	r3, r3, #8
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	4413      	add	r3, r2
 8003f96:	b299      	uxth	r1, r3
 8003f98:	7d7b      	ldrb	r3, [r7, #21]
 8003f9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f9e:	fb02 f303 	mul.w	r3, r2, r3
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	b20a      	sxth	r2, r1
 8003fa8:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[9] =  (data[18] + (data[19] << 8));
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	3312      	adds	r3, #18
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	3313      	adds	r3, #19
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	021b      	lsls	r3, r3, #8
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	4413      	add	r3, r2
 8003fc0:	b299      	uxth	r1, r3
 8003fc2:	7d7b      	ldrb	r3, [r7, #21]
 8003fc4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003fc8:	fb02 f303 	mul.w	r3, r2, r3
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	4413      	add	r3, r2
 8003fd0:	b20a      	sxth	r2, r1
 8003fd2:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[20] + (data[21] << 8));
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	3314      	adds	r3, #20
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	461a      	mov	r2, r3
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	3315      	adds	r3, #21
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	021b      	lsls	r3, r3, #8
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	4413      	add	r3, r2
 8003fea:	b299      	uxth	r1, r3
 8003fec:	7d7b      	ldrb	r3, [r7, #21]
 8003fee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ff2:	fb02 f303 	mul.w	r3, r2, r3
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	4413      	add	r3, r2
 8003ffa:	b20a      	sxth	r2, r1
 8003ffc:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[22] + (data[23] << 8));
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	3316      	adds	r3, #22
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	461a      	mov	r2, r3
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	3317      	adds	r3, #23
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	021b      	lsls	r3, r3, #8
 8004010:	b29b      	uxth	r3, r3
 8004012:	4413      	add	r3, r2
 8004014:	b299      	uxth	r1, r3
 8004016:	7d7b      	ldrb	r3, [r7, #21]
 8004018:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800401c:	fb02 f303 	mul.w	r3, r2, r3
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	4413      	add	r3, r2
 8004024:	b20a      	sxth	r2, r1
 8004026:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[12] = (data[24] + (data[25] << 8));
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	3318      	adds	r3, #24
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	461a      	mov	r2, r3
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	3319      	adds	r3, #25
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	021b      	lsls	r3, r3, #8
 800403a:	b29b      	uxth	r3, r3
 800403c:	4413      	add	r3, r2
 800403e:	b299      	uxth	r1, r3
 8004040:	7d7b      	ldrb	r3, [r7, #21]
 8004042:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004046:	fb02 f303 	mul.w	r3, r2, r3
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	4413      	add	r3, r2
 800404e:	b20a      	sxth	r2, r1
 8004050:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[26] + (data[27] << 8));
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	331a      	adds	r3, #26
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	461a      	mov	r2, r3
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	331b      	adds	r3, #27
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	021b      	lsls	r3, r3, #8
 8004064:	b29b      	uxth	r3, r3
 8004066:	4413      	add	r3, r2
 8004068:	b299      	uxth	r1, r3
 800406a:	7d7b      	ldrb	r3, [r7, #21]
 800406c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004070:	fb02 f303 	mul.w	r3, r2, r3
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	4413      	add	r3, r2
 8004078:	b20a      	sxth	r2, r1
 800407a:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[28] + (data[29] << 8));
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	331c      	adds	r3, #28
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	461a      	mov	r2, r3
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	331d      	adds	r3, #29
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	021b      	lsls	r3, r3, #8
 800408e:	b29b      	uxth	r3, r3
 8004090:	4413      	add	r3, r2
 8004092:	b299      	uxth	r1, r3
 8004094:	7d7b      	ldrb	r3, [r7, #21]
 8004096:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800409a:	fb02 f303 	mul.w	r3, r2, r3
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	4413      	add	r3, r2
 80040a2:	b20a      	sxth	r2, r1
 80040a4:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[15] = (data[30] + (data[31] << 8));
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	331e      	adds	r3, #30
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	461a      	mov	r2, r3
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	331f      	adds	r3, #31
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	021b      	lsls	r3, r3, #8
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	4413      	add	r3, r2
 80040bc:	b299      	uxth	r1, r3
 80040be:	7d7b      	ldrb	r3, [r7, #21]
 80040c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040c4:	fb02 f303 	mul.w	r3, r2, r3
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	4413      	add	r3, r2
 80040cc:	b20a      	sxth	r2, r1
 80040ce:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 80040d2:	e000      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    default:
      break;
 80040d4:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80040d6:	7d7b      	ldrb	r3, [r7, #21]
 80040d8:	3301      	adds	r3, #1
 80040da:	757b      	strb	r3, [r7, #21]
 80040dc:	7d7a      	ldrb	r2, [r7, #21]
 80040de:	7bfb      	ldrb	r3, [r7, #15]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	f4ff ad31 	bcc.w	8003b48 <adBms6830ParseFCell+0x4c>
    }
  }
  free(data);
 80040e6:	6938      	ldr	r0, [r7, #16]
 80040e8:	f00a ffb8 	bl	800f05c <free>
}
 80040ec:	bf00      	nop
 80040ee:	3718      	adds	r7, #24
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <adBms6830ParseAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *aux_data)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b086      	sub	sp, #24
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	607b      	str	r3, [r7, #4]
 80040fe:	4603      	mov	r3, r0
 8004100:	73fb      	strb	r3, [r7, #15]
 8004102:	4613      	mov	r3, r2
 8004104:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8004106:	2300      	movs	r3, #0
 8004108:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-44);}  /* RDASALL_SIZE 68 byte - (RAUX 20 byte + STATUS 24 byte) */
 800410a:	7bbb      	ldrb	r3, [r7, #14]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d102      	bne.n	8004116 <adBms6830ParseAux+0x22>
 8004110:	231a      	movs	r3, #26
 8004112:	75fb      	strb	r3, [r7, #23]
 8004114:	e001      	b.n	800411a <adBms6830ParseAux+0x26>
  else {data_size = RX_DATA;}
 8004116:	2308      	movs	r3, #8
 8004118:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800411a:	7dfb      	ldrb	r3, [r7, #23]
 800411c:	2101      	movs	r1, #1
 800411e:	4618      	mov	r0, r3
 8004120:	f00a fc9c 	bl	800ea5c <calloc>
 8004124:	4603      	mov	r3, r0
 8004126:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d105      	bne.n	800413a <adBms6830ParseAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse aux memory \n");
    #else
    printf(" Failed to allocate parse aux memory \n");
 800412e:	4892      	ldr	r0, [pc, #584]	@ (8004378 <adBms6830ParseAux+0x284>)
 8004130:	f00c fbb6 	bl	80108a0 <puts>
    #endif
    exit(0);
 8004134:	2000      	movs	r0, #0
 8004136:	f00a fcad 	bl	800ea94 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800413a:	2300      	movs	r3, #0
 800413c:	757b      	strb	r3, [r7, #21]
 800413e:	e21d      	b.n	800457c <adBms6830ParseAux+0x488>
  {
    memcpy(&data[0], &aux_data[address], data_size); /* dst , src , size */
 8004140:	7dbb      	ldrb	r3, [r7, #22]
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	4413      	add	r3, r2
 8004146:	7dfa      	ldrb	r2, [r7, #23]
 8004148:	4619      	mov	r1, r3
 800414a:	6938      	ldr	r0, [r7, #16]
 800414c:	f00c fc0c 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8004150:	7d7b      	ldrb	r3, [r7, #21]
 8004152:	3301      	adds	r3, #1
 8004154:	b2db      	uxtb	r3, r3
 8004156:	7dfa      	ldrb	r2, [r7, #23]
 8004158:	fb12 f303 	smulbb	r3, r2, r3
 800415c:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800415e:	7bbb      	ldrb	r3, [r7, #14]
 8004160:	2b04      	cmp	r3, #4
 8004162:	f200 8207 	bhi.w	8004574 <adBms6830ParseAux+0x480>
 8004166:	a201      	add	r2, pc, #4	@ (adr r2, 800416c <adBms6830ParseAux+0x78>)
 8004168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416c:	0800437d 	.word	0x0800437d
 8004170:	08004181 	.word	0x08004181
 8004174:	080041ff 	.word	0x080041ff
 8004178:	0800427d 	.word	0x0800427d
 800417c:	080042fb 	.word	0x080042fb
    {
    case A: /* Aux Register group A */
      ic[curr_ic].aux.a_codes[0] = (data[0] + (data[1] << 8));
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	461a      	mov	r2, r3
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	3301      	adds	r3, #1
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	021b      	lsls	r3, r3, #8
 800418e:	b29b      	uxth	r3, r3
 8004190:	4413      	add	r3, r2
 8004192:	b299      	uxth	r1, r3
 8004194:	7d7b      	ldrb	r3, [r7, #21]
 8004196:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800419a:	fb02 f303 	mul.w	r3, r2, r3
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	4413      	add	r3, r2
 80041a2:	b20a      	sxth	r2, r1
 80041a4:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1] = (data[2] + (data[3] << 8));
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	3302      	adds	r3, #2
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	3303      	adds	r3, #3
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	021b      	lsls	r3, r3, #8
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	4413      	add	r3, r2
 80041bc:	b299      	uxth	r1, r3
 80041be:	7d7b      	ldrb	r3, [r7, #21]
 80041c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041c4:	fb02 f303 	mul.w	r3, r2, r3
 80041c8:	68ba      	ldr	r2, [r7, #8]
 80041ca:	4413      	add	r3, r2
 80041cc:	b20a      	sxth	r2, r1
 80041ce:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2] = (data[4] + (data[5] << 8));
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	3304      	adds	r3, #4
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	461a      	mov	r2, r3
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	3305      	adds	r3, #5
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	021b      	lsls	r3, r3, #8
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	4413      	add	r3, r2
 80041e6:	b299      	uxth	r1, r3
 80041e8:	7d7b      	ldrb	r3, [r7, #21]
 80041ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041ee:	fb02 f303 	mul.w	r3, r2, r3
 80041f2:	68ba      	ldr	r2, [r7, #8]
 80041f4:	4413      	add	r3, r2
 80041f6:	b20a      	sxth	r2, r1
 80041f8:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      break;
 80041fc:	e1bb      	b.n	8004576 <adBms6830ParseAux+0x482>

    case B: /* Aux Register group B */
      ic[curr_ic].aux.a_codes[3] = (data[0] + (data[1] << 8));
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	461a      	mov	r2, r3
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	3301      	adds	r3, #1
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	021b      	lsls	r3, r3, #8
 800420c:	b29b      	uxth	r3, r3
 800420e:	4413      	add	r3, r2
 8004210:	b299      	uxth	r1, r3
 8004212:	7d7b      	ldrb	r3, [r7, #21]
 8004214:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004218:	fb02 f303 	mul.w	r3, r2, r3
 800421c:	68ba      	ldr	r2, [r7, #8]
 800421e:	4413      	add	r3, r2
 8004220:	b20a      	sxth	r2, r1
 8004222:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4] = (data[2] + (data[3] << 8));
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	3302      	adds	r3, #2
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	461a      	mov	r2, r3
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	3303      	adds	r3, #3
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	021b      	lsls	r3, r3, #8
 8004236:	b29b      	uxth	r3, r3
 8004238:	4413      	add	r3, r2
 800423a:	b299      	uxth	r1, r3
 800423c:	7d7b      	ldrb	r3, [r7, #21]
 800423e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004242:	fb02 f303 	mul.w	r3, r2, r3
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	4413      	add	r3, r2
 800424a:	b20a      	sxth	r2, r1
 800424c:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5] = (data[4] + (data[5] << 8));
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	3304      	adds	r3, #4
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	461a      	mov	r2, r3
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	3305      	adds	r3, #5
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	021b      	lsls	r3, r3, #8
 8004260:	b29b      	uxth	r3, r3
 8004262:	4413      	add	r3, r2
 8004264:	b299      	uxth	r1, r3
 8004266:	7d7b      	ldrb	r3, [r7, #21]
 8004268:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800426c:	fb02 f303 	mul.w	r3, r2, r3
 8004270:	68ba      	ldr	r2, [r7, #8]
 8004272:	4413      	add	r3, r2
 8004274:	b20a      	sxth	r2, r1
 8004276:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      break;
 800427a:	e17c      	b.n	8004576 <adBms6830ParseAux+0x482>

    case C: /* Aux Register group C */
      ic[curr_ic].aux.a_codes[6] = (data[0] + (data[1] << 8));
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	461a      	mov	r2, r3
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	3301      	adds	r3, #1
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	021b      	lsls	r3, r3, #8
 800428a:	b29b      	uxth	r3, r3
 800428c:	4413      	add	r3, r2
 800428e:	b299      	uxth	r1, r3
 8004290:	7d7b      	ldrb	r3, [r7, #21]
 8004292:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004296:	fb02 f303 	mul.w	r3, r2, r3
 800429a:	68ba      	ldr	r2, [r7, #8]
 800429c:	4413      	add	r3, r2
 800429e:	b20a      	sxth	r2, r1
 80042a0:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7] = (data[2] + (data[3] << 8));
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	3302      	adds	r3, #2
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	3303      	adds	r3, #3
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	021b      	lsls	r3, r3, #8
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	4413      	add	r3, r2
 80042b8:	b299      	uxth	r1, r3
 80042ba:	7d7b      	ldrb	r3, [r7, #21]
 80042bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042c0:	fb02 f303 	mul.w	r3, r2, r3
 80042c4:	68ba      	ldr	r2, [r7, #8]
 80042c6:	4413      	add	r3, r2
 80042c8:	b20a      	sxth	r2, r1
 80042ca:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8] = (data[4] + (data[5] << 8));
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	3304      	adds	r3, #4
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	461a      	mov	r2, r3
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	3305      	adds	r3, #5
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	021b      	lsls	r3, r3, #8
 80042de:	b29b      	uxth	r3, r3
 80042e0:	4413      	add	r3, r2
 80042e2:	b299      	uxth	r1, r3
 80042e4:	7d7b      	ldrb	r3, [r7, #21]
 80042e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042ea:	fb02 f303 	mul.w	r3, r2, r3
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	4413      	add	r3, r2
 80042f2:	b20a      	sxth	r2, r1
 80042f4:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      break;
 80042f8:	e13d      	b.n	8004576 <adBms6830ParseAux+0x482>

    case D: /* Aux Register group D */
      ic[curr_ic].aux.a_codes[9] =  (data[0] + (data[1] << 8));
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	461a      	mov	r2, r3
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	3301      	adds	r3, #1
 8004304:	781b      	ldrb	r3, [r3, #0]
 8004306:	021b      	lsls	r3, r3, #8
 8004308:	b29b      	uxth	r3, r3
 800430a:	4413      	add	r3, r2
 800430c:	b299      	uxth	r1, r3
 800430e:	7d7b      	ldrb	r3, [r7, #21]
 8004310:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004314:	fb02 f303 	mul.w	r3, r2, r3
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	4413      	add	r3, r2
 800431c:	b20a      	sxth	r2, r1
 800431e:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] =  (data[2] + (data[3] << 8));
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	3302      	adds	r3, #2
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	461a      	mov	r2, r3
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	3303      	adds	r3, #3
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	021b      	lsls	r3, r3, #8
 8004332:	b29b      	uxth	r3, r3
 8004334:	4413      	add	r3, r2
 8004336:	b299      	uxth	r1, r3
 8004338:	7d7b      	ldrb	r3, [r7, #21]
 800433a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800433e:	fb02 f303 	mul.w	r3, r2, r3
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	4413      	add	r3, r2
 8004346:	b20a      	sxth	r2, r1
 8004348:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] =  (data[4] + (data[5] << 8));
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	3304      	adds	r3, #4
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	3305      	adds	r3, #5
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	021b      	lsls	r3, r3, #8
 800435c:	b29b      	uxth	r3, r3
 800435e:	4413      	add	r3, r2
 8004360:	b299      	uxth	r1, r3
 8004362:	7d7b      	ldrb	r3, [r7, #21]
 8004364:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004368:	fb02 f303 	mul.w	r3, r2, r3
 800436c:	68ba      	ldr	r2, [r7, #8]
 800436e:	4413      	add	r3, r2
 8004370:	b20a      	sxth	r2, r1
 8004372:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      break;
 8004376:	e0fe      	b.n	8004576 <adBms6830ParseAux+0x482>
 8004378:	080133d4 	.word	0x080133d4

   case ALL_GRP: /* Aux Register group ALL */
      ic[curr_ic].aux.a_codes[0]  = (data[0] + (data[1] << 8));
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	461a      	mov	r2, r3
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	3301      	adds	r3, #1
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	021b      	lsls	r3, r3, #8
 800438a:	b29b      	uxth	r3, r3
 800438c:	4413      	add	r3, r2
 800438e:	b299      	uxth	r1, r3
 8004390:	7d7b      	ldrb	r3, [r7, #21]
 8004392:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004396:	fb02 f303 	mul.w	r3, r2, r3
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	4413      	add	r3, r2
 800439e:	b20a      	sxth	r2, r1
 80043a0:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1]  = (data[2] + (data[3] << 8));
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	3302      	adds	r3, #2
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	461a      	mov	r2, r3
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	3303      	adds	r3, #3
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	021b      	lsls	r3, r3, #8
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	4413      	add	r3, r2
 80043b8:	b299      	uxth	r1, r3
 80043ba:	7d7b      	ldrb	r3, [r7, #21]
 80043bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043c0:	fb02 f303 	mul.w	r3, r2, r3
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	4413      	add	r3, r2
 80043c8:	b20a      	sxth	r2, r1
 80043ca:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2]  = (data[4] + (data[5] << 8));
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	3304      	adds	r3, #4
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	461a      	mov	r2, r3
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	3305      	adds	r3, #5
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	021b      	lsls	r3, r3, #8
 80043de:	b29b      	uxth	r3, r3
 80043e0:	4413      	add	r3, r2
 80043e2:	b299      	uxth	r1, r3
 80043e4:	7d7b      	ldrb	r3, [r7, #21]
 80043e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043ea:	fb02 f303 	mul.w	r3, r2, r3
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	4413      	add	r3, r2
 80043f2:	b20a      	sxth	r2, r1
 80043f4:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      ic[curr_ic].aux.a_codes[3]  = (data[6] + (data[7] << 8));
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	3306      	adds	r3, #6
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	461a      	mov	r2, r3
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	3307      	adds	r3, #7
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	021b      	lsls	r3, r3, #8
 8004408:	b29b      	uxth	r3, r3
 800440a:	4413      	add	r3, r2
 800440c:	b299      	uxth	r1, r3
 800440e:	7d7b      	ldrb	r3, [r7, #21]
 8004410:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004414:	fb02 f303 	mul.w	r3, r2, r3
 8004418:	68ba      	ldr	r2, [r7, #8]
 800441a:	4413      	add	r3, r2
 800441c:	b20a      	sxth	r2, r1
 800441e:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4]  = (data[8] + (data[9] << 8));
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	3308      	adds	r3, #8
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	461a      	mov	r2, r3
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	3309      	adds	r3, #9
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	021b      	lsls	r3, r3, #8
 8004432:	b29b      	uxth	r3, r3
 8004434:	4413      	add	r3, r2
 8004436:	b299      	uxth	r1, r3
 8004438:	7d7b      	ldrb	r3, [r7, #21]
 800443a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800443e:	fb02 f303 	mul.w	r3, r2, r3
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	4413      	add	r3, r2
 8004446:	b20a      	sxth	r2, r1
 8004448:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5]  = (data[10] + (data[11] << 8));
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	330a      	adds	r3, #10
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	330b      	adds	r3, #11
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	021b      	lsls	r3, r3, #8
 800445c:	b29b      	uxth	r3, r3
 800445e:	4413      	add	r3, r2
 8004460:	b299      	uxth	r1, r3
 8004462:	7d7b      	ldrb	r3, [r7, #21]
 8004464:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004468:	fb02 f303 	mul.w	r3, r2, r3
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	4413      	add	r3, r2
 8004470:	b20a      	sxth	r2, r1
 8004472:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[6]  = (data[12] + (data[13] << 8));
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	330c      	adds	r3, #12
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	461a      	mov	r2, r3
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	330d      	adds	r3, #13
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	021b      	lsls	r3, r3, #8
 8004486:	b29b      	uxth	r3, r3
 8004488:	4413      	add	r3, r2
 800448a:	b299      	uxth	r1, r3
 800448c:	7d7b      	ldrb	r3, [r7, #21]
 800448e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004492:	fb02 f303 	mul.w	r3, r2, r3
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	4413      	add	r3, r2
 800449a:	b20a      	sxth	r2, r1
 800449c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7]  = (data[14] + (data[15] << 8));
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	330e      	adds	r3, #14
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	461a      	mov	r2, r3
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	330f      	adds	r3, #15
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	021b      	lsls	r3, r3, #8
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	4413      	add	r3, r2
 80044b4:	b299      	uxth	r1, r3
 80044b6:	7d7b      	ldrb	r3, [r7, #21]
 80044b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044bc:	fb02 f303 	mul.w	r3, r2, r3
 80044c0:	68ba      	ldr	r2, [r7, #8]
 80044c2:	4413      	add	r3, r2
 80044c4:	b20a      	sxth	r2, r1
 80044c6:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8]  = (data[16] + (data[17] << 8));
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	3310      	adds	r3, #16
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	461a      	mov	r2, r3
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	3311      	adds	r3, #17
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	021b      	lsls	r3, r3, #8
 80044da:	b29b      	uxth	r3, r3
 80044dc:	4413      	add	r3, r2
 80044de:	b299      	uxth	r1, r3
 80044e0:	7d7b      	ldrb	r3, [r7, #21]
 80044e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044e6:	fb02 f303 	mul.w	r3, r2, r3
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	4413      	add	r3, r2
 80044ee:	b20a      	sxth	r2, r1
 80044f0:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[9]  = (data[18] + (data[19] << 8));
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	3312      	adds	r3, #18
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	461a      	mov	r2, r3
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	3313      	adds	r3, #19
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	021b      	lsls	r3, r3, #8
 8004504:	b29b      	uxth	r3, r3
 8004506:	4413      	add	r3, r2
 8004508:	b299      	uxth	r1, r3
 800450a:	7d7b      	ldrb	r3, [r7, #21]
 800450c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004510:	fb02 f303 	mul.w	r3, r2, r3
 8004514:	68ba      	ldr	r2, [r7, #8]
 8004516:	4413      	add	r3, r2
 8004518:	b20a      	sxth	r2, r1
 800451a:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] = (data[20] + (data[21] << 8));
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	3314      	adds	r3, #20
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	461a      	mov	r2, r3
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	3315      	adds	r3, #21
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	021b      	lsls	r3, r3, #8
 800452e:	b29b      	uxth	r3, r3
 8004530:	4413      	add	r3, r2
 8004532:	b299      	uxth	r1, r3
 8004534:	7d7b      	ldrb	r3, [r7, #21]
 8004536:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800453a:	fb02 f303 	mul.w	r3, r2, r3
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	4413      	add	r3, r2
 8004542:	b20a      	sxth	r2, r1
 8004544:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] = (data[22] + (data[23] << 8));
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	3316      	adds	r3, #22
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	3317      	adds	r3, #23
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	021b      	lsls	r3, r3, #8
 8004558:	b29b      	uxth	r3, r3
 800455a:	4413      	add	r3, r2
 800455c:	b299      	uxth	r1, r3
 800455e:	7d7b      	ldrb	r3, [r7, #21]
 8004560:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004564:	fb02 f303 	mul.w	r3, r2, r3
 8004568:	68ba      	ldr	r2, [r7, #8]
 800456a:	4413      	add	r3, r2
 800456c:	b20a      	sxth	r2, r1
 800456e:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
     break;
 8004572:	e000      	b.n	8004576 <adBms6830ParseAux+0x482>

    default:
      break;
 8004574:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004576:	7d7b      	ldrb	r3, [r7, #21]
 8004578:	3301      	adds	r3, #1
 800457a:	757b      	strb	r3, [r7, #21]
 800457c:	7d7a      	ldrb	r2, [r7, #21]
 800457e:	7bfb      	ldrb	r3, [r7, #15]
 8004580:	429a      	cmp	r2, r3
 8004582:	f4ff addd 	bcc.w	8004140 <adBms6830ParseAux+0x4c>
    }
  }
  free(data);
 8004586:	6938      	ldr	r0, [r7, #16]
 8004588:	f00a fd68 	bl	800f05c <free>
}
 800458c:	bf00      	nop
 800458e:	3718      	adds	r7, #24
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <adBms6830ParseRAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseRAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *raux_data)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	607b      	str	r3, [r7, #4]
 800459e:	4603      	mov	r3, r0
 80045a0:	73fb      	strb	r3, [r7, #15]
 80045a2:	4613      	mov	r3, r2
 80045a4:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80045a6:	2300      	movs	r3, #0
 80045a8:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-48);}  /* RDASALL_SIZE 68 byte - (AUX 24 byte + STATUS 24 byte) */
 80045aa:	7bbb      	ldrb	r3, [r7, #14]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d102      	bne.n	80045b6 <adBms6830ParseRAux+0x22>
 80045b0:	2316      	movs	r3, #22
 80045b2:	75fb      	strb	r3, [r7, #23]
 80045b4:	e001      	b.n	80045ba <adBms6830ParseRAux+0x26>
  else {data_size = RX_DATA;}
 80045b6:	2308      	movs	r3, #8
 80045b8:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 80045ba:	7dfb      	ldrb	r3, [r7, #23]
 80045bc:	2101      	movs	r1, #1
 80045be:	4618      	mov	r0, r3
 80045c0:	f00a fa4c 	bl	800ea5c <calloc>
 80045c4:	4603      	mov	r3, r0
 80045c6:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d105      	bne.n	80045da <adBms6830ParseRAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse raux memory \n");
    #else
    printf(" Failed to allocate parse raux memory \n");
 80045ce:	487d      	ldr	r0, [pc, #500]	@ (80047c4 <adBms6830ParseRAux+0x230>)
 80045d0:	f00c f966 	bl	80108a0 <puts>
    #endif
    exit(0);
 80045d4:	2000      	movs	r0, #0
 80045d6:	f00a fa5d 	bl	800ea94 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80045da:	2300      	movs	r3, #0
 80045dc:	757b      	strb	r3, [r7, #21]
 80045de:	e1c9      	b.n	8004974 <adBms6830ParseRAux+0x3e0>
  {
    memcpy(&data[0], &raux_data[address], data_size); /* dst , src , size */
 80045e0:	7dbb      	ldrb	r3, [r7, #22]
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	4413      	add	r3, r2
 80045e6:	7dfa      	ldrb	r2, [r7, #23]
 80045e8:	4619      	mov	r1, r3
 80045ea:	6938      	ldr	r0, [r7, #16]
 80045ec:	f00c f9bc 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80045f0:	7d7b      	ldrb	r3, [r7, #21]
 80045f2:	3301      	adds	r3, #1
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	7dfa      	ldrb	r2, [r7, #23]
 80045f8:	fb12 f303 	smulbb	r3, r2, r3
 80045fc:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80045fe:	7bbb      	ldrb	r3, [r7, #14]
 8004600:	2b04      	cmp	r3, #4
 8004602:	f200 81b3 	bhi.w	800496c <adBms6830ParseRAux+0x3d8>
 8004606:	a201      	add	r2, pc, #4	@ (adr r2, 800460c <adBms6830ParseRAux+0x78>)
 8004608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460c:	080047c9 	.word	0x080047c9
 8004610:	08004621 	.word	0x08004621
 8004614:	0800469f 	.word	0x0800469f
 8004618:	0800471d 	.word	0x0800471d
 800461c:	0800479b 	.word	0x0800479b
    {
    case A: /* RAux Register group A */
      ic[curr_ic].raux.ra_codes[0] = (data[0] + (data[1] << 8));
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	461a      	mov	r2, r3
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	3301      	adds	r3, #1
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	021b      	lsls	r3, r3, #8
 800462e:	b29b      	uxth	r3, r3
 8004630:	4413      	add	r3, r2
 8004632:	b299      	uxth	r1, r3
 8004634:	7d7b      	ldrb	r3, [r7, #21]
 8004636:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800463a:	fb02 f303 	mul.w	r3, r2, r3
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	4413      	add	r3, r2
 8004642:	b20a      	sxth	r2, r1
 8004644:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1] = (data[2] + (data[3] << 8));
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	3302      	adds	r3, #2
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	461a      	mov	r2, r3
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	3303      	adds	r3, #3
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	021b      	lsls	r3, r3, #8
 8004658:	b29b      	uxth	r3, r3
 800465a:	4413      	add	r3, r2
 800465c:	b299      	uxth	r1, r3
 800465e:	7d7b      	ldrb	r3, [r7, #21]
 8004660:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004664:	fb02 f303 	mul.w	r3, r2, r3
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	4413      	add	r3, r2
 800466c:	b20a      	sxth	r2, r1
 800466e:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2] = (data[4] + (data[5] << 8));
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	3304      	adds	r3, #4
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	461a      	mov	r2, r3
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	3305      	adds	r3, #5
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	021b      	lsls	r3, r3, #8
 8004682:	b29b      	uxth	r3, r3
 8004684:	4413      	add	r3, r2
 8004686:	b299      	uxth	r1, r3
 8004688:	7d7b      	ldrb	r3, [r7, #21]
 800468a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800468e:	fb02 f303 	mul.w	r3, r2, r3
 8004692:	68ba      	ldr	r2, [r7, #8]
 8004694:	4413      	add	r3, r2
 8004696:	b20a      	sxth	r2, r1
 8004698:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      break;
 800469c:	e167      	b.n	800496e <adBms6830ParseRAux+0x3da>

    case B: /* RAux Register group B */
      ic[curr_ic].raux.ra_codes[3] = (data[0] + (data[1] << 8));
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	3301      	adds	r3, #1
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	021b      	lsls	r3, r3, #8
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	4413      	add	r3, r2
 80046b0:	b299      	uxth	r1, r3
 80046b2:	7d7b      	ldrb	r3, [r7, #21]
 80046b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046b8:	fb02 f303 	mul.w	r3, r2, r3
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	4413      	add	r3, r2
 80046c0:	b20a      	sxth	r2, r1
 80046c2:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4] = (data[2] + (data[3] << 8));
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	3302      	adds	r3, #2
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	461a      	mov	r2, r3
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	3303      	adds	r3, #3
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	021b      	lsls	r3, r3, #8
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	4413      	add	r3, r2
 80046da:	b299      	uxth	r1, r3
 80046dc:	7d7b      	ldrb	r3, [r7, #21]
 80046de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046e2:	fb02 f303 	mul.w	r3, r2, r3
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	4413      	add	r3, r2
 80046ea:	b20a      	sxth	r2, r1
 80046ec:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5] = (data[4] + (data[5] << 8));
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	3304      	adds	r3, #4
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	461a      	mov	r2, r3
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	3305      	adds	r3, #5
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	021b      	lsls	r3, r3, #8
 8004700:	b29b      	uxth	r3, r3
 8004702:	4413      	add	r3, r2
 8004704:	b299      	uxth	r1, r3
 8004706:	7d7b      	ldrb	r3, [r7, #21]
 8004708:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800470c:	fb02 f303 	mul.w	r3, r2, r3
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	4413      	add	r3, r2
 8004714:	b20a      	sxth	r2, r1
 8004716:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      break;
 800471a:	e128      	b.n	800496e <adBms6830ParseRAux+0x3da>

    case C: /* RAux Register group C */
      ic[curr_ic].raux.ra_codes[6] = (data[0] + (data[1] << 8));
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	461a      	mov	r2, r3
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	3301      	adds	r3, #1
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	021b      	lsls	r3, r3, #8
 800472a:	b29b      	uxth	r3, r3
 800472c:	4413      	add	r3, r2
 800472e:	b299      	uxth	r1, r3
 8004730:	7d7b      	ldrb	r3, [r7, #21]
 8004732:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004736:	fb02 f303 	mul.w	r3, r2, r3
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	4413      	add	r3, r2
 800473e:	b20a      	sxth	r2, r1
 8004740:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7] = (data[2] + (data[3] << 8));
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	3302      	adds	r3, #2
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	461a      	mov	r2, r3
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	3303      	adds	r3, #3
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	021b      	lsls	r3, r3, #8
 8004754:	b29b      	uxth	r3, r3
 8004756:	4413      	add	r3, r2
 8004758:	b299      	uxth	r1, r3
 800475a:	7d7b      	ldrb	r3, [r7, #21]
 800475c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004760:	fb02 f303 	mul.w	r3, r2, r3
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	4413      	add	r3, r2
 8004768:	b20a      	sxth	r2, r1
 800476a:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8] = (data[4] + (data[5] << 8));
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	3304      	adds	r3, #4
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	461a      	mov	r2, r3
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	3305      	adds	r3, #5
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	021b      	lsls	r3, r3, #8
 800477e:	b29b      	uxth	r3, r3
 8004780:	4413      	add	r3, r2
 8004782:	b299      	uxth	r1, r3
 8004784:	7d7b      	ldrb	r3, [r7, #21]
 8004786:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800478a:	fb02 f303 	mul.w	r3, r2, r3
 800478e:	68ba      	ldr	r2, [r7, #8]
 8004790:	4413      	add	r3, r2
 8004792:	b20a      	sxth	r2, r1
 8004794:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      break;
 8004798:	e0e9      	b.n	800496e <adBms6830ParseRAux+0x3da>

    case D: /* RAux Register group D */
      ic[curr_ic].raux.ra_codes[9] =  (data[0] + (data[1] << 8));
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	461a      	mov	r2, r3
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	3301      	adds	r3, #1
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	021b      	lsls	r3, r3, #8
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	4413      	add	r3, r2
 80047ac:	b299      	uxth	r1, r3
 80047ae:	7d7b      	ldrb	r3, [r7, #21]
 80047b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047b4:	fb02 f303 	mul.w	r3, r2, r3
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	4413      	add	r3, r2
 80047bc:	b20a      	sxth	r2, r1
 80047be:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      break;
 80047c2:	e0d4      	b.n	800496e <adBms6830ParseRAux+0x3da>
 80047c4:	080133fc 	.word	0x080133fc

    case ALL_GRP: /* RAux Register group ALL */
      ic[curr_ic].raux.ra_codes[0]  = (data[0] + (data[1] << 8));
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	461a      	mov	r2, r3
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	3301      	adds	r3, #1
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	021b      	lsls	r3, r3, #8
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	4413      	add	r3, r2
 80047da:	b299      	uxth	r1, r3
 80047dc:	7d7b      	ldrb	r3, [r7, #21]
 80047de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047e2:	fb02 f303 	mul.w	r3, r2, r3
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	4413      	add	r3, r2
 80047ea:	b20a      	sxth	r2, r1
 80047ec:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1]  = (data[2] + (data[3] << 8));
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	3302      	adds	r3, #2
 80047f4:	781b      	ldrb	r3, [r3, #0]
 80047f6:	461a      	mov	r2, r3
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	3303      	adds	r3, #3
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	021b      	lsls	r3, r3, #8
 8004800:	b29b      	uxth	r3, r3
 8004802:	4413      	add	r3, r2
 8004804:	b299      	uxth	r1, r3
 8004806:	7d7b      	ldrb	r3, [r7, #21]
 8004808:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800480c:	fb02 f303 	mul.w	r3, r2, r3
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	4413      	add	r3, r2
 8004814:	b20a      	sxth	r2, r1
 8004816:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2]  = (data[4] + (data[5] << 8));
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	3304      	adds	r3, #4
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	461a      	mov	r2, r3
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	3305      	adds	r3, #5
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	021b      	lsls	r3, r3, #8
 800482a:	b29b      	uxth	r3, r3
 800482c:	4413      	add	r3, r2
 800482e:	b299      	uxth	r1, r3
 8004830:	7d7b      	ldrb	r3, [r7, #21]
 8004832:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004836:	fb02 f303 	mul.w	r3, r2, r3
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	4413      	add	r3, r2
 800483e:	b20a      	sxth	r2, r1
 8004840:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].raux.ra_codes[3]  = (data[6] + (data[7] << 8));
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	3306      	adds	r3, #6
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	461a      	mov	r2, r3
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	3307      	adds	r3, #7
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	021b      	lsls	r3, r3, #8
 8004854:	b29b      	uxth	r3, r3
 8004856:	4413      	add	r3, r2
 8004858:	b299      	uxth	r1, r3
 800485a:	7d7b      	ldrb	r3, [r7, #21]
 800485c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004860:	fb02 f303 	mul.w	r3, r2, r3
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	4413      	add	r3, r2
 8004868:	b20a      	sxth	r2, r1
 800486a:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4]  = (data[8] + (data[9] << 8));
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	3308      	adds	r3, #8
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	461a      	mov	r2, r3
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	3309      	adds	r3, #9
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	021b      	lsls	r3, r3, #8
 800487e:	b29b      	uxth	r3, r3
 8004880:	4413      	add	r3, r2
 8004882:	b299      	uxth	r1, r3
 8004884:	7d7b      	ldrb	r3, [r7, #21]
 8004886:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800488a:	fb02 f303 	mul.w	r3, r2, r3
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	4413      	add	r3, r2
 8004892:	b20a      	sxth	r2, r1
 8004894:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5]  = (data[10] + (data[11] << 8));
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	330a      	adds	r3, #10
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	461a      	mov	r2, r3
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	330b      	adds	r3, #11
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	021b      	lsls	r3, r3, #8
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	4413      	add	r3, r2
 80048ac:	b299      	uxth	r1, r3
 80048ae:	7d7b      	ldrb	r3, [r7, #21]
 80048b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048b4:	fb02 f303 	mul.w	r3, r2, r3
 80048b8:	68ba      	ldr	r2, [r7, #8]
 80048ba:	4413      	add	r3, r2
 80048bc:	b20a      	sxth	r2, r1
 80048be:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[6]  = (data[12] + (data[13] << 8));
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	330c      	adds	r3, #12
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	461a      	mov	r2, r3
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	330d      	adds	r3, #13
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	021b      	lsls	r3, r3, #8
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	4413      	add	r3, r2
 80048d6:	b299      	uxth	r1, r3
 80048d8:	7d7b      	ldrb	r3, [r7, #21]
 80048da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048de:	fb02 f303 	mul.w	r3, r2, r3
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	4413      	add	r3, r2
 80048e6:	b20a      	sxth	r2, r1
 80048e8:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7]  = (data[14] + (data[15] << 8));
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	330e      	adds	r3, #14
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	461a      	mov	r2, r3
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	330f      	adds	r3, #15
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	4413      	add	r3, r2
 8004900:	b299      	uxth	r1, r3
 8004902:	7d7b      	ldrb	r3, [r7, #21]
 8004904:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004908:	fb02 f303 	mul.w	r3, r2, r3
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	4413      	add	r3, r2
 8004910:	b20a      	sxth	r2, r1
 8004912:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8]  = (data[16] + (data[17] << 8));
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	3310      	adds	r3, #16
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	461a      	mov	r2, r3
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	3311      	adds	r3, #17
 8004922:	781b      	ldrb	r3, [r3, #0]
 8004924:	021b      	lsls	r3, r3, #8
 8004926:	b29b      	uxth	r3, r3
 8004928:	4413      	add	r3, r2
 800492a:	b299      	uxth	r1, r3
 800492c:	7d7b      	ldrb	r3, [r7, #21]
 800492e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004932:	fb02 f303 	mul.w	r3, r2, r3
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	4413      	add	r3, r2
 800493a:	b20a      	sxth	r2, r1
 800493c:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[9]  = (data[18] + (data[19] << 8));
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	3312      	adds	r3, #18
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	461a      	mov	r2, r3
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	3313      	adds	r3, #19
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	021b      	lsls	r3, r3, #8
 8004950:	b29b      	uxth	r3, r3
 8004952:	4413      	add	r3, r2
 8004954:	b299      	uxth	r1, r3
 8004956:	7d7b      	ldrb	r3, [r7, #21]
 8004958:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800495c:	fb02 f303 	mul.w	r3, r2, r3
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	4413      	add	r3, r2
 8004964:	b20a      	sxth	r2, r1
 8004966:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
     break;
 800496a:	e000      	b.n	800496e <adBms6830ParseRAux+0x3da>

    default:
      break;
 800496c:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800496e:	7d7b      	ldrb	r3, [r7, #21]
 8004970:	3301      	adds	r3, #1
 8004972:	757b      	strb	r3, [r7, #21]
 8004974:	7d7a      	ldrb	r2, [r7, #21]
 8004976:	7bfb      	ldrb	r3, [r7, #15]
 8004978:	429a      	cmp	r2, r3
 800497a:	f4ff ae31 	bcc.w	80045e0 <adBms6830ParseRAux+0x4c>
    }
  }
  free(data);
 800497e:	6938      	ldr	r0, [r7, #16]
 8004980:	f00a fb6c 	bl	800f05c <free>
}
 8004984:	bf00      	nop
 8004986:	3718      	adds	r7, #24
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <adBms6830ParseStatusA>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusA(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	4603      	mov	r3, r0
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
 8004998:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800499a:	2300      	movs	r3, #0
 800499c:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800499e:	2300      	movs	r3, #0
 80049a0:	75bb      	strb	r3, [r7, #22]
 80049a2:	e07d      	b.n	8004aa0 <adBms6830ParseStatusA+0x114>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80049a4:	7dbb      	ldrb	r3, [r7, #22]
 80049a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049aa:	fb02 f303 	mul.w	r3, r2, r3
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	4413      	add	r3, r2
 80049b2:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 80049b6:	7dfb      	ldrb	r3, [r7, #23]
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	4413      	add	r3, r2
 80049bc:	2208      	movs	r2, #8
 80049be:	4619      	mov	r1, r3
 80049c0:	f00b ffd2 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80049c4:	7dbb      	ldrb	r3, [r7, #22]
 80049c6:	3301      	adds	r3, #1
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	00db      	lsls	r3, r3, #3
 80049cc:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].stata.vref2   = (ic[curr_ic].stat.rx_data[0] | (ic[curr_ic].stat.rx_data[1] << 8));
 80049ce:	7dbb      	ldrb	r3, [r7, #22]
 80049d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049d4:	fb02 f303 	mul.w	r3, r2, r3
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	4413      	add	r3, r2
 80049dc:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80049e0:	b21a      	sxth	r2, r3
 80049e2:	7dbb      	ldrb	r3, [r7, #22]
 80049e4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80049e8:	fb01 f303 	mul.w	r3, r1, r3
 80049ec:	68b9      	ldr	r1, [r7, #8]
 80049ee:	440b      	add	r3, r1
 80049f0:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80049f4:	b21b      	sxth	r3, r3
 80049f6:	021b      	lsls	r3, r3, #8
 80049f8:	b21b      	sxth	r3, r3
 80049fa:	4313      	orrs	r3, r2
 80049fc:	b219      	sxth	r1, r3
 80049fe:	7dbb      	ldrb	r3, [r7, #22]
 8004a00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a04:	fb02 f303 	mul.w	r3, r2, r3
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	b28a      	uxth	r2, r1
 8004a0e:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
    ic[curr_ic].stata.itmp = (ic[curr_ic].stat.rx_data[2] | (ic[curr_ic].stat.rx_data[3] << 8));
 8004a12:	7dbb      	ldrb	r3, [r7, #22]
 8004a14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a18:	fb02 f303 	mul.w	r3, r2, r3
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	4413      	add	r3, r2
 8004a20:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004a24:	b21a      	sxth	r2, r3
 8004a26:	7dbb      	ldrb	r3, [r7, #22]
 8004a28:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a2c:	fb01 f303 	mul.w	r3, r1, r3
 8004a30:	68b9      	ldr	r1, [r7, #8]
 8004a32:	440b      	add	r3, r1
 8004a34:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004a38:	b21b      	sxth	r3, r3
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	b21b      	sxth	r3, r3
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	b219      	sxth	r1, r3
 8004a42:	7dbb      	ldrb	r3, [r7, #22]
 8004a44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a48:	fb02 f303 	mul.w	r3, r2, r3
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	4413      	add	r3, r2
 8004a50:	b28a      	uxth	r2, r1
 8004a52:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
    ic[curr_ic].stata.vref3   = (ic[curr_ic].stat.rx_data[4] | (ic[curr_ic].stat.rx_data[5] << 8));
 8004a56:	7dbb      	ldrb	r3, [r7, #22]
 8004a58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a5c:	fb02 f303 	mul.w	r3, r2, r3
 8004a60:	68ba      	ldr	r2, [r7, #8]
 8004a62:	4413      	add	r3, r2
 8004a64:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004a68:	b21a      	sxth	r2, r3
 8004a6a:	7dbb      	ldrb	r3, [r7, #22]
 8004a6c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a70:	fb01 f303 	mul.w	r3, r1, r3
 8004a74:	68b9      	ldr	r1, [r7, #8]
 8004a76:	440b      	add	r3, r1
 8004a78:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004a7c:	b21b      	sxth	r3, r3
 8004a7e:	021b      	lsls	r3, r3, #8
 8004a80:	b21b      	sxth	r3, r3
 8004a82:	4313      	orrs	r3, r2
 8004a84:	b219      	sxth	r1, r3
 8004a86:	7dbb      	ldrb	r3, [r7, #22]
 8004a88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a8c:	fb02 f303 	mul.w	r3, r2, r3
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	4413      	add	r3, r2
 8004a94:	b28a      	uxth	r2, r1
 8004a96:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a9a:	7dbb      	ldrb	r3, [r7, #22]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	75bb      	strb	r3, [r7, #22]
 8004aa0:	7dba      	ldrb	r2, [r7, #22]
 8004aa2:	7bfb      	ldrb	r3, [r7, #15]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	f4ff af7d 	bcc.w	80049a4 <adBms6830ParseStatusA+0x18>
  }
}
 8004aaa:	bf00      	nop
 8004aac:	bf00      	nop
 8004aae:	3718      	adds	r7, #24
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <adBms6830ParseStatusB>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusB(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
 8004ac0:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	75bb      	strb	r3, [r7, #22]
 8004aca:	e077      	b.n	8004bbc <adBms6830ParseStatusB+0x108>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004acc:	7dbb      	ldrb	r3, [r7, #22]
 8004ace:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ad2:	fb02 f303 	mul.w	r3, r2, r3
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	4413      	add	r3, r2
 8004ada:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004ade:	7dfb      	ldrb	r3, [r7, #23]
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	2208      	movs	r2, #8
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	f00b ff3e 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004aec:	7dbb      	ldrb	r3, [r7, #22]
 8004aee:	3301      	adds	r3, #1
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	00db      	lsls	r3, r3, #3
 8004af4:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statb.vd   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004af6:	7dbb      	ldrb	r3, [r7, #22]
 8004af8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004afc:	fb02 f303 	mul.w	r3, r2, r3
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	4413      	add	r3, r2
 8004b04:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004b08:	4618      	mov	r0, r3
 8004b0a:	7dbb      	ldrb	r3, [r7, #22]
 8004b0c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b10:	fb02 f303 	mul.w	r3, r2, r3
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	4413      	add	r3, r2
 8004b18:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004b1c:	021b      	lsls	r3, r3, #8
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	7dbb      	ldrb	r3, [r7, #22]
 8004b22:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004b26:	fb01 f303 	mul.w	r3, r1, r3
 8004b2a:	68b9      	ldr	r1, [r7, #8]
 8004b2c:	440b      	add	r3, r1
 8004b2e:	4402      	add	r2, r0
 8004b30:	b292      	uxth	r2, r2
 8004b32:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
    ic[curr_ic].statb.va = (ic[curr_ic].stat.rx_data[2] + (ic[curr_ic].stat.rx_data[3] << 8));
 8004b36:	7dbb      	ldrb	r3, [r7, #22]
 8004b38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b3c:	fb02 f303 	mul.w	r3, r2, r3
 8004b40:	68ba      	ldr	r2, [r7, #8]
 8004b42:	4413      	add	r3, r2
 8004b44:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004b48:	4618      	mov	r0, r3
 8004b4a:	7dbb      	ldrb	r3, [r7, #22]
 8004b4c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b50:	fb02 f303 	mul.w	r3, r2, r3
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	4413      	add	r3, r2
 8004b58:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004b5c:	021b      	lsls	r3, r3, #8
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	7dbb      	ldrb	r3, [r7, #22]
 8004b62:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004b66:	fb01 f303 	mul.w	r3, r1, r3
 8004b6a:	68b9      	ldr	r1, [r7, #8]
 8004b6c:	440b      	add	r3, r1
 8004b6e:	4402      	add	r2, r0
 8004b70:	b292      	uxth	r2, r2
 8004b72:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
    ic[curr_ic].statb.vr4k   = (ic[curr_ic].stat.rx_data[4] + (ic[curr_ic].stat.rx_data[5] << 8));
 8004b76:	7dbb      	ldrb	r3, [r7, #22]
 8004b78:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b7c:	fb02 f303 	mul.w	r3, r2, r3
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	4413      	add	r3, r2
 8004b84:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004b88:	4618      	mov	r0, r3
 8004b8a:	7dbb      	ldrb	r3, [r7, #22]
 8004b8c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b90:	fb02 f303 	mul.w	r3, r2, r3
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	4413      	add	r3, r2
 8004b98:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004b9c:	021b      	lsls	r3, r3, #8
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	7dbb      	ldrb	r3, [r7, #22]
 8004ba2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004ba6:	fb01 f303 	mul.w	r3, r1, r3
 8004baa:	68b9      	ldr	r1, [r7, #8]
 8004bac:	440b      	add	r3, r1
 8004bae:	4402      	add	r2, r0
 8004bb0:	b292      	uxth	r2, r2
 8004bb2:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004bb6:	7dbb      	ldrb	r3, [r7, #22]
 8004bb8:	3301      	adds	r3, #1
 8004bba:	75bb      	strb	r3, [r7, #22]
 8004bbc:	7dba      	ldrb	r2, [r7, #22]
 8004bbe:	7bfb      	ldrb	r3, [r7, #15]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d383      	bcc.n	8004acc <adBms6830ParseStatusB+0x18>
  }
}
 8004bc4:	bf00      	nop
 8004bc6:	bf00      	nop
 8004bc8:	3718      	adds	r7, #24
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <adBms6830ParseStatusC>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusC(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b086      	sub	sp, #24
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	60b9      	str	r1, [r7, #8]
 8004bd8:	607a      	str	r2, [r7, #4]
 8004bda:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004be0:	2300      	movs	r3, #0
 8004be2:	75bb      	strb	r3, [r7, #22]
 8004be4:	e1e7      	b.n	8004fb6 <adBms6830ParseStatusC+0x3e8>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004be6:	7dbb      	ldrb	r3, [r7, #22]
 8004be8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bec:	fb02 f303 	mul.w	r3, r2, r3
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004bf8:	7dfb      	ldrb	r3, [r7, #23]
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	2208      	movs	r2, #8
 8004c00:	4619      	mov	r1, r3
 8004c02:	f00b feb1 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004c06:	7dbb      	ldrb	r3, [r7, #22]
 8004c08:	3301      	adds	r3, #1
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	00db      	lsls	r3, r3, #3
 8004c0e:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statc.cs_flt   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004c10:	7dbb      	ldrb	r3, [r7, #22]
 8004c12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c16:	fb02 f303 	mul.w	r3, r2, r3
 8004c1a:	68ba      	ldr	r2, [r7, #8]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004c22:	4618      	mov	r0, r3
 8004c24:	7dbb      	ldrb	r3, [r7, #22]
 8004c26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c2a:	fb02 f303 	mul.w	r3, r2, r3
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	4413      	add	r3, r2
 8004c32:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004c36:	021b      	lsls	r3, r3, #8
 8004c38:	b29a      	uxth	r2, r3
 8004c3a:	7dbb      	ldrb	r3, [r7, #22]
 8004c3c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004c40:	fb01 f303 	mul.w	r3, r1, r3
 8004c44:	68b9      	ldr	r1, [r7, #8]
 8004c46:	440b      	add	r3, r1
 8004c48:	4402      	add	r2, r0
 8004c4a:	b292      	uxth	r2, r2
 8004c4c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
    ic[curr_ic].statc.otp2_med = (ic[curr_ic].stat.rx_data[4] & 0x01);
 8004c50:	7dbb      	ldrb	r3, [r7, #22]
 8004c52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c56:	fb02 f303 	mul.w	r3, r2, r3
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 8004c62:	7dbb      	ldrb	r3, [r7, #22]
 8004c64:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c68:	fb02 f303 	mul.w	r3, r2, r3
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	441a      	add	r2, r3
 8004c70:	460b      	mov	r3, r1
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	b2d9      	uxtb	r1, r3
 8004c78:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004c7c:	f361 13c7 	bfi	r3, r1, #7, #1
 8004c80:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp2_ed = ((ic[curr_ic].stat.rx_data[4] & 0x02) >> 1);
 8004c84:	7dbb      	ldrb	r3, [r7, #22]
 8004c86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	4413      	add	r3, r2
 8004c92:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004c96:	1059      	asrs	r1, r3, #1
 8004c98:	7dbb      	ldrb	r3, [r7, #22]
 8004c9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	441a      	add	r2, r3
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	b2d9      	uxtb	r1, r3
 8004cae:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004cb2:	f361 1386 	bfi	r3, r1, #6, #1
 8004cb6:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_med = ((ic[curr_ic].stat.rx_data[4] & 0x04) >> 2);
 8004cba:	7dbb      	ldrb	r3, [r7, #22]
 8004cbc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cc0:	fb02 f303 	mul.w	r3, r2, r3
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004ccc:	1099      	asrs	r1, r3, #2
 8004cce:	7dbb      	ldrb	r3, [r7, #22]
 8004cd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cd4:	fb02 f303 	mul.w	r3, r2, r3
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	441a      	add	r2, r3
 8004cdc:	460b      	mov	r3, r1
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	b2d9      	uxtb	r1, r3
 8004ce4:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004ce8:	f361 1345 	bfi	r3, r1, #5, #1
 8004cec:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_ed = ((ic[curr_ic].stat.rx_data[4] & 0x08) >> 3);
 8004cf0:	7dbb      	ldrb	r3, [r7, #22]
 8004cf2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cf6:	fb02 f303 	mul.w	r3, r2, r3
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d02:	10d9      	asrs	r1, r3, #3
 8004d04:	7dbb      	ldrb	r3, [r7, #22]
 8004d06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d0a:	fb02 f303 	mul.w	r3, r2, r3
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	441a      	add	r2, r3
 8004d12:	460b      	mov	r3, r1
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	b2d9      	uxtb	r1, r3
 8004d1a:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d1e:	f361 1304 	bfi	r3, r1, #4, #1
 8004d22:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_uv  = ((ic[curr_ic].stat.rx_data[4] & 0x10) >> 4);
 8004d26:	7dbb      	ldrb	r3, [r7, #22]
 8004d28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d2c:	fb02 f303 	mul.w	r3, r2, r3
 8004d30:	68ba      	ldr	r2, [r7, #8]
 8004d32:	4413      	add	r3, r2
 8004d34:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d38:	1119      	asrs	r1, r3, #4
 8004d3a:	7dbb      	ldrb	r3, [r7, #22]
 8004d3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d40:	fb02 f303 	mul.w	r3, r2, r3
 8004d44:	68ba      	ldr	r2, [r7, #8]
 8004d46:	441a      	add	r2, r3
 8004d48:	460b      	mov	r3, r1
 8004d4a:	f003 0301 	and.w	r3, r3, #1
 8004d4e:	b2d9      	uxtb	r1, r3
 8004d50:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d54:	f361 03c3 	bfi	r3, r1, #3, #1
 8004d58:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_ov = ((ic[curr_ic].stat.rx_data[4] & 0x20) >> 5);
 8004d5c:	7dbb      	ldrb	r3, [r7, #22]
 8004d5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d62:	fb02 f303 	mul.w	r3, r2, r3
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d6e:	1159      	asrs	r1, r3, #5
 8004d70:	7dbb      	ldrb	r3, [r7, #22]
 8004d72:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d76:	fb02 f303 	mul.w	r3, r2, r3
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	441a      	add	r2, r3
 8004d7e:	460b      	mov	r3, r1
 8004d80:	f003 0301 	and.w	r3, r3, #1
 8004d84:	b2d9      	uxtb	r1, r3
 8004d86:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d8a:	f361 0382 	bfi	r3, r1, #2, #1
 8004d8e:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_uv = ((ic[curr_ic].stat.rx_data[4] & 0x40) >> 6);
 8004d92:	7dbb      	ldrb	r3, [r7, #22]
 8004d94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d98:	fb02 f303 	mul.w	r3, r2, r3
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	4413      	add	r3, r2
 8004da0:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004da4:	1199      	asrs	r1, r3, #6
 8004da6:	7dbb      	ldrb	r3, [r7, #22]
 8004da8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dac:	fb02 f303 	mul.w	r3, r2, r3
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	441a      	add	r2, r3
 8004db4:	460b      	mov	r3, r1
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	b2d9      	uxtb	r1, r3
 8004dbc:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004dc0:	f361 0341 	bfi	r3, r1, #1, #1
 8004dc4:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_ov = ((ic[curr_ic].stat.rx_data[4] & 0x80) >> 7);
 8004dc8:	7dbb      	ldrb	r3, [r7, #22]
 8004dca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dce:	fb02 f303 	mul.w	r3, r2, r3
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004dda:	09db      	lsrs	r3, r3, #7
 8004ddc:	b2d9      	uxtb	r1, r3
 8004dde:	7dbb      	ldrb	r3, [r7, #22]
 8004de0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004de4:	fb02 f303 	mul.w	r3, r2, r3
 8004de8:	68ba      	ldr	r2, [r7, #8]
 8004dea:	441a      	add	r2, r3
 8004dec:	460b      	mov	r3, r1
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	b2d9      	uxtb	r1, r3
 8004df4:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004df8:	f361 0300 	bfi	r3, r1, #0, #1
 8004dfc:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.oscchk = (ic[curr_ic].stat.rx_data[5] & 0x01);
 8004e00:	7dbb      	ldrb	r3, [r7, #22]
 8004e02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e06:	fb02 f303 	mul.w	r3, r2, r3
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	f893 1154 	ldrb.w	r1, [r3, #340]	@ 0x154
 8004e12:	7dbb      	ldrb	r3, [r7, #22]
 8004e14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e18:	fb02 f303 	mul.w	r3, r2, r3
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	441a      	add	r2, r3
 8004e20:	460b      	mov	r3, r1
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	b2d9      	uxtb	r1, r3
 8004e28:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004e2c:	f361 13c7 	bfi	r3, r1, #7, #1
 8004e30:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.tmodchk = ((ic[curr_ic].stat.rx_data[5] & 0x02) >> 1);
 8004e34:	7dbb      	ldrb	r3, [r7, #22]
 8004e36:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e3a:	fb02 f303 	mul.w	r3, r2, r3
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	4413      	add	r3, r2
 8004e42:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004e46:	1059      	asrs	r1, r3, #1
 8004e48:	7dbb      	ldrb	r3, [r7, #22]
 8004e4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e4e:	fb02 f303 	mul.w	r3, r2, r3
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	441a      	add	r2, r3
 8004e56:	460b      	mov	r3, r1
 8004e58:	f003 0301 	and.w	r3, r3, #1
 8004e5c:	b2d9      	uxtb	r1, r3
 8004e5e:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004e62:	f361 1386 	bfi	r3, r1, #6, #1
 8004e66:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.thsd = ((ic[curr_ic].stat.rx_data[5] & 0x04) >> 2);
 8004e6a:	7dbb      	ldrb	r3, [r7, #22]
 8004e6c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e70:	fb02 f303 	mul.w	r3, r2, r3
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	4413      	add	r3, r2
 8004e78:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004e7c:	1099      	asrs	r1, r3, #2
 8004e7e:	7dbb      	ldrb	r3, [r7, #22]
 8004e80:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e84:	fb02 f303 	mul.w	r3, r2, r3
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	441a      	add	r2, r3
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	b2d9      	uxtb	r1, r3
 8004e94:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004e98:	f361 1345 	bfi	r3, r1, #5, #1
 8004e9c:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.sleep = ((ic[curr_ic].stat.rx_data[5] & 0x08) >> 3);
 8004ea0:	7dbb      	ldrb	r3, [r7, #22]
 8004ea2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ea6:	fb02 f303 	mul.w	r3, r2, r3
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	4413      	add	r3, r2
 8004eae:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004eb2:	10d9      	asrs	r1, r3, #3
 8004eb4:	7dbb      	ldrb	r3, [r7, #22]
 8004eb6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004eba:	fb02 f303 	mul.w	r3, r2, r3
 8004ebe:	68ba      	ldr	r2, [r7, #8]
 8004ec0:	441a      	add	r2, r3
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	f003 0301 	and.w	r3, r3, #1
 8004ec8:	b2d9      	uxtb	r1, r3
 8004eca:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004ece:	f361 1304 	bfi	r3, r1, #4, #1
 8004ed2:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.spiflt  = ((ic[curr_ic].stat.rx_data[5] & 0x10) >> 4);
 8004ed6:	7dbb      	ldrb	r3, [r7, #22]
 8004ed8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004edc:	fb02 f303 	mul.w	r3, r2, r3
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004ee8:	1119      	asrs	r1, r3, #4
 8004eea:	7dbb      	ldrb	r3, [r7, #22]
 8004eec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ef0:	fb02 f303 	mul.w	r3, r2, r3
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	441a      	add	r2, r3
 8004ef8:	460b      	mov	r3, r1
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	b2d9      	uxtb	r1, r3
 8004f00:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f04:	f361 03c3 	bfi	r3, r1, #3, #1
 8004f08:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.comp = ((ic[curr_ic].stat.rx_data[5] & 0x20) >> 5);
 8004f0c:	7dbb      	ldrb	r3, [r7, #22]
 8004f0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f12:	fb02 f303 	mul.w	r3, r2, r3
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	4413      	add	r3, r2
 8004f1a:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f1e:	1159      	asrs	r1, r3, #5
 8004f20:	7dbb      	ldrb	r3, [r7, #22]
 8004f22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f26:	fb02 f303 	mul.w	r3, r2, r3
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	441a      	add	r2, r3
 8004f2e:	460b      	mov	r3, r1
 8004f30:	f003 0301 	and.w	r3, r3, #1
 8004f34:	b2d9      	uxtb	r1, r3
 8004f36:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f3a:	f361 0382 	bfi	r3, r1, #2, #1
 8004f3e:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vdel = ((ic[curr_ic].stat.rx_data[5] & 0x40) >> 6);
 8004f42:	7dbb      	ldrb	r3, [r7, #22]
 8004f44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f48:	fb02 f303 	mul.w	r3, r2, r3
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	4413      	add	r3, r2
 8004f50:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f54:	1199      	asrs	r1, r3, #6
 8004f56:	7dbb      	ldrb	r3, [r7, #22]
 8004f58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f5c:	fb02 f303 	mul.w	r3, r2, r3
 8004f60:	68ba      	ldr	r2, [r7, #8]
 8004f62:	441a      	add	r2, r3
 8004f64:	460b      	mov	r3, r1
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	b2d9      	uxtb	r1, r3
 8004f6c:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f70:	f361 0341 	bfi	r3, r1, #1, #1
 8004f74:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vde = ((ic[curr_ic].stat.rx_data[5] & 0x80) >> 7);
 8004f78:	7dbb      	ldrb	r3, [r7, #22]
 8004f7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f7e:	fb02 f303 	mul.w	r3, r2, r3
 8004f82:	68ba      	ldr	r2, [r7, #8]
 8004f84:	4413      	add	r3, r2
 8004f86:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f8a:	09db      	lsrs	r3, r3, #7
 8004f8c:	b2d9      	uxtb	r1, r3
 8004f8e:	7dbb      	ldrb	r3, [r7, #22]
 8004f90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f94:	fb02 f303 	mul.w	r3, r2, r3
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	441a      	add	r2, r3
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	b2d9      	uxtb	r1, r3
 8004fa4:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004fa8:	f361 0300 	bfi	r3, r1, #0, #1
 8004fac:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004fb0:	7dbb      	ldrb	r3, [r7, #22]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	75bb      	strb	r3, [r7, #22]
 8004fb6:	7dba      	ldrb	r2, [r7, #22]
 8004fb8:	7bfb      	ldrb	r3, [r7, #15]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	f4ff ae13 	bcc.w	8004be6 <adBms6830ParseStatusC+0x18>
  }
}
 8004fc0:	bf00      	nop
 8004fc2:	bf00      	nop
 8004fc4:	3718      	adds	r7, #24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <adBms6830ParseStatusD>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusD(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b086      	sub	sp, #24
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	60b9      	str	r1, [r7, #8]
 8004fd4:	607a      	str	r2, [r7, #4]
 8004fd6:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004fdc:	2300      	movs	r3, #0
 8004fde:	75bb      	strb	r3, [r7, #22]
 8004fe0:	e32b      	b.n	800563a <adBms6830ParseStatusD+0x670>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004fe2:	7dbb      	ldrb	r3, [r7, #22]
 8004fe4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fe8:	fb02 f303 	mul.w	r3, r2, r3
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	4413      	add	r3, r2
 8004ff0:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004ff4:	7dfb      	ldrb	r3, [r7, #23]
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	2208      	movs	r2, #8
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	f00b fcb3 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005002:	7dbb      	ldrb	r3, [r7, #22]
 8005004:	3301      	adds	r3, #1
 8005006:	b2db      	uxtb	r3, r3
 8005008:	00db      	lsls	r3, r3, #3
 800500a:	75fb      	strb	r3, [r7, #23]
    /* uv, ov bits 1 to 4 status bits */
    ic[curr_ic].statd.c_uv[0] = (ic[curr_ic].stat.rx_data[0] & 0x01);
 800500c:	7dbb      	ldrb	r3, [r7, #22]
 800500e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005012:	fb02 f303 	mul.w	r3, r2, r3
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	4413      	add	r3, r2
 800501a:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 800501e:	7dbb      	ldrb	r3, [r7, #22]
 8005020:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005024:	fb01 f303 	mul.w	r3, r1, r3
 8005028:	68b9      	ldr	r1, [r7, #8]
 800502a:	440b      	add	r3, r1
 800502c:	f002 0201 	and.w	r2, r2, #1
 8005030:	b2d2      	uxtb	r2, r2
 8005032:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    ic[curr_ic].statd.c_ov[0] = ((ic[curr_ic].stat.rx_data[0] & 0x02) >> 1);
 8005036:	7dbb      	ldrb	r3, [r7, #22]
 8005038:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800503c:	fb02 f303 	mul.w	r3, r2, r3
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	4413      	add	r3, r2
 8005044:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8005048:	105b      	asrs	r3, r3, #1
 800504a:	b2da      	uxtb	r2, r3
 800504c:	7dbb      	ldrb	r3, [r7, #22]
 800504e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005052:	fb01 f303 	mul.w	r3, r1, r3
 8005056:	68b9      	ldr	r1, [r7, #8]
 8005058:	440b      	add	r3, r1
 800505a:	f002 0201 	and.w	r2, r2, #1
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
    ic[curr_ic].statd.c_uv[1] = ((ic[curr_ic].stat.rx_data[0] & 0x04) >> 2);
 8005064:	7dbb      	ldrb	r3, [r7, #22]
 8005066:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800506a:	fb02 f303 	mul.w	r3, r2, r3
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	4413      	add	r3, r2
 8005072:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8005076:	109b      	asrs	r3, r3, #2
 8005078:	b2da      	uxtb	r2, r3
 800507a:	7dbb      	ldrb	r3, [r7, #22]
 800507c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005080:	fb01 f303 	mul.w	r3, r1, r3
 8005084:	68b9      	ldr	r1, [r7, #8]
 8005086:	440b      	add	r3, r1
 8005088:	f002 0201 	and.w	r2, r2, #1
 800508c:	b2d2      	uxtb	r2, r2
 800508e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    ic[curr_ic].statd.c_ov[1] = ((ic[curr_ic].stat.rx_data[0] & 0x08) >> 3);
 8005092:	7dbb      	ldrb	r3, [r7, #22]
 8005094:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005098:	fb02 f303 	mul.w	r3, r2, r3
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	4413      	add	r3, r2
 80050a0:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80050a4:	10db      	asrs	r3, r3, #3
 80050a6:	b2da      	uxtb	r2, r3
 80050a8:	7dbb      	ldrb	r3, [r7, #22]
 80050aa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050ae:	fb01 f303 	mul.w	r3, r1, r3
 80050b2:	68b9      	ldr	r1, [r7, #8]
 80050b4:	440b      	add	r3, r1
 80050b6:	f002 0201 	and.w	r2, r2, #1
 80050ba:	b2d2      	uxtb	r2, r2
 80050bc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
    ic[curr_ic].statd.c_uv[2] = ((ic[curr_ic].stat.rx_data[0] & 0x10) >> 4);
 80050c0:	7dbb      	ldrb	r3, [r7, #22]
 80050c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050c6:	fb02 f303 	mul.w	r3, r2, r3
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	4413      	add	r3, r2
 80050ce:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80050d2:	111b      	asrs	r3, r3, #4
 80050d4:	b2da      	uxtb	r2, r3
 80050d6:	7dbb      	ldrb	r3, [r7, #22]
 80050d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050dc:	fb01 f303 	mul.w	r3, r1, r3
 80050e0:	68b9      	ldr	r1, [r7, #8]
 80050e2:	440b      	add	r3, r1
 80050e4:	f002 0201 	and.w	r2, r2, #1
 80050e8:	b2d2      	uxtb	r2, r2
 80050ea:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
    ic[curr_ic].statd.c_ov[2] = ((ic[curr_ic].stat.rx_data[0] & 0x20) >> 5);
 80050ee:	7dbb      	ldrb	r3, [r7, #22]
 80050f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050f4:	fb02 f303 	mul.w	r3, r2, r3
 80050f8:	68ba      	ldr	r2, [r7, #8]
 80050fa:	4413      	add	r3, r2
 80050fc:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8005100:	115b      	asrs	r3, r3, #5
 8005102:	b2da      	uxtb	r2, r3
 8005104:	7dbb      	ldrb	r3, [r7, #22]
 8005106:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800510a:	fb01 f303 	mul.w	r3, r1, r3
 800510e:	68b9      	ldr	r1, [r7, #8]
 8005110:	440b      	add	r3, r1
 8005112:	f002 0201 	and.w	r2, r2, #1
 8005116:	b2d2      	uxtb	r2, r2
 8005118:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
    ic[curr_ic].statd.c_uv[3] = ((ic[curr_ic].stat.rx_data[0] & 0x40) >> 6);
 800511c:	7dbb      	ldrb	r3, [r7, #22]
 800511e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005122:	fb02 f303 	mul.w	r3, r2, r3
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	4413      	add	r3, r2
 800512a:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 800512e:	119b      	asrs	r3, r3, #6
 8005130:	b2da      	uxtb	r2, r3
 8005132:	7dbb      	ldrb	r3, [r7, #22]
 8005134:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005138:	fb01 f303 	mul.w	r3, r1, r3
 800513c:	68b9      	ldr	r1, [r7, #8]
 800513e:	440b      	add	r3, r1
 8005140:	f002 0201 	and.w	r2, r2, #1
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
    ic[curr_ic].statd.c_ov[3] = ((ic[curr_ic].stat.rx_data[0] & 0x80) >> 7);
 800514a:	7dbb      	ldrb	r3, [r7, #22]
 800514c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005150:	fb02 f303 	mul.w	r3, r2, r3
 8005154:	68ba      	ldr	r2, [r7, #8]
 8005156:	4413      	add	r3, r2
 8005158:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 800515c:	7dbb      	ldrb	r3, [r7, #22]
 800515e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005162:	fb01 f303 	mul.w	r3, r1, r3
 8005166:	68b9      	ldr	r1, [r7, #8]
 8005168:	440b      	add	r3, r1
 800516a:	09d2      	lsrs	r2, r2, #7
 800516c:	b2d2      	uxtb	r2, r2
 800516e:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    /* uv, ov bits 5 to 8 status bits */
    ic[curr_ic].statd.c_uv[4] = (ic[curr_ic].stat.rx_data[1] & 0x01);
 8005172:	7dbb      	ldrb	r3, [r7, #22]
 8005174:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005178:	fb02 f303 	mul.w	r3, r2, r3
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	4413      	add	r3, r2
 8005180:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 8005184:	7dbb      	ldrb	r3, [r7, #22]
 8005186:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	68b9      	ldr	r1, [r7, #8]
 8005190:	440b      	add	r3, r1
 8005192:	f002 0201 	and.w	r2, r2, #1
 8005196:	b2d2      	uxtb	r2, r2
 8005198:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    ic[curr_ic].statd.c_ov[4] = ((ic[curr_ic].stat.rx_data[1] & 0x02) >> 1);
 800519c:	7dbb      	ldrb	r3, [r7, #22]
 800519e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051a2:	fb02 f303 	mul.w	r3, r2, r3
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	4413      	add	r3, r2
 80051aa:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80051ae:	105b      	asrs	r3, r3, #1
 80051b0:	b2da      	uxtb	r2, r3
 80051b2:	7dbb      	ldrb	r3, [r7, #22]
 80051b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051b8:	fb01 f303 	mul.w	r3, r1, r3
 80051bc:	68b9      	ldr	r1, [r7, #8]
 80051be:	440b      	add	r3, r1
 80051c0:	f002 0201 	and.w	r2, r2, #1
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    ic[curr_ic].statd.c_uv[5] = ((ic[curr_ic].stat.rx_data[1] & 0x04) >> 2);
 80051ca:	7dbb      	ldrb	r3, [r7, #22]
 80051cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051d0:	fb02 f303 	mul.w	r3, r2, r3
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	4413      	add	r3, r2
 80051d8:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80051dc:	109b      	asrs	r3, r3, #2
 80051de:	b2da      	uxtb	r2, r3
 80051e0:	7dbb      	ldrb	r3, [r7, #22]
 80051e2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051e6:	fb01 f303 	mul.w	r3, r1, r3
 80051ea:	68b9      	ldr	r1, [r7, #8]
 80051ec:	440b      	add	r3, r1
 80051ee:	f002 0201 	and.w	r2, r2, #1
 80051f2:	b2d2      	uxtb	r2, r2
 80051f4:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
    ic[curr_ic].statd.c_ov[5] = ((ic[curr_ic].stat.rx_data[1] & 0x08) >> 3);
 80051f8:	7dbb      	ldrb	r3, [r7, #22]
 80051fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051fe:	fb02 f303 	mul.w	r3, r2, r3
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	4413      	add	r3, r2
 8005206:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800520a:	10db      	asrs	r3, r3, #3
 800520c:	b2da      	uxtb	r2, r3
 800520e:	7dbb      	ldrb	r3, [r7, #22]
 8005210:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005214:	fb01 f303 	mul.w	r3, r1, r3
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	440b      	add	r3, r1
 800521c:	f002 0201 	and.w	r2, r2, #1
 8005220:	b2d2      	uxtb	r2, r2
 8005222:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
    ic[curr_ic].statd.c_uv[6] = ((ic[curr_ic].stat.rx_data[1] & 0x10) >> 4);
 8005226:	7dbb      	ldrb	r3, [r7, #22]
 8005228:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800522c:	fb02 f303 	mul.w	r3, r2, r3
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	4413      	add	r3, r2
 8005234:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005238:	111b      	asrs	r3, r3, #4
 800523a:	b2da      	uxtb	r2, r3
 800523c:	7dbb      	ldrb	r3, [r7, #22]
 800523e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005242:	fb01 f303 	mul.w	r3, r1, r3
 8005246:	68b9      	ldr	r1, [r7, #8]
 8005248:	440b      	add	r3, r1
 800524a:	f002 0201 	and.w	r2, r2, #1
 800524e:	b2d2      	uxtb	r2, r2
 8005250:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
    ic[curr_ic].statd.c_ov[6] = ((ic[curr_ic].stat.rx_data[1] & 0x20) >> 5);
 8005254:	7dbb      	ldrb	r3, [r7, #22]
 8005256:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800525a:	fb02 f303 	mul.w	r3, r2, r3
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	4413      	add	r3, r2
 8005262:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005266:	115b      	asrs	r3, r3, #5
 8005268:	b2da      	uxtb	r2, r3
 800526a:	7dbb      	ldrb	r3, [r7, #22]
 800526c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005270:	fb01 f303 	mul.w	r3, r1, r3
 8005274:	68b9      	ldr	r1, [r7, #8]
 8005276:	440b      	add	r3, r1
 8005278:	f002 0201 	and.w	r2, r2, #1
 800527c:	b2d2      	uxtb	r2, r2
 800527e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    ic[curr_ic].statd.c_uv[7] = ((ic[curr_ic].stat.rx_data[1] & 0x40) >> 6);
 8005282:	7dbb      	ldrb	r3, [r7, #22]
 8005284:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005288:	fb02 f303 	mul.w	r3, r2, r3
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	4413      	add	r3, r2
 8005290:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005294:	119b      	asrs	r3, r3, #6
 8005296:	b2da      	uxtb	r2, r3
 8005298:	7dbb      	ldrb	r3, [r7, #22]
 800529a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800529e:	fb01 f303 	mul.w	r3, r1, r3
 80052a2:	68b9      	ldr	r1, [r7, #8]
 80052a4:	440b      	add	r3, r1
 80052a6:	f002 0201 	and.w	r2, r2, #1
 80052aa:	b2d2      	uxtb	r2, r2
 80052ac:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    ic[curr_ic].statd.c_ov[7] = ((ic[curr_ic].stat.rx_data[1] & 0x80) >> 7);
 80052b0:	7dbb      	ldrb	r3, [r7, #22]
 80052b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052b6:	fb02 f303 	mul.w	r3, r2, r3
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	4413      	add	r3, r2
 80052be:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 80052c2:	7dbb      	ldrb	r3, [r7, #22]
 80052c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052c8:	fb01 f303 	mul.w	r3, r1, r3
 80052cc:	68b9      	ldr	r1, [r7, #8]
 80052ce:	440b      	add	r3, r1
 80052d0:	09d2      	lsrs	r2, r2, #7
 80052d2:	b2d2      	uxtb	r2, r2
 80052d4:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
    /* uv, ov bits 9 to 12 status bits */
    ic[curr_ic].statd.c_uv[8] = (ic[curr_ic].stat.rx_data[2] & 0x01);
 80052d8:	7dbb      	ldrb	r3, [r7, #22]
 80052da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052de:	fb02 f303 	mul.w	r3, r2, r3
 80052e2:	68ba      	ldr	r2, [r7, #8]
 80052e4:	4413      	add	r3, r2
 80052e6:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 80052ea:	7dbb      	ldrb	r3, [r7, #22]
 80052ec:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052f0:	fb01 f303 	mul.w	r3, r1, r3
 80052f4:	68b9      	ldr	r1, [r7, #8]
 80052f6:	440b      	add	r3, r1
 80052f8:	f002 0201 	and.w	r2, r2, #1
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    ic[curr_ic].statd.c_ov[8] = ((ic[curr_ic].stat.rx_data[2] & 0x02) >> 1);
 8005302:	7dbb      	ldrb	r3, [r7, #22]
 8005304:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005308:	fb02 f303 	mul.w	r3, r2, r3
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	4413      	add	r3, r2
 8005310:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005314:	105b      	asrs	r3, r3, #1
 8005316:	b2da      	uxtb	r2, r3
 8005318:	7dbb      	ldrb	r3, [r7, #22]
 800531a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800531e:	fb01 f303 	mul.w	r3, r1, r3
 8005322:	68b9      	ldr	r1, [r7, #8]
 8005324:	440b      	add	r3, r1
 8005326:	f002 0201 	and.w	r2, r2, #1
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    ic[curr_ic].statd.c_uv[9] = ((ic[curr_ic].stat.rx_data[2] & 0x04) >> 2);
 8005330:	7dbb      	ldrb	r3, [r7, #22]
 8005332:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005336:	fb02 f303 	mul.w	r3, r2, r3
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	4413      	add	r3, r2
 800533e:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005342:	109b      	asrs	r3, r3, #2
 8005344:	b2da      	uxtb	r2, r3
 8005346:	7dbb      	ldrb	r3, [r7, #22]
 8005348:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800534c:	fb01 f303 	mul.w	r3, r1, r3
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	440b      	add	r3, r1
 8005354:	f002 0201 	and.w	r2, r2, #1
 8005358:	b2d2      	uxtb	r2, r2
 800535a:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    ic[curr_ic].statd.c_ov[9] = ((ic[curr_ic].stat.rx_data[2] & 0x08) >> 3);
 800535e:	7dbb      	ldrb	r3, [r7, #22]
 8005360:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005364:	fb02 f303 	mul.w	r3, r2, r3
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	4413      	add	r3, r2
 800536c:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005370:	10db      	asrs	r3, r3, #3
 8005372:	b2da      	uxtb	r2, r3
 8005374:	7dbb      	ldrb	r3, [r7, #22]
 8005376:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800537a:	fb01 f303 	mul.w	r3, r1, r3
 800537e:	68b9      	ldr	r1, [r7, #8]
 8005380:	440b      	add	r3, r1
 8005382:	f002 0201 	and.w	r2, r2, #1
 8005386:	b2d2      	uxtb	r2, r2
 8005388:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    ic[curr_ic].statd.c_uv[10] = ((ic[curr_ic].stat.rx_data[2] & 0x10) >> 4);
 800538c:	7dbb      	ldrb	r3, [r7, #22]
 800538e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005392:	fb02 f303 	mul.w	r3, r2, r3
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	4413      	add	r3, r2
 800539a:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 800539e:	111b      	asrs	r3, r3, #4
 80053a0:	b2da      	uxtb	r2, r3
 80053a2:	7dbb      	ldrb	r3, [r7, #22]
 80053a4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053a8:	fb01 f303 	mul.w	r3, r1, r3
 80053ac:	68b9      	ldr	r1, [r7, #8]
 80053ae:	440b      	add	r3, r1
 80053b0:	f002 0201 	and.w	r2, r2, #1
 80053b4:	b2d2      	uxtb	r2, r2
 80053b6:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    ic[curr_ic].statd.c_ov[10] = ((ic[curr_ic].stat.rx_data[2] & 0x20) >> 5);
 80053ba:	7dbb      	ldrb	r3, [r7, #22]
 80053bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053c0:	fb02 f303 	mul.w	r3, r2, r3
 80053c4:	68ba      	ldr	r2, [r7, #8]
 80053c6:	4413      	add	r3, r2
 80053c8:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80053cc:	115b      	asrs	r3, r3, #5
 80053ce:	b2da      	uxtb	r2, r3
 80053d0:	7dbb      	ldrb	r3, [r7, #22]
 80053d2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053d6:	fb01 f303 	mul.w	r3, r1, r3
 80053da:	68b9      	ldr	r1, [r7, #8]
 80053dc:	440b      	add	r3, r1
 80053de:	f002 0201 	and.w	r2, r2, #1
 80053e2:	b2d2      	uxtb	r2, r2
 80053e4:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    ic[curr_ic].statd.c_uv[11] = ((ic[curr_ic].stat.rx_data[2] & 0x40) >> 6);
 80053e8:	7dbb      	ldrb	r3, [r7, #22]
 80053ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053ee:	fb02 f303 	mul.w	r3, r2, r3
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	4413      	add	r3, r2
 80053f6:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80053fa:	119b      	asrs	r3, r3, #6
 80053fc:	b2da      	uxtb	r2, r3
 80053fe:	7dbb      	ldrb	r3, [r7, #22]
 8005400:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005404:	fb01 f303 	mul.w	r3, r1, r3
 8005408:	68b9      	ldr	r1, [r7, #8]
 800540a:	440b      	add	r3, r1
 800540c:	f002 0201 	and.w	r2, r2, #1
 8005410:	b2d2      	uxtb	r2, r2
 8005412:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    ic[curr_ic].statd.c_ov[11] = ((ic[curr_ic].stat.rx_data[2] & 0x80) >> 7);
 8005416:	7dbb      	ldrb	r3, [r7, #22]
 8005418:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800541c:	fb02 f303 	mul.w	r3, r2, r3
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	4413      	add	r3, r2
 8005424:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 8005428:	7dbb      	ldrb	r3, [r7, #22]
 800542a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800542e:	fb01 f303 	mul.w	r3, r1, r3
 8005432:	68b9      	ldr	r1, [r7, #8]
 8005434:	440b      	add	r3, r1
 8005436:	09d2      	lsrs	r2, r2, #7
 8005438:	b2d2      	uxtb	r2, r2
 800543a:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    /* uv, ov bits 13 to 16 status bits */
    ic[curr_ic].statd.c_uv[12] = (ic[curr_ic].stat.rx_data[3] & 0x01);
 800543e:	7dbb      	ldrb	r3, [r7, #22]
 8005440:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005444:	fb02 f303 	mul.w	r3, r2, r3
 8005448:	68ba      	ldr	r2, [r7, #8]
 800544a:	4413      	add	r3, r2
 800544c:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 8005450:	7dbb      	ldrb	r3, [r7, #22]
 8005452:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005456:	fb01 f303 	mul.w	r3, r1, r3
 800545a:	68b9      	ldr	r1, [r7, #8]
 800545c:	440b      	add	r3, r1
 800545e:	f002 0201 	and.w	r2, r2, #1
 8005462:	b2d2      	uxtb	r2, r2
 8005464:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    ic[curr_ic].statd.c_ov[12] = ((ic[curr_ic].stat.rx_data[3] & 0x02) >> 1);
 8005468:	7dbb      	ldrb	r3, [r7, #22]
 800546a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800546e:	fb02 f303 	mul.w	r3, r2, r3
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	4413      	add	r3, r2
 8005476:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 800547a:	105b      	asrs	r3, r3, #1
 800547c:	b2da      	uxtb	r2, r3
 800547e:	7dbb      	ldrb	r3, [r7, #22]
 8005480:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005484:	fb01 f303 	mul.w	r3, r1, r3
 8005488:	68b9      	ldr	r1, [r7, #8]
 800548a:	440b      	add	r3, r1
 800548c:	f002 0201 	and.w	r2, r2, #1
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
    ic[curr_ic].statd.c_uv[13] = ((ic[curr_ic].stat.rx_data[3] & 0x04) >> 2);
 8005496:	7dbb      	ldrb	r3, [r7, #22]
 8005498:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800549c:	fb02 f303 	mul.w	r3, r2, r3
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	4413      	add	r3, r2
 80054a4:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80054a8:	109b      	asrs	r3, r3, #2
 80054aa:	b2da      	uxtb	r2, r3
 80054ac:	7dbb      	ldrb	r3, [r7, #22]
 80054ae:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054b2:	fb01 f303 	mul.w	r3, r1, r3
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	440b      	add	r3, r1
 80054ba:	f002 0201 	and.w	r2, r2, #1
 80054be:	b2d2      	uxtb	r2, r2
 80054c0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    ic[curr_ic].statd.c_ov[13] = ((ic[curr_ic].stat.rx_data[3] & 0x08) >> 3);
 80054c4:	7dbb      	ldrb	r3, [r7, #22]
 80054c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054ca:	fb02 f303 	mul.w	r3, r2, r3
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	4413      	add	r3, r2
 80054d2:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80054d6:	10db      	asrs	r3, r3, #3
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	7dbb      	ldrb	r3, [r7, #22]
 80054dc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054e0:	fb01 f303 	mul.w	r3, r1, r3
 80054e4:	68b9      	ldr	r1, [r7, #8]
 80054e6:	440b      	add	r3, r1
 80054e8:	f002 0201 	and.w	r2, r2, #1
 80054ec:	b2d2      	uxtb	r2, r2
 80054ee:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    ic[curr_ic].statd.c_uv[14] = ((ic[curr_ic].stat.rx_data[3] & 0x10) >> 4);
 80054f2:	7dbb      	ldrb	r3, [r7, #22]
 80054f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054f8:	fb02 f303 	mul.w	r3, r2, r3
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	4413      	add	r3, r2
 8005500:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005504:	111b      	asrs	r3, r3, #4
 8005506:	b2da      	uxtb	r2, r3
 8005508:	7dbb      	ldrb	r3, [r7, #22]
 800550a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800550e:	fb01 f303 	mul.w	r3, r1, r3
 8005512:	68b9      	ldr	r1, [r7, #8]
 8005514:	440b      	add	r3, r1
 8005516:	f002 0201 	and.w	r2, r2, #1
 800551a:	b2d2      	uxtb	r2, r2
 800551c:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    ic[curr_ic].statd.c_ov[14] = ((ic[curr_ic].stat.rx_data[3] & 0x20) >> 5);
 8005520:	7dbb      	ldrb	r3, [r7, #22]
 8005522:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005526:	fb02 f303 	mul.w	r3, r2, r3
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	4413      	add	r3, r2
 800552e:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005532:	115b      	asrs	r3, r3, #5
 8005534:	b2da      	uxtb	r2, r3
 8005536:	7dbb      	ldrb	r3, [r7, #22]
 8005538:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800553c:	fb01 f303 	mul.w	r3, r1, r3
 8005540:	68b9      	ldr	r1, [r7, #8]
 8005542:	440b      	add	r3, r1
 8005544:	f002 0201 	and.w	r2, r2, #1
 8005548:	b2d2      	uxtb	r2, r2
 800554a:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    ic[curr_ic].statd.c_uv[15] = ((ic[curr_ic].stat.rx_data[3] & 0x40) >> 6);
 800554e:	7dbb      	ldrb	r3, [r7, #22]
 8005550:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005554:	fb02 f303 	mul.w	r3, r2, r3
 8005558:	68ba      	ldr	r2, [r7, #8]
 800555a:	4413      	add	r3, r2
 800555c:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005560:	119b      	asrs	r3, r3, #6
 8005562:	b2da      	uxtb	r2, r3
 8005564:	7dbb      	ldrb	r3, [r7, #22]
 8005566:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800556a:	fb01 f303 	mul.w	r3, r1, r3
 800556e:	68b9      	ldr	r1, [r7, #8]
 8005570:	440b      	add	r3, r1
 8005572:	f002 0201 	and.w	r2, r2, #1
 8005576:	b2d2      	uxtb	r2, r2
 8005578:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    ic[curr_ic].statd.c_ov[15] = ((ic[curr_ic].stat.rx_data[3] & 0x80) >> 7);
 800557c:	7dbb      	ldrb	r3, [r7, #22]
 800557e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005582:	fb02 f303 	mul.w	r3, r2, r3
 8005586:	68ba      	ldr	r2, [r7, #8]
 8005588:	4413      	add	r3, r2
 800558a:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 800558e:	7dbb      	ldrb	r3, [r7, #22]
 8005590:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005594:	fb01 f303 	mul.w	r3, r1, r3
 8005598:	68b9      	ldr	r1, [r7, #8]
 800559a:	440b      	add	r3, r1
 800559c:	09d2      	lsrs	r2, r2, #7
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    /* ct and cts */
    ic[curr_ic].statd.cts = (ic[curr_ic].stat.rx_data[4] & 0x03);
 80055a4:	7dbb      	ldrb	r3, [r7, #22]
 80055a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055aa:	fb02 f303 	mul.w	r3, r2, r3
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	4413      	add	r3, r2
 80055b2:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 80055b6:	7dbb      	ldrb	r3, [r7, #22]
 80055b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055bc:	fb02 f303 	mul.w	r3, r2, r3
 80055c0:	68ba      	ldr	r2, [r7, #8]
 80055c2:	441a      	add	r2, r3
 80055c4:	460b      	mov	r3, r1
 80055c6:	f003 0303 	and.w	r3, r3, #3
 80055ca:	b2d9      	uxtb	r1, r3
 80055cc:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 80055d0:	f361 1387 	bfi	r3, r1, #6, #2
 80055d4:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    ic[curr_ic].statd.ct = ((ic[curr_ic].stat.rx_data[4] & 0xFC) >> 2);
 80055d8:	7dbb      	ldrb	r3, [r7, #22]
 80055da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055de:	fb02 f303 	mul.w	r3, r2, r3
 80055e2:	68ba      	ldr	r2, [r7, #8]
 80055e4:	4413      	add	r3, r2
 80055e6:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80055ea:	089b      	lsrs	r3, r3, #2
 80055ec:	b2d9      	uxtb	r1, r3
 80055ee:	7dbb      	ldrb	r3, [r7, #22]
 80055f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055f4:	fb02 f303 	mul.w	r3, r2, r3
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	441a      	add	r2, r3
 80055fc:	460b      	mov	r3, r1
 80055fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005602:	b2d9      	uxtb	r1, r3
 8005604:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 8005608:	f361 0305 	bfi	r3, r1, #0, #6
 800560c:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    /* oc_cntr */
    ic[curr_ic].statd.oc_cntr = (ic[curr_ic].stat.rx_data[5] & 0xFF);
 8005610:	7dbb      	ldrb	r3, [r7, #22]
 8005612:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005616:	fb02 f303 	mul.w	r3, r2, r3
 800561a:	68ba      	ldr	r2, [r7, #8]
 800561c:	441a      	add	r2, r3
 800561e:	7dbb      	ldrb	r3, [r7, #22]
 8005620:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005624:	fb01 f303 	mul.w	r3, r1, r3
 8005628:	68b9      	ldr	r1, [r7, #8]
 800562a:	440b      	add	r3, r1
 800562c:	f892 2154 	ldrb.w	r2, [r2, #340]	@ 0x154
 8005630:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005634:	7dbb      	ldrb	r3, [r7, #22]
 8005636:	3301      	adds	r3, #1
 8005638:	75bb      	strb	r3, [r7, #22]
 800563a:	7dba      	ldrb	r2, [r7, #22]
 800563c:	7bfb      	ldrb	r3, [r7, #15]
 800563e:	429a      	cmp	r2, r3
 8005640:	f4ff accf 	bcc.w	8004fe2 <adBms6830ParseStatusD+0x18>
  }
}
 8005644:	bf00      	nop
 8005646:	bf00      	nop
 8005648:	3718      	adds	r7, #24
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <adBms6830ParseStatusE>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusE(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b086      	sub	sp, #24
 8005652:	af00      	add	r7, sp, #0
 8005654:	4603      	mov	r3, r0
 8005656:	60b9      	str	r1, [r7, #8]
 8005658:	607a      	str	r2, [r7, #4]
 800565a:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800565c:	2300      	movs	r3, #0
 800565e:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005660:	2300      	movs	r3, #0
 8005662:	75bb      	strb	r3, [r7, #22]
 8005664:	e05e      	b.n	8005724 <adBms6830ParseStatusE+0xd6>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005666:	7dbb      	ldrb	r3, [r7, #22]
 8005668:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800566c:	fb02 f303 	mul.w	r3, r2, r3
 8005670:	68ba      	ldr	r2, [r7, #8]
 8005672:	4413      	add	r3, r2
 8005674:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8005678:	7dfb      	ldrb	r3, [r7, #23]
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	4413      	add	r3, r2
 800567e:	2208      	movs	r2, #8
 8005680:	4619      	mov	r1, r3
 8005682:	f00b f971 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005686:	7dbb      	ldrb	r3, [r7, #22]
 8005688:	3301      	adds	r3, #1
 800568a:	b2db      	uxtb	r3, r3
 800568c:	00db      	lsls	r3, r3, #3
 800568e:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].state.gpi   = ((ic[curr_ic].stat.rx_data[4] + ((ic[curr_ic].stat.rx_data[5] & 0x03) << 8)));
 8005690:	7dbb      	ldrb	r3, [r7, #22]
 8005692:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005696:	fb02 f303 	mul.w	r3, r2, r3
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	4413      	add	r3, r2
 800569e:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80056a2:	4619      	mov	r1, r3
 80056a4:	7dbb      	ldrb	r3, [r7, #22]
 80056a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056aa:	fb02 f303 	mul.w	r3, r2, r3
 80056ae:	68ba      	ldr	r2, [r7, #8]
 80056b0:	4413      	add	r3, r2
 80056b2:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80056b6:	021b      	lsls	r3, r3, #8
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056be:	b29b      	uxth	r3, r3
 80056c0:	440b      	add	r3, r1
 80056c2:	b299      	uxth	r1, r3
 80056c4:	7dbb      	ldrb	r3, [r7, #22]
 80056c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056ca:	fb02 f303 	mul.w	r3, r2, r3
 80056ce:	68ba      	ldr	r2, [r7, #8]
 80056d0:	441a      	add	r2, r3
 80056d2:	460b      	mov	r3, r1
 80056d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056d8:	b299      	uxth	r1, r3
 80056da:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	@ 0xfe
 80056de:	f361 0309 	bfi	r3, r1, #0, #10
 80056e2:	f8a2 30fe 	strh.w	r3, [r2, #254]	@ 0xfe
    ic[curr_ic].state.rev = ((ic[curr_ic].stat.rx_data[5] & 0xF0) >> 4);
 80056e6:	7dbb      	ldrb	r3, [r7, #22]
 80056e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056ec:	fb02 f303 	mul.w	r3, r2, r3
 80056f0:	68ba      	ldr	r2, [r7, #8]
 80056f2:	4413      	add	r3, r2
 80056f4:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80056f8:	091b      	lsrs	r3, r3, #4
 80056fa:	b2d9      	uxtb	r1, r3
 80056fc:	7dbb      	ldrb	r3, [r7, #22]
 80056fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005702:	fb02 f303 	mul.w	r3, r2, r3
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	441a      	add	r2, r3
 800570a:	460b      	mov	r3, r1
 800570c:	f003 030f 	and.w	r3, r3, #15
 8005710:	b2d9      	uxtb	r1, r3
 8005712:	f892 30ff 	ldrb.w	r3, [r2, #255]	@ 0xff
 8005716:	f361 0385 	bfi	r3, r1, #2, #4
 800571a:	f882 30ff 	strb.w	r3, [r2, #255]	@ 0xff
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800571e:	7dbb      	ldrb	r3, [r7, #22]
 8005720:	3301      	adds	r3, #1
 8005722:	75bb      	strb	r3, [r7, #22]
 8005724:	7dba      	ldrb	r2, [r7, #22]
 8005726:	7bfb      	ldrb	r3, [r7, #15]
 8005728:	429a      	cmp	r2, r3
 800572a:	d39c      	bcc.n	8005666 <adBms6830ParseStatusE+0x18>
  }
}
 800572c:	bf00      	nop
 800572e:	bf00      	nop
 8005730:	3718      	adds	r7, #24
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
	...

08005738 <adBms6830ParseStatus>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatus(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af00      	add	r7, sp, #0
 800573e:	60b9      	str	r1, [r7, #8]
 8005740:	607b      	str	r3, [r7, #4]
 8005742:	4603      	mov	r3, r0
 8005744:	73fb      	strb	r3, [r7, #15]
 8005746:	4613      	mov	r3, r2
 8005748:	73bb      	strb	r3, [r7, #14]
  uint8_t statc[RX_DATA], state[RX_DATA];
  switch (grp)
 800574a:	7bbb      	ldrb	r3, [r7, #14]
 800574c:	2b05      	cmp	r3, #5
 800574e:	d868      	bhi.n	8005822 <adBms6830ParseStatus+0xea>
 8005750:	a201      	add	r2, pc, #4	@ (adr r2, 8005758 <adBms6830ParseStatus+0x20>)
 8005752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005756:	bf00      	nop
 8005758:	080057b7 	.word	0x080057b7
 800575c:	08005771 	.word	0x08005771
 8005760:	0800577f 	.word	0x0800577f
 8005764:	0800578d 	.word	0x0800578d
 8005768:	0800579b 	.word	0x0800579b
 800576c:	080057a9 	.word	0x080057a9
  {
    case A: /* Status Register group A */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 8005770:	7bfb      	ldrb	r3, [r7, #15]
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	68b9      	ldr	r1, [r7, #8]
 8005776:	4618      	mov	r0, r3
 8005778:	f7ff f908 	bl	800498c <adBms6830ParseStatusA>
      break;
 800577c:	e052      	b.n	8005824 <adBms6830ParseStatus+0xec>

    case B: /* Status Register group B */
      adBms6830ParseStatusB(tIC, &ic[0], &data[0]);
 800577e:	7bfb      	ldrb	r3, [r7, #15]
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	68b9      	ldr	r1, [r7, #8]
 8005784:	4618      	mov	r0, r3
 8005786:	f7ff f995 	bl	8004ab4 <adBms6830ParseStatusB>
      break;
 800578a:	e04b      	b.n	8005824 <adBms6830ParseStatus+0xec>

    case C: /* Status Register group C */
      adBms6830ParseStatusC(tIC, &ic[0], &data[0]);
 800578c:	7bfb      	ldrb	r3, [r7, #15]
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	68b9      	ldr	r1, [r7, #8]
 8005792:	4618      	mov	r0, r3
 8005794:	f7ff fa1b 	bl	8004bce <adBms6830ParseStatusC>
      break;
 8005798:	e044      	b.n	8005824 <adBms6830ParseStatus+0xec>

    case D: /* Status Register group D */
      adBms6830ParseStatusD(tIC, &ic[0], &data[0]);
 800579a:	7bfb      	ldrb	r3, [r7, #15]
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	68b9      	ldr	r1, [r7, #8]
 80057a0:	4618      	mov	r0, r3
 80057a2:	f7ff fc12 	bl	8004fca <adBms6830ParseStatusD>
      break;
 80057a6:	e03d      	b.n	8005824 <adBms6830ParseStatus+0xec>

    case E: /* Status Register group E */
      adBms6830ParseStatusE(tIC, &ic[0], &data[0]);
 80057a8:	7bfb      	ldrb	r3, [r7, #15]
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	68b9      	ldr	r1, [r7, #8]
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7ff ff4d 	bl	800564e <adBms6830ParseStatusE>
      break;
 80057b4:	e036      	b.n	8005824 <adBms6830ParseStatus+0xec>

    case ALL_GRP: /* Status Register group ALL */
      /* Status A base address data[0] index */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 80057b6:	7bfb      	ldrb	r3, [r7, #15]
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	68b9      	ldr	r1, [r7, #8]
 80057bc:	4618      	mov	r0, r3
 80057be:	f7ff f8e5 	bl	800498c <adBms6830ParseStatusA>
      /* Status B base address data[6] index */
      adBms6830ParseStatusB(tIC, &ic[0], &data[6]);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	1d9a      	adds	r2, r3, #6
 80057c6:	7bfb      	ldrb	r3, [r7, #15]
 80057c8:	68b9      	ldr	r1, [r7, #8]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff f972 	bl	8004ab4 <adBms6830ParseStatusB>
      /* Status C base address data[12] index */
      statc[0] = data[12];
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	7b1b      	ldrb	r3, [r3, #12]
 80057d4:	763b      	strb	r3, [r7, #24]
      statc[1] = data[13];
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	7b5b      	ldrb	r3, [r3, #13]
 80057da:	767b      	strb	r3, [r7, #25]
      statc[4] = data[14];
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	7b9b      	ldrb	r3, [r3, #14]
 80057e0:	773b      	strb	r3, [r7, #28]
      statc[5] = data[15];
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	7bdb      	ldrb	r3, [r3, #15]
 80057e6:	777b      	strb	r3, [r7, #29]
      adBms6830ParseStatusC(tIC, &ic[0], &statc[0]);
 80057e8:	f107 0218 	add.w	r2, r7, #24
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
 80057ee:	68b9      	ldr	r1, [r7, #8]
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7ff f9ec 	bl	8004bce <adBms6830ParseStatusC>
      /* Status D base address data[16] index */
      adBms6830ParseStatusD(tIC, &ic[0], &data[16]);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f103 0210 	add.w	r2, r3, #16
 80057fc:	7bfb      	ldrb	r3, [r7, #15]
 80057fe:	68b9      	ldr	r1, [r7, #8]
 8005800:	4618      	mov	r0, r3
 8005802:	f7ff fbe2 	bl	8004fca <adBms6830ParseStatusD>
      /* Status E base address data[22] index */
      state[4] = data[22];
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	7d9b      	ldrb	r3, [r3, #22]
 800580a:	753b      	strb	r3, [r7, #20]
      state[5] = data[23];
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	7ddb      	ldrb	r3, [r3, #23]
 8005810:	757b      	strb	r3, [r7, #21]
      adBms6830ParseStatusE(tIC, &ic[0], &state[0]);
 8005812:	f107 0210 	add.w	r2, r7, #16
 8005816:	7bfb      	ldrb	r3, [r7, #15]
 8005818:	68b9      	ldr	r1, [r7, #8]
 800581a:	4618      	mov	r0, r3
 800581c:	f7ff ff17 	bl	800564e <adBms6830ParseStatusE>
     break;
 8005820:	e000      	b.n	8005824 <adBms6830ParseStatus+0xec>

    default:
      break;
 8005822:	bf00      	nop
  }
}
 8005824:	bf00      	nop
 8005826:	3720      	adds	r7, #32
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <adBms6830ParseComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseComm(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	4603      	mov	r3, r0
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
 8005838:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800583a:	2300      	movs	r3, #0
 800583c:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800583e:	2300      	movs	r3, #0
 8005840:	75bb      	strb	r3, [r7, #22]
 8005842:	e0c8      	b.n	80059d6 <adBms6830ParseComm+0x1aa>
  {
    memcpy(&ic[curr_ic].com.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005844:	7dbb      	ldrb	r3, [r7, #22]
 8005846:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800584a:	fb02 f303 	mul.w	r3, r2, r3
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	4413      	add	r3, r2
 8005852:	f203 105d 	addw	r0, r3, #349	@ 0x15d
 8005856:	7dfb      	ldrb	r3, [r7, #23]
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	4413      	add	r3, r2
 800585c:	2208      	movs	r2, #8
 800585e:	4619      	mov	r1, r3
 8005860:	f00b f882 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005864:	7dbb      	ldrb	r3, [r7, #22]
 8005866:	3301      	adds	r3, #1
 8005868:	b2db      	uxtb	r3, r3
 800586a:	00db      	lsls	r3, r3, #3
 800586c:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].comm.icomm[0] = ((ic[curr_ic].com.rx_data[0] & 0xF0) >> 4);
 800586e:	7dbb      	ldrb	r3, [r7, #22]
 8005870:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005874:	fb02 f303 	mul.w	r3, r2, r3
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	4413      	add	r3, r2
 800587c:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 8005880:	7dbb      	ldrb	r3, [r7, #22]
 8005882:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005886:	fb01 f303 	mul.w	r3, r1, r3
 800588a:	68b9      	ldr	r1, [r7, #8]
 800588c:	440b      	add	r3, r1
 800588e:	0912      	lsrs	r2, r2, #4
 8005890:	b2d2      	uxtb	r2, r2
 8005892:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[curr_ic].comm.fcomm[0] = (ic[curr_ic].com.rx_data[0] & 0x0F);
 8005896:	7dbb      	ldrb	r3, [r7, #22]
 8005898:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800589c:	fb02 f303 	mul.w	r3, r2, r3
 80058a0:	68ba      	ldr	r2, [r7, #8]
 80058a2:	4413      	add	r3, r2
 80058a4:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 80058a8:	7dbb      	ldrb	r3, [r7, #22]
 80058aa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80058ae:	fb01 f303 	mul.w	r3, r1, r3
 80058b2:	68b9      	ldr	r1, [r7, #8]
 80058b4:	440b      	add	r3, r1
 80058b6:	f002 020f 	and.w	r2, r2, #15
 80058ba:	b2d2      	uxtb	r2, r2
 80058bc:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    ic[curr_ic].comm.data[0] = (ic[curr_ic].com.rx_data[1]);
 80058c0:	7dbb      	ldrb	r3, [r7, #22]
 80058c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058c6:	fb02 f303 	mul.w	r3, r2, r3
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	441a      	add	r2, r3
 80058ce:	7dbb      	ldrb	r3, [r7, #22]
 80058d0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80058d4:	fb01 f303 	mul.w	r3, r1, r3
 80058d8:	68b9      	ldr	r1, [r7, #8]
 80058da:	440b      	add	r3, r1
 80058dc:	f892 215e 	ldrb.w	r2, [r2, #350]	@ 0x15e
 80058e0:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    ic[curr_ic].comm.icomm[1] = ((ic[curr_ic].com.rx_data[2] & 0xF0) >> 4);
 80058e4:	7dbb      	ldrb	r3, [r7, #22]
 80058e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058ea:	fb02 f303 	mul.w	r3, r2, r3
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	4413      	add	r3, r2
 80058f2:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 80058f6:	7dbb      	ldrb	r3, [r7, #22]
 80058f8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80058fc:	fb01 f303 	mul.w	r3, r1, r3
 8005900:	68b9      	ldr	r1, [r7, #8]
 8005902:	440b      	add	r3, r1
 8005904:	0912      	lsrs	r2, r2, #4
 8005906:	b2d2      	uxtb	r2, r2
 8005908:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    ic[curr_ic].comm.data[1] = (ic[curr_ic].com.rx_data[3]);
 800590c:	7dbb      	ldrb	r3, [r7, #22]
 800590e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005912:	fb02 f303 	mul.w	r3, r2, r3
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	441a      	add	r2, r3
 800591a:	7dbb      	ldrb	r3, [r7, #22]
 800591c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005920:	fb01 f303 	mul.w	r3, r1, r3
 8005924:	68b9      	ldr	r1, [r7, #8]
 8005926:	440b      	add	r3, r1
 8005928:	f892 2160 	ldrb.w	r2, [r2, #352]	@ 0x160
 800592c:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    ic[curr_ic].comm.fcomm[1] = (ic[curr_ic].com.rx_data[2] & 0x0F);
 8005930:	7dbb      	ldrb	r3, [r7, #22]
 8005932:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005936:	fb02 f303 	mul.w	r3, r2, r3
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	4413      	add	r3, r2
 800593e:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 8005942:	7dbb      	ldrb	r3, [r7, #22]
 8005944:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005948:	fb01 f303 	mul.w	r3, r1, r3
 800594c:	68b9      	ldr	r1, [r7, #8]
 800594e:	440b      	add	r3, r1
 8005950:	f002 020f 	and.w	r2, r2, #15
 8005954:	b2d2      	uxtb	r2, r2
 8005956:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    ic[curr_ic].comm.icomm[2] = ((ic[curr_ic].com.rx_data[4] & 0xF0) >> 4);
 800595a:	7dbb      	ldrb	r3, [r7, #22]
 800595c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005960:	fb02 f303 	mul.w	r3, r2, r3
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	4413      	add	r3, r2
 8005968:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 800596c:	7dbb      	ldrb	r3, [r7, #22]
 800596e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005972:	fb01 f303 	mul.w	r3, r1, r3
 8005976:	68b9      	ldr	r1, [r7, #8]
 8005978:	440b      	add	r3, r1
 800597a:	0912      	lsrs	r2, r2, #4
 800597c:	b2d2      	uxtb	r2, r2
 800597e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    ic[curr_ic].comm.data[2] = (ic[curr_ic].com.rx_data[5]);
 8005982:	7dbb      	ldrb	r3, [r7, #22]
 8005984:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005988:	fb02 f303 	mul.w	r3, r2, r3
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	441a      	add	r2, r3
 8005990:	7dbb      	ldrb	r3, [r7, #22]
 8005992:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005996:	fb01 f303 	mul.w	r3, r1, r3
 800599a:	68b9      	ldr	r1, [r7, #8]
 800599c:	440b      	add	r3, r1
 800599e:	f892 2162 	ldrb.w	r2, [r2, #354]	@ 0x162
 80059a2:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    ic[curr_ic].comm.fcomm[2] = (ic[curr_ic].com.rx_data[4] & 0x0F);
 80059a6:	7dbb      	ldrb	r3, [r7, #22]
 80059a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059ac:	fb02 f303 	mul.w	r3, r2, r3
 80059b0:	68ba      	ldr	r2, [r7, #8]
 80059b2:	4413      	add	r3, r2
 80059b4:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 80059b8:	7dbb      	ldrb	r3, [r7, #22]
 80059ba:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80059be:	fb01 f303 	mul.w	r3, r1, r3
 80059c2:	68b9      	ldr	r1, [r7, #8]
 80059c4:	440b      	add	r3, r1
 80059c6:	f002 020f 	and.w	r2, r2, #15
 80059ca:	b2d2      	uxtb	r2, r2
 80059cc:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80059d0:	7dbb      	ldrb	r3, [r7, #22]
 80059d2:	3301      	adds	r3, #1
 80059d4:	75bb      	strb	r3, [r7, #22]
 80059d6:	7dba      	ldrb	r2, [r7, #22]
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
 80059da:	429a      	cmp	r2, r3
 80059dc:	f4ff af32 	bcc.w	8005844 <adBms6830ParseComm+0x18>
  }
}
 80059e0:	bf00      	nop
 80059e2:	bf00      	nop
 80059e4:	3718      	adds	r7, #24
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}

080059ea <adBms6830ParseSID>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseSID(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b086      	sub	sp, #24
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	4603      	mov	r3, r0
 80059f2:	60b9      	str	r1, [r7, #8]
 80059f4:	607a      	str	r2, [r7, #4]
 80059f6:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80059f8:	2300      	movs	r3, #0
 80059fa:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80059fc:	2300      	movs	r3, #0
 80059fe:	75bb      	strb	r3, [r7, #22]
 8005a00:	e083      	b.n	8005b0a <adBms6830ParseSID+0x120>
  {
    memcpy(&ic[curr_ic].rsid.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005a02:	7dbb      	ldrb	r3, [r7, #22]
 8005a04:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a08:	fb02 f303 	mul.w	r3, r2, r3
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	4413      	add	r3, r2
 8005a10:	f203 1087 	addw	r0, r3, #391	@ 0x187
 8005a14:	7dfb      	ldrb	r3, [r7, #23]
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	4413      	add	r3, r2
 8005a1a:	2208      	movs	r2, #8
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	f00a ffa3 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005a22:	7dbb      	ldrb	r3, [r7, #22]
 8005a24:	3301      	adds	r3, #1
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	00db      	lsls	r3, r3, #3
 8005a2a:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].sid.sid[0] = ic[curr_ic].rsid.rx_data[0];
 8005a2c:	7dbb      	ldrb	r3, [r7, #22]
 8005a2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a32:	fb02 f303 	mul.w	r3, r2, r3
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	441a      	add	r2, r3
 8005a3a:	7dbb      	ldrb	r3, [r7, #22]
 8005a3c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a40:	fb01 f303 	mul.w	r3, r1, r3
 8005a44:	68b9      	ldr	r1, [r7, #8]
 8005a46:	440b      	add	r3, r1
 8005a48:	f892 2187 	ldrb.w	r2, [r2, #391]	@ 0x187
 8005a4c:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    ic[curr_ic].sid.sid[1] = ic[curr_ic].rsid.rx_data[1];
 8005a50:	7dbb      	ldrb	r3, [r7, #22]
 8005a52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a56:	fb02 f303 	mul.w	r3, r2, r3
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	441a      	add	r2, r3
 8005a5e:	7dbb      	ldrb	r3, [r7, #22]
 8005a60:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a64:	fb01 f303 	mul.w	r3, r1, r3
 8005a68:	68b9      	ldr	r1, [r7, #8]
 8005a6a:	440b      	add	r3, r1
 8005a6c:	f892 2188 	ldrb.w	r2, [r2, #392]	@ 0x188
 8005a70:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    ic[curr_ic].sid.sid[2] = ic[curr_ic].rsid.rx_data[2];
 8005a74:	7dbb      	ldrb	r3, [r7, #22]
 8005a76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a7a:	fb02 f303 	mul.w	r3, r2, r3
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	441a      	add	r2, r3
 8005a82:	7dbb      	ldrb	r3, [r7, #22]
 8005a84:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a88:	fb01 f303 	mul.w	r3, r1, r3
 8005a8c:	68b9      	ldr	r1, [r7, #8]
 8005a8e:	440b      	add	r3, r1
 8005a90:	f892 2189 	ldrb.w	r2, [r2, #393]	@ 0x189
 8005a94:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    ic[curr_ic].sid.sid[3] = ic[curr_ic].rsid.rx_data[3];
 8005a98:	7dbb      	ldrb	r3, [r7, #22]
 8005a9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a9e:	fb02 f303 	mul.w	r3, r2, r3
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	441a      	add	r2, r3
 8005aa6:	7dbb      	ldrb	r3, [r7, #22]
 8005aa8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005aac:	fb01 f303 	mul.w	r3, r1, r3
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	440b      	add	r3, r1
 8005ab4:	f892 218a 	ldrb.w	r2, [r2, #394]	@ 0x18a
 8005ab8:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    ic[curr_ic].sid.sid[4] = ic[curr_ic].rsid.rx_data[4];
 8005abc:	7dbb      	ldrb	r3, [r7, #22]
 8005abe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ac2:	fb02 f303 	mul.w	r3, r2, r3
 8005ac6:	68ba      	ldr	r2, [r7, #8]
 8005ac8:	441a      	add	r2, r3
 8005aca:	7dbb      	ldrb	r3, [r7, #22]
 8005acc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ad0:	fb01 f303 	mul.w	r3, r1, r3
 8005ad4:	68b9      	ldr	r1, [r7, #8]
 8005ad6:	440b      	add	r3, r1
 8005ad8:	f892 218b 	ldrb.w	r2, [r2, #395]	@ 0x18b
 8005adc:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    ic[curr_ic].sid.sid[5] = ic[curr_ic].rsid.rx_data[5];
 8005ae0:	7dbb      	ldrb	r3, [r7, #22]
 8005ae2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ae6:	fb02 f303 	mul.w	r3, r2, r3
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	441a      	add	r2, r3
 8005aee:	7dbb      	ldrb	r3, [r7, #22]
 8005af0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005af4:	fb01 f303 	mul.w	r3, r1, r3
 8005af8:	68b9      	ldr	r1, [r7, #8]
 8005afa:	440b      	add	r3, r1
 8005afc:	f892 218c 	ldrb.w	r2, [r2, #396]	@ 0x18c
 8005b00:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005b04:	7dbb      	ldrb	r3, [r7, #22]
 8005b06:	3301      	adds	r3, #1
 8005b08:	75bb      	strb	r3, [r7, #22]
 8005b0a:	7dba      	ldrb	r2, [r7, #22]
 8005b0c:	7bfb      	ldrb	r3, [r7, #15]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	f4ff af77 	bcc.w	8005a02 <adBms6830ParseSID+0x18>
  }
}
 8005b14:	bf00      	nop
 8005b16:	bf00      	nop
 8005b18:	3718      	adds	r7, #24
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}

08005b1e <adBms6830ParsePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwma(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005b1e:	b580      	push	{r7, lr}
 8005b20:	b086      	sub	sp, #24
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	4603      	mov	r3, r0
 8005b26:	60b9      	str	r1, [r7, #8]
 8005b28:	607a      	str	r2, [r7, #4]
 8005b2a:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005b30:	2300      	movs	r3, #0
 8005b32:	75bb      	strb	r3, [r7, #22]
 8005b34:	e10d      	b.n	8005d52 <adBms6830ParsePwma+0x234>
  {
    memcpy(&ic[curr_ic].pwma.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005b36:	7dbb      	ldrb	r3, [r7, #22]
 8005b38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b3c:	fb02 f303 	mul.w	r3, r2, r3
 8005b40:	68ba      	ldr	r2, [r7, #8]
 8005b42:	4413      	add	r3, r2
 8005b44:	f203 106b 	addw	r0, r3, #363	@ 0x16b
 8005b48:	7dfb      	ldrb	r3, [r7, #23]
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	2208      	movs	r2, #8
 8005b50:	4619      	mov	r1, r3
 8005b52:	f00a ff09 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005b56:	7dbb      	ldrb	r3, [r7, #22]
 8005b58:	3301      	adds	r3, #1
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	00db      	lsls	r3, r3, #3
 8005b5e:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmA.pwma[0] = (ic[curr_ic].pwma.rx_data[0] & 0x0F);
 8005b60:	7dbb      	ldrb	r3, [r7, #22]
 8005b62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b66:	fb02 f303 	mul.w	r3, r2, r3
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	4413      	add	r3, r2
 8005b6e:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005b72:	7dbb      	ldrb	r3, [r7, #22]
 8005b74:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b78:	fb01 f303 	mul.w	r3, r1, r3
 8005b7c:	68b9      	ldr	r1, [r7, #8]
 8005b7e:	440b      	add	r3, r1
 8005b80:	f002 020f 	and.w	r2, r2, #15
 8005b84:	b2d2      	uxtb	r2, r2
 8005b86:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    ic[curr_ic].PwmA.pwma[1] = ((ic[curr_ic].pwma.rx_data[0] & 0xF0) >> 4);
 8005b8a:	7dbb      	ldrb	r3, [r7, #22]
 8005b8c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b90:	fb02 f303 	mul.w	r3, r2, r3
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	4413      	add	r3, r2
 8005b98:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005b9c:	7dbb      	ldrb	r3, [r7, #22]
 8005b9e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ba2:	fb01 f303 	mul.w	r3, r1, r3
 8005ba6:	68b9      	ldr	r1, [r7, #8]
 8005ba8:	440b      	add	r3, r1
 8005baa:	0912      	lsrs	r2, r2, #4
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    ic[curr_ic].PwmA.pwma[2] = (ic[curr_ic].pwma.rx_data[1] & 0x0F);
 8005bb2:	7dbb      	ldrb	r3, [r7, #22]
 8005bb4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005bb8:	fb02 f303 	mul.w	r3, r2, r3
 8005bbc:	68ba      	ldr	r2, [r7, #8]
 8005bbe:	4413      	add	r3, r2
 8005bc0:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005bc4:	7dbb      	ldrb	r3, [r7, #22]
 8005bc6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005bca:	fb01 f303 	mul.w	r3, r1, r3
 8005bce:	68b9      	ldr	r1, [r7, #8]
 8005bd0:	440b      	add	r3, r1
 8005bd2:	f002 020f 	and.w	r2, r2, #15
 8005bd6:	b2d2      	uxtb	r2, r2
 8005bd8:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    ic[curr_ic].PwmA.pwma[3] = ((ic[curr_ic].pwma.rx_data[1] & 0xF0) >> 4);
 8005bdc:	7dbb      	ldrb	r3, [r7, #22]
 8005bde:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005be2:	fb02 f303 	mul.w	r3, r2, r3
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	4413      	add	r3, r2
 8005bea:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005bee:	7dbb      	ldrb	r3, [r7, #22]
 8005bf0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005bf4:	fb01 f303 	mul.w	r3, r1, r3
 8005bf8:	68b9      	ldr	r1, [r7, #8]
 8005bfa:	440b      	add	r3, r1
 8005bfc:	0912      	lsrs	r2, r2, #4
 8005bfe:	b2d2      	uxtb	r2, r2
 8005c00:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    ic[curr_ic].PwmA.pwma[4] = (ic[curr_ic].pwma.rx_data[2] & 0x0F);
 8005c04:	7dbb      	ldrb	r3, [r7, #22]
 8005c06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c0a:	fb02 f303 	mul.w	r3, r2, r3
 8005c0e:	68ba      	ldr	r2, [r7, #8]
 8005c10:	4413      	add	r3, r2
 8005c12:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005c16:	7dbb      	ldrb	r3, [r7, #22]
 8005c18:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c1c:	fb01 f303 	mul.w	r3, r1, r3
 8005c20:	68b9      	ldr	r1, [r7, #8]
 8005c22:	440b      	add	r3, r1
 8005c24:	f002 020f 	and.w	r2, r2, #15
 8005c28:	b2d2      	uxtb	r2, r2
 8005c2a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
    ic[curr_ic].PwmA.pwma[5] = ((ic[curr_ic].pwma.rx_data[2] & 0xF0) >> 4);
 8005c2e:	7dbb      	ldrb	r3, [r7, #22]
 8005c30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c34:	fb02 f303 	mul.w	r3, r2, r3
 8005c38:	68ba      	ldr	r2, [r7, #8]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005c40:	7dbb      	ldrb	r3, [r7, #22]
 8005c42:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c46:	fb01 f303 	mul.w	r3, r1, r3
 8005c4a:	68b9      	ldr	r1, [r7, #8]
 8005c4c:	440b      	add	r3, r1
 8005c4e:	0912      	lsrs	r2, r2, #4
 8005c50:	b2d2      	uxtb	r2, r2
 8005c52:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    ic[curr_ic].PwmA.pwma[6] = (ic[curr_ic].pwma.rx_data[3] & 0x0F);
 8005c56:	7dbb      	ldrb	r3, [r7, #22]
 8005c58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c5c:	fb02 f303 	mul.w	r3, r2, r3
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	4413      	add	r3, r2
 8005c64:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005c68:	7dbb      	ldrb	r3, [r7, #22]
 8005c6a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c6e:	fb01 f303 	mul.w	r3, r1, r3
 8005c72:	68b9      	ldr	r1, [r7, #8]
 8005c74:	440b      	add	r3, r1
 8005c76:	f002 020f 	and.w	r2, r2, #15
 8005c7a:	b2d2      	uxtb	r2, r2
 8005c7c:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
    ic[curr_ic].PwmA.pwma[7] = ((ic[curr_ic].pwma.rx_data[3] & 0xF0) >> 4);
 8005c80:	7dbb      	ldrb	r3, [r7, #22]
 8005c82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c86:	fb02 f303 	mul.w	r3, r2, r3
 8005c8a:	68ba      	ldr	r2, [r7, #8]
 8005c8c:	4413      	add	r3, r2
 8005c8e:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005c92:	7dbb      	ldrb	r3, [r7, #22]
 8005c94:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c98:	fb01 f303 	mul.w	r3, r1, r3
 8005c9c:	68b9      	ldr	r1, [r7, #8]
 8005c9e:	440b      	add	r3, r1
 8005ca0:	0912      	lsrs	r2, r2, #4
 8005ca2:	b2d2      	uxtb	r2, r2
 8005ca4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    ic[curr_ic].PwmA.pwma[8] = (ic[curr_ic].pwma.rx_data[4] & 0x0F);
 8005ca8:	7dbb      	ldrb	r3, [r7, #22]
 8005caa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005cae:	fb02 f303 	mul.w	r3, r2, r3
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005cba:	7dbb      	ldrb	r3, [r7, #22]
 8005cbc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005cc0:	fb01 f303 	mul.w	r3, r1, r3
 8005cc4:	68b9      	ldr	r1, [r7, #8]
 8005cc6:	440b      	add	r3, r1
 8005cc8:	f002 020f 	and.w	r2, r2, #15
 8005ccc:	b2d2      	uxtb	r2, r2
 8005cce:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
    ic[curr_ic].PwmA.pwma[9] = ((ic[curr_ic].pwma.rx_data[4] & 0xF0) >> 4);
 8005cd2:	7dbb      	ldrb	r3, [r7, #22]
 8005cd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005cd8:	fb02 f303 	mul.w	r3, r2, r3
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005ce4:	7dbb      	ldrb	r3, [r7, #22]
 8005ce6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005cea:	fb01 f303 	mul.w	r3, r1, r3
 8005cee:	68b9      	ldr	r1, [r7, #8]
 8005cf0:	440b      	add	r3, r1
 8005cf2:	0912      	lsrs	r2, r2, #4
 8005cf4:	b2d2      	uxtb	r2, r2
 8005cf6:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    ic[curr_ic].PwmA.pwma[10] = (ic[curr_ic].pwma.rx_data[5] & 0x0F);
 8005cfa:	7dbb      	ldrb	r3, [r7, #22]
 8005cfc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d00:	fb02 f303 	mul.w	r3, r2, r3
 8005d04:	68ba      	ldr	r2, [r7, #8]
 8005d06:	4413      	add	r3, r2
 8005d08:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005d0c:	7dbb      	ldrb	r3, [r7, #22]
 8005d0e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d12:	fb01 f303 	mul.w	r3, r1, r3
 8005d16:	68b9      	ldr	r1, [r7, #8]
 8005d18:	440b      	add	r3, r1
 8005d1a:	f002 020f 	and.w	r2, r2, #15
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    ic[curr_ic].PwmA.pwma[11] = ((ic[curr_ic].pwma.rx_data[5] & 0xF0) >> 4);
 8005d24:	7dbb      	ldrb	r3, [r7, #22]
 8005d26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d2a:	fb02 f303 	mul.w	r3, r2, r3
 8005d2e:	68ba      	ldr	r2, [r7, #8]
 8005d30:	4413      	add	r3, r2
 8005d32:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005d36:	7dbb      	ldrb	r3, [r7, #22]
 8005d38:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d3c:	fb01 f303 	mul.w	r3, r1, r3
 8005d40:	68b9      	ldr	r1, [r7, #8]
 8005d42:	440b      	add	r3, r1
 8005d44:	0912      	lsrs	r2, r2, #4
 8005d46:	b2d2      	uxtb	r2, r2
 8005d48:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005d4c:	7dbb      	ldrb	r3, [r7, #22]
 8005d4e:	3301      	adds	r3, #1
 8005d50:	75bb      	strb	r3, [r7, #22]
 8005d52:	7dba      	ldrb	r2, [r7, #22]
 8005d54:	7bfb      	ldrb	r3, [r7, #15]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	f4ff aeed 	bcc.w	8005b36 <adBms6830ParsePwma+0x18>
  }
}
 8005d5c:	bf00      	nop
 8005d5e:	bf00      	nop
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <adBms6830ParsePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwmb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b086      	sub	sp, #24
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	60b9      	str	r1, [r7, #8]
 8005d70:	607a      	str	r2, [r7, #4]
 8005d72:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005d74:	2300      	movs	r3, #0
 8005d76:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005d78:	2300      	movs	r3, #0
 8005d7a:	75bb      	strb	r3, [r7, #22]
 8005d7c:	e069      	b.n	8005e52 <adBms6830ParsePwmb+0xec>
  {
    memcpy(&ic[curr_ic].pwmb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005d7e:	7dbb      	ldrb	r3, [r7, #22]
 8005d80:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d84:	fb02 f303 	mul.w	r3, r2, r3
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f203 1079 	addw	r0, r3, #377	@ 0x179
 8005d90:	7dfb      	ldrb	r3, [r7, #23]
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	4413      	add	r3, r2
 8005d96:	2208      	movs	r2, #8
 8005d98:	4619      	mov	r1, r3
 8005d9a:	f00a fde5 	bl	8010968 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005d9e:	7dbb      	ldrb	r3, [r7, #22]
 8005da0:	3301      	adds	r3, #1
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	00db      	lsls	r3, r3, #3
 8005da6:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmB.pwmb[0] = (ic[curr_ic].pwmb.rx_data[0] & 0x0F);
 8005da8:	7dbb      	ldrb	r3, [r7, #22]
 8005daa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005dae:	fb02 f303 	mul.w	r3, r2, r3
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	4413      	add	r3, r2
 8005db6:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005dba:	7dbb      	ldrb	r3, [r7, #22]
 8005dbc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005dc0:	fb01 f303 	mul.w	r3, r1, r3
 8005dc4:	68b9      	ldr	r1, [r7, #8]
 8005dc6:	440b      	add	r3, r1
 8005dc8:	f002 020f 	and.w	r2, r2, #15
 8005dcc:	b2d2      	uxtb	r2, r2
 8005dce:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    ic[curr_ic].PwmB.pwmb[1] = ((ic[curr_ic].pwmb.rx_data[0] & 0xF0) >> 4);
 8005dd2:	7dbb      	ldrb	r3, [r7, #22]
 8005dd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005dd8:	fb02 f303 	mul.w	r3, r2, r3
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	4413      	add	r3, r2
 8005de0:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005de4:	7dbb      	ldrb	r3, [r7, #22]
 8005de6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005dea:	fb01 f303 	mul.w	r3, r1, r3
 8005dee:	68b9      	ldr	r1, [r7, #8]
 8005df0:	440b      	add	r3, r1
 8005df2:	0912      	lsrs	r2, r2, #4
 8005df4:	b2d2      	uxtb	r2, r2
 8005df6:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    ic[curr_ic].PwmB.pwmb[2] = (ic[curr_ic].pwmb.rx_data[1] & 0x0F);
 8005dfa:	7dbb      	ldrb	r3, [r7, #22]
 8005dfc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e00:	fb02 f303 	mul.w	r3, r2, r3
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	4413      	add	r3, r2
 8005e08:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005e0c:	7dbb      	ldrb	r3, [r7, #22]
 8005e0e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e12:	fb01 f303 	mul.w	r3, r1, r3
 8005e16:	68b9      	ldr	r1, [r7, #8]
 8005e18:	440b      	add	r3, r1
 8005e1a:	f002 020f 	and.w	r2, r2, #15
 8005e1e:	b2d2      	uxtb	r2, r2
 8005e20:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    ic[curr_ic].PwmB.pwmb[3] = ((ic[curr_ic].pwmb.rx_data[1] & 0xF0) >> 4);
 8005e24:	7dbb      	ldrb	r3, [r7, #22]
 8005e26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e2a:	fb02 f303 	mul.w	r3, r2, r3
 8005e2e:	68ba      	ldr	r2, [r7, #8]
 8005e30:	4413      	add	r3, r2
 8005e32:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005e36:	7dbb      	ldrb	r3, [r7, #22]
 8005e38:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e3c:	fb01 f303 	mul.w	r3, r1, r3
 8005e40:	68b9      	ldr	r1, [r7, #8]
 8005e42:	440b      	add	r3, r1
 8005e44:	0912      	lsrs	r2, r2, #4
 8005e46:	b2d2      	uxtb	r2, r2
 8005e48:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005e4c:	7dbb      	ldrb	r3, [r7, #22]
 8005e4e:	3301      	adds	r3, #1
 8005e50:	75bb      	strb	r3, [r7, #22]
 8005e52:	7dba      	ldrb	r2, [r7, #22]
 8005e54:	7bfb      	ldrb	r3, [r7, #15]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d391      	bcc.n	8005d7e <adBms6830ParsePwmb+0x18>
  }
}
 8005e5a:	bf00      	nop
 8005e5c:	bf00      	nop
 8005e5e:	3718      	adds	r7, #24
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <adBms6830ParsePwm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwm(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60b9      	str	r1, [r7, #8]
 8005e6c:	607b      	str	r3, [r7, #4]
 8005e6e:	4603      	mov	r3, r0
 8005e70:	73fb      	strb	r3, [r7, #15]
 8005e72:	4613      	mov	r3, r2
 8005e74:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8005e76:	7bbb      	ldrb	r3, [r7, #14]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d002      	beq.n	8005e82 <adBms6830ParsePwm+0x1e>
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d007      	beq.n	8005e90 <adBms6830ParsePwm+0x2c>
    case B:
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
      break;

    default:
      break;
 8005e80:	e00d      	b.n	8005e9e <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwma(tIC, &ic[0], &data[0]);
 8005e82:	7bfb      	ldrb	r3, [r7, #15]
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	68b9      	ldr	r1, [r7, #8]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f7ff fe48 	bl	8005b1e <adBms6830ParsePwma>
      break;
 8005e8e:	e006      	b.n	8005e9e <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
 8005e90:	7bfb      	ldrb	r3, [r7, #15]
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	68b9      	ldr	r1, [r7, #8]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7ff ff65 	bl	8005d66 <adBms6830ParsePwmb>
      break;
 8005e9c:	bf00      	nop
  }
}
 8005e9e:	bf00      	nop
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <adBms6830CreateConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfiga(uint8_t tIC, cell_asic *ic)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b085      	sub	sp, #20
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	4603      	mov	r3, r0
 8005eae:	6039      	str	r1, [r7, #0]
 8005eb0:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	73fb      	strb	r3, [r7, #15]
 8005eb6:	e0fa      	b.n	80060ae <adBms6830CreateConfiga+0x208>
  {
    ic[curr_ic].configa.tx_data[0] = (((ic[curr_ic].tx_cfga.refon & 0x01) << 7) | (ic[curr_ic].tx_cfga.cth & 0x07));
 8005eb8:	7bfb      	ldrb	r3, [r7, #15]
 8005eba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ebe:	fb02 f303 	mul.w	r3, r2, r3
 8005ec2:	683a      	ldr	r2, [r7, #0]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	b25b      	sxtb	r3, r3
 8005ed0:	01db      	lsls	r3, r3, #7
 8005ed2:	b25a      	sxtb	r2, r3
 8005ed4:	7bfb      	ldrb	r3, [r7, #15]
 8005ed6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005eda:	fb01 f303 	mul.w	r3, r1, r3
 8005ede:	6839      	ldr	r1, [r7, #0]
 8005ee0:	440b      	add	r3, r1
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	b25b      	sxtb	r3, r3
 8005eec:	f003 0307 	and.w	r3, r3, #7
 8005ef0:	b25b      	sxtb	r3, r3
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	b259      	sxtb	r1, r3
 8005ef6:	7bfb      	ldrb	r3, [r7, #15]
 8005ef8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005efc:	fb02 f303 	mul.w	r3, r2, r3
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	4413      	add	r3, r2
 8005f04:	b2ca      	uxtb	r2, r1
 8005f06:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    ic[curr_ic].configa.tx_data[1] = (ic[curr_ic].tx_cfga.flag_d & 0xFF);
 8005f0a:	7bfb      	ldrb	r3, [r7, #15]
 8005f0c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f10:	fb02 f303 	mul.w	r3, r2, r3
 8005f14:	683a      	ldr	r2, [r7, #0]
 8005f16:	441a      	add	r2, r3
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
 8005f1a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f1e:	fb01 f303 	mul.w	r3, r1, r3
 8005f22:	6839      	ldr	r1, [r7, #0]
 8005f24:	440b      	add	r3, r1
 8005f26:	7852      	ldrb	r2, [r2, #1]
 8005f28:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    ic[curr_ic].configa.tx_data[2] = (((ic[curr_ic].tx_cfga.soakon & 0x01) << 7) | ((ic[curr_ic].tx_cfga.owrng & 0x01) << 6) | ((ic[curr_ic].tx_cfga.owa & 0x07) << 3));
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
 8005f2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f32:	fb02 f303 	mul.w	r3, r2, r3
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	4413      	add	r3, r2
 8005f3a:	789b      	ldrb	r3, [r3, #2]
 8005f3c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	b25b      	sxtb	r3, r3
 8005f44:	01db      	lsls	r3, r3, #7
 8005f46:	b25a      	sxtb	r2, r3
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
 8005f4a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f4e:	fb01 f303 	mul.w	r3, r1, r3
 8005f52:	6839      	ldr	r1, [r7, #0]
 8005f54:	440b      	add	r3, r1
 8005f56:	789b      	ldrb	r3, [r3, #2]
 8005f58:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	b25b      	sxtb	r3, r3
 8005f60:	019b      	lsls	r3, r3, #6
 8005f62:	b25b      	sxtb	r3, r3
 8005f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f68:	b25b      	sxtb	r3, r3
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	b25a      	sxtb	r2, r3
 8005f6e:	7bfb      	ldrb	r3, [r7, #15]
 8005f70:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f74:	fb01 f303 	mul.w	r3, r1, r3
 8005f78:	6839      	ldr	r1, [r7, #0]
 8005f7a:	440b      	add	r3, r1
 8005f7c:	789b      	ldrb	r3, [r3, #2]
 8005f7e:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	b25b      	sxtb	r3, r3
 8005f86:	00db      	lsls	r3, r3, #3
 8005f88:	b25b      	sxtb	r3, r3
 8005f8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f8e:	b25b      	sxtb	r3, r3
 8005f90:	4313      	orrs	r3, r2
 8005f92:	b259      	sxtb	r1, r3
 8005f94:	7bfb      	ldrb	r3, [r7, #15]
 8005f96:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f9a:	fb02 f303 	mul.w	r3, r2, r3
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	b2ca      	uxtb	r2, r1
 8005fa4:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    ic[curr_ic].configa.tx_data[3] = ((ic[curr_ic].tx_cfga.gpo & 0x00FF));
 8005fa8:	7bfb      	ldrb	r3, [r7, #15]
 8005faa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fae:	fb02 f303 	mul.w	r3, r2, r3
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	885b      	ldrh	r3, [r3, #2]
 8005fb8:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8005fbc:	b299      	uxth	r1, r3
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
 8005fc0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fc4:	fb02 f303 	mul.w	r3, r2, r3
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	4413      	add	r3, r2
 8005fcc:	b2ca      	uxtb	r2, r1
 8005fce:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    ic[curr_ic].configa.tx_data[4] = ((ic[curr_ic].tx_cfga.gpo & 0x0300)>>8);
 8005fd2:	7bfb      	ldrb	r3, [r7, #15]
 8005fd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fd8:	fb02 f303 	mul.w	r3, r2, r3
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	4413      	add	r3, r2
 8005fe0:	885b      	ldrh	r3, [r3, #2]
 8005fe2:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	121b      	asrs	r3, r3, #8
 8005fea:	b2da      	uxtb	r2, r3
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ff2:	fb01 f303 	mul.w	r3, r1, r3
 8005ff6:	6839      	ldr	r1, [r7, #0]
 8005ff8:	440b      	add	r3, r1
 8005ffa:	f002 0203 	and.w	r2, r2, #3
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    ic[curr_ic].configa.tx_data[5] = (((ic[curr_ic].tx_cfga.snap & 0x01) << 5) | ((ic[curr_ic].tx_cfga.mute_st & 0x01) << 4) | ((ic[curr_ic].tx_cfga.comm_bk & 0x01) << 3) | (ic[curr_ic].tx_cfga.fc & 0x07));
 8006004:	7bfb      	ldrb	r3, [r7, #15]
 8006006:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800600a:	fb02 f303 	mul.w	r3, r2, r3
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	4413      	add	r3, r2
 8006012:	78db      	ldrb	r3, [r3, #3]
 8006014:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006018:	b2db      	uxtb	r3, r3
 800601a:	b25b      	sxtb	r3, r3
 800601c:	015b      	lsls	r3, r3, #5
 800601e:	b25b      	sxtb	r3, r3
 8006020:	f003 0320 	and.w	r3, r3, #32
 8006024:	b25a      	sxtb	r2, r3
 8006026:	7bfb      	ldrb	r3, [r7, #15]
 8006028:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800602c:	fb01 f303 	mul.w	r3, r1, r3
 8006030:	6839      	ldr	r1, [r7, #0]
 8006032:	440b      	add	r3, r1
 8006034:	791b      	ldrb	r3, [r3, #4]
 8006036:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800603a:	b2db      	uxtb	r3, r3
 800603c:	b25b      	sxtb	r3, r3
 800603e:	011b      	lsls	r3, r3, #4
 8006040:	b25b      	sxtb	r3, r3
 8006042:	f003 0310 	and.w	r3, r3, #16
 8006046:	b25b      	sxtb	r3, r3
 8006048:	4313      	orrs	r3, r2
 800604a:	b25a      	sxtb	r2, r3
 800604c:	7bfb      	ldrb	r3, [r7, #15]
 800604e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006052:	fb01 f303 	mul.w	r3, r1, r3
 8006056:	6839      	ldr	r1, [r7, #0]
 8006058:	440b      	add	r3, r1
 800605a:	791b      	ldrb	r3, [r3, #4]
 800605c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006060:	b2db      	uxtb	r3, r3
 8006062:	b25b      	sxtb	r3, r3
 8006064:	00db      	lsls	r3, r3, #3
 8006066:	b25b      	sxtb	r3, r3
 8006068:	f003 0308 	and.w	r3, r3, #8
 800606c:	b25b      	sxtb	r3, r3
 800606e:	4313      	orrs	r3, r2
 8006070:	b25a      	sxtb	r2, r3
 8006072:	7bfb      	ldrb	r3, [r7, #15]
 8006074:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006078:	fb01 f303 	mul.w	r3, r1, r3
 800607c:	6839      	ldr	r1, [r7, #0]
 800607e:	440b      	add	r3, r1
 8006080:	791b      	ldrb	r3, [r3, #4]
 8006082:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8006086:	b2db      	uxtb	r3, r3
 8006088:	b25b      	sxtb	r3, r3
 800608a:	f003 0307 	and.w	r3, r3, #7
 800608e:	b25b      	sxtb	r3, r3
 8006090:	4313      	orrs	r3, r2
 8006092:	b259      	sxtb	r1, r3
 8006094:	7bfb      	ldrb	r3, [r7, #15]
 8006096:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800609a:	fb02 f303 	mul.w	r3, r2, r3
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	4413      	add	r3, r2
 80060a2:	b2ca      	uxtb	r2, r1
 80060a4:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80060a8:	7bfb      	ldrb	r3, [r7, #15]
 80060aa:	3301      	adds	r3, #1
 80060ac:	73fb      	strb	r3, [r7, #15]
 80060ae:	7bfa      	ldrb	r2, [r7, #15]
 80060b0:	79fb      	ldrb	r3, [r7, #7]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	f4ff af00 	bcc.w	8005eb8 <adBms6830CreateConfiga+0x12>
  }
}
 80060b8:	bf00      	nop
 80060ba:	bf00      	nop
 80060bc:	3714      	adds	r7, #20
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr

080060c6 <adBms6830CreateConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfigb(uint8_t tIC, cell_asic *ic)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b085      	sub	sp, #20
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	4603      	mov	r3, r0
 80060ce:	6039      	str	r1, [r7, #0]
 80060d0:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80060d2:	2300      	movs	r3, #0
 80060d4:	73fb      	strb	r3, [r7, #15]
 80060d6:	e0ac      	b.n	8006232 <adBms6830CreateConfigb+0x16c>
  {
    ic[curr_ic].configb.tx_data[0] = ((ic[curr_ic].tx_cfgb.vuv ));
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
 80060da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060de:	fb02 f303 	mul.w	r3, r2, r3
 80060e2:	683a      	ldr	r2, [r7, #0]
 80060e4:	4413      	add	r3, r2
 80060e6:	8999      	ldrh	r1, [r3, #12]
 80060e8:	7bfb      	ldrb	r3, [r7, #15]
 80060ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060ee:	fb02 f303 	mul.w	r3, r2, r3
 80060f2:	683a      	ldr	r2, [r7, #0]
 80060f4:	4413      	add	r3, r2
 80060f6:	b2ca      	uxtb	r2, r1
 80060f8:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    ic[curr_ic].configb.tx_data[1] = (((ic[curr_ic].tx_cfgb.vov & 0x000F) << 4) | ((ic[curr_ic].tx_cfgb.vuv ) >> 8));
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
 80060fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006102:	fb02 f303 	mul.w	r3, r2, r3
 8006106:	683a      	ldr	r2, [r7, #0]
 8006108:	4413      	add	r3, r2
 800610a:	89db      	ldrh	r3, [r3, #14]
 800610c:	b25b      	sxtb	r3, r3
 800610e:	011b      	lsls	r3, r3, #4
 8006110:	b25a      	sxtb	r2, r3
 8006112:	7bfb      	ldrb	r3, [r7, #15]
 8006114:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006118:	fb01 f303 	mul.w	r3, r1, r3
 800611c:	6839      	ldr	r1, [r7, #0]
 800611e:	440b      	add	r3, r1
 8006120:	899b      	ldrh	r3, [r3, #12]
 8006122:	0a1b      	lsrs	r3, r3, #8
 8006124:	b29b      	uxth	r3, r3
 8006126:	b25b      	sxtb	r3, r3
 8006128:	4313      	orrs	r3, r2
 800612a:	b259      	sxtb	r1, r3
 800612c:	7bfb      	ldrb	r3, [r7, #15]
 800612e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006132:	fb02 f303 	mul.w	r3, r2, r3
 8006136:	683a      	ldr	r2, [r7, #0]
 8006138:	4413      	add	r3, r2
 800613a:	b2ca      	uxtb	r2, r1
 800613c:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    ic[curr_ic].configb.tx_data[2] = ((ic[curr_ic].tx_cfgb.vov >>4)&0x0FF);
 8006140:	7bfb      	ldrb	r3, [r7, #15]
 8006142:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006146:	fb02 f303 	mul.w	r3, r2, r3
 800614a:	683a      	ldr	r2, [r7, #0]
 800614c:	4413      	add	r3, r2
 800614e:	89db      	ldrh	r3, [r3, #14]
 8006150:	091b      	lsrs	r3, r3, #4
 8006152:	b299      	uxth	r1, r3
 8006154:	7bfb      	ldrb	r3, [r7, #15]
 8006156:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800615a:	fb02 f303 	mul.w	r3, r2, r3
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	4413      	add	r3, r2
 8006162:	b2ca      	uxtb	r2, r1
 8006164:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    ic[curr_ic].configb.tx_data[3] = (((ic[curr_ic].tx_cfgb.dtmen & 0x01) << 7) | ((ic[curr_ic].tx_cfgb.dtrng & 0x01) << 6) | ((ic[curr_ic].tx_cfgb.dcto & 0x3F) << 0));
 8006168:	7bfb      	ldrb	r3, [r7, #15]
 800616a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800616e:	fb02 f303 	mul.w	r3, r2, r3
 8006172:	683a      	ldr	r2, [r7, #0]
 8006174:	4413      	add	r3, r2
 8006176:	7c1b      	ldrb	r3, [r3, #16]
 8006178:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800617c:	b2db      	uxtb	r3, r3
 800617e:	b25b      	sxtb	r3, r3
 8006180:	01db      	lsls	r3, r3, #7
 8006182:	b25a      	sxtb	r2, r3
 8006184:	7bfb      	ldrb	r3, [r7, #15]
 8006186:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800618a:	fb01 f303 	mul.w	r3, r1, r3
 800618e:	6839      	ldr	r1, [r7, #0]
 8006190:	440b      	add	r3, r1
 8006192:	7c1b      	ldrb	r3, [r3, #16]
 8006194:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006198:	b2db      	uxtb	r3, r3
 800619a:	b25b      	sxtb	r3, r3
 800619c:	019b      	lsls	r3, r3, #6
 800619e:	b25b      	sxtb	r3, r3
 80061a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061a4:	b25b      	sxtb	r3, r3
 80061a6:	4313      	orrs	r3, r2
 80061a8:	b25a      	sxtb	r2, r3
 80061aa:	7bfb      	ldrb	r3, [r7, #15]
 80061ac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80061b0:	fb01 f303 	mul.w	r3, r1, r3
 80061b4:	6839      	ldr	r1, [r7, #0]
 80061b6:	440b      	add	r3, r1
 80061b8:	7c1b      	ldrb	r3, [r3, #16]
 80061ba:	f3c3 0385 	ubfx	r3, r3, #2, #6
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	b25b      	sxtb	r3, r3
 80061c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061c6:	b25b      	sxtb	r3, r3
 80061c8:	4313      	orrs	r3, r2
 80061ca:	b259      	sxtb	r1, r3
 80061cc:	7bfb      	ldrb	r3, [r7, #15]
 80061ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061d2:	fb02 f303 	mul.w	r3, r2, r3
 80061d6:	683a      	ldr	r2, [r7, #0]
 80061d8:	4413      	add	r3, r2
 80061da:	b2ca      	uxtb	r2, r1
 80061dc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    ic[curr_ic].configb.tx_data[4] = ((ic[curr_ic].tx_cfgb.dcc & 0xFF));
 80061e0:	7bfb      	ldrb	r3, [r7, #15]
 80061e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061e6:	fb02 f303 	mul.w	r3, r2, r3
 80061ea:	683a      	ldr	r2, [r7, #0]
 80061ec:	4413      	add	r3, r2
 80061ee:	8a59      	ldrh	r1, [r3, #18]
 80061f0:	7bfb      	ldrb	r3, [r7, #15]
 80061f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061f6:	fb02 f303 	mul.w	r3, r2, r3
 80061fa:	683a      	ldr	r2, [r7, #0]
 80061fc:	4413      	add	r3, r2
 80061fe:	b2ca      	uxtb	r2, r1
 8006200:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    ic[curr_ic].configb.tx_data[5] = ((ic[curr_ic].tx_cfgb.dcc >>8 ));
 8006204:	7bfb      	ldrb	r3, [r7, #15]
 8006206:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800620a:	fb02 f303 	mul.w	r3, r2, r3
 800620e:	683a      	ldr	r2, [r7, #0]
 8006210:	4413      	add	r3, r2
 8006212:	8a5b      	ldrh	r3, [r3, #18]
 8006214:	0a1b      	lsrs	r3, r3, #8
 8006216:	b299      	uxth	r1, r3
 8006218:	7bfb      	ldrb	r3, [r7, #15]
 800621a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800621e:	fb02 f303 	mul.w	r3, r2, r3
 8006222:	683a      	ldr	r2, [r7, #0]
 8006224:	4413      	add	r3, r2
 8006226:	b2ca      	uxtb	r2, r1
 8006228:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800622c:	7bfb      	ldrb	r3, [r7, #15]
 800622e:	3301      	adds	r3, #1
 8006230:	73fb      	strb	r3, [r7, #15]
 8006232:	7bfa      	ldrb	r2, [r7, #15]
 8006234:	79fb      	ldrb	r3, [r7, #7]
 8006236:	429a      	cmp	r2, r3
 8006238:	f4ff af4e 	bcc.w	80060d8 <adBms6830CreateConfigb+0x12>
  }
}
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	3714      	adds	r7, #20
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr

0800624a <adBms6830CreateClrflagData>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateClrflagData(uint8_t tIC, cell_asic *ic)
{
 800624a:	b480      	push	{r7}
 800624c:	b085      	sub	sp, #20
 800624e:	af00      	add	r7, sp, #0
 8006250:	4603      	mov	r3, r0
 8006252:	6039      	str	r1, [r7, #0]
 8006254:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006256:	2300      	movs	r3, #0
 8006258:	73fb      	strb	r3, [r7, #15]
 800625a:	e138      	b.n	80064ce <adBms6830CreateClrflagData+0x284>
  {
    ic[curr_ic].clrflag.tx_data[0] = (ic[curr_ic].clflag.cl_csflt & 0x00FF);
 800625c:	7bfb      	ldrb	r3, [r7, #15]
 800625e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006262:	fb02 f303 	mul.w	r3, r2, r3
 8006266:	683a      	ldr	r2, [r7, #0]
 8006268:	4413      	add	r3, r2
 800626a:	8b99      	ldrh	r1, [r3, #28]
 800626c:	7bfb      	ldrb	r3, [r7, #15]
 800626e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006272:	fb02 f303 	mul.w	r3, r2, r3
 8006276:	683a      	ldr	r2, [r7, #0]
 8006278:	4413      	add	r3, r2
 800627a:	b2ca      	uxtb	r2, r1
 800627c:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
    ic[curr_ic].clrflag.tx_data[1] = ((ic[curr_ic].clflag.cl_csflt & 0xFF00) >> 8);
 8006280:	7bfb      	ldrb	r3, [r7, #15]
 8006282:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006286:	fb02 f303 	mul.w	r3, r2, r3
 800628a:	683a      	ldr	r2, [r7, #0]
 800628c:	4413      	add	r3, r2
 800628e:	8b9b      	ldrh	r3, [r3, #28]
 8006290:	0a1b      	lsrs	r3, r3, #8
 8006292:	b299      	uxth	r1, r3
 8006294:	7bfb      	ldrb	r3, [r7, #15]
 8006296:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800629a:	fb02 f303 	mul.w	r3, r2, r3
 800629e:	683a      	ldr	r2, [r7, #0]
 80062a0:	4413      	add	r3, r2
 80062a2:	b2ca      	uxtb	r2, r1
 80062a4:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
    ic[curr_ic].clrflag.tx_data[2] = 0x00;
 80062a8:	7bfb      	ldrb	r3, [r7, #15]
 80062aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062ae:	fb02 f303 	mul.w	r3, r2, r3
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	4413      	add	r3, r2
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
    ic[curr_ic].clrflag.tx_data[3] = 0x00;
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
 80062be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062c2:	fb02 f303 	mul.w	r3, r2, r3
 80062c6:	683a      	ldr	r2, [r7, #0]
 80062c8:	4413      	add	r3, r2
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 80062d0:	7bfb      	ldrb	r3, [r7, #15]
 80062d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062d6:	fb02 f303 	mul.w	r3, r2, r3
 80062da:	683a      	ldr	r2, [r7, #0]
 80062dc:	4413      	add	r3, r2
 80062de:	7f9b      	ldrb	r3, [r3, #30]
 80062e0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	b25b      	sxtb	r3, r3
 80062e8:	01db      	lsls	r3, r3, #7
 80062ea:	b25a      	sxtb	r2, r3
 80062ec:	7bfb      	ldrb	r3, [r7, #15]
 80062ee:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80062f2:	fb01 f303 	mul.w	r3, r1, r3
 80062f6:	6839      	ldr	r1, [r7, #0]
 80062f8:	440b      	add	r3, r1
 80062fa:	7f9b      	ldrb	r3, [r3, #30]
 80062fc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006300:	b2db      	uxtb	r3, r3
 8006302:	b25b      	sxtb	r3, r3
 8006304:	019b      	lsls	r3, r3, #6
 8006306:	b25b      	sxtb	r3, r3
 8006308:	4313      	orrs	r3, r2
 800630a:	b25a      	sxtb	r2, r3
 800630c:	7bfb      	ldrb	r3, [r7, #15]
 800630e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006312:	fb01 f303 	mul.w	r3, r1, r3
 8006316:	6839      	ldr	r1, [r7, #0]
 8006318:	440b      	add	r3, r1
 800631a:	7f9b      	ldrb	r3, [r3, #30]
 800631c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006320:	b2db      	uxtb	r3, r3
 8006322:	b25b      	sxtb	r3, r3
 8006324:	015b      	lsls	r3, r3, #5
 8006326:	b25b      	sxtb	r3, r3
 8006328:	4313      	orrs	r3, r2
 800632a:	b25a      	sxtb	r2, r3
 800632c:	7bfb      	ldrb	r3, [r7, #15]
 800632e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006332:	fb01 f303 	mul.w	r3, r1, r3
 8006336:	6839      	ldr	r1, [r7, #0]
 8006338:	440b      	add	r3, r1
 800633a:	7f9b      	ldrb	r3, [r3, #30]
 800633c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006340:	b2db      	uxtb	r3, r3
 8006342:	b25b      	sxtb	r3, r3
 8006344:	011b      	lsls	r3, r3, #4
 8006346:	b25b      	sxtb	r3, r3
 8006348:	4313      	orrs	r3, r2
 800634a:	b25a      	sxtb	r2, r3
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 800634c:	7bfb      	ldrb	r3, [r7, #15]
 800634e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006352:	fb01 f303 	mul.w	r3, r1, r3
 8006356:	6839      	ldr	r1, [r7, #0]
 8006358:	440b      	add	r3, r1
 800635a:	7f9b      	ldrb	r3, [r3, #30]
 800635c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006360:	b2db      	uxtb	r3, r3
 8006362:	b25b      	sxtb	r3, r3
 8006364:	00db      	lsls	r3, r3, #3
 8006366:	b25b      	sxtb	r3, r3
 8006368:	4313      	orrs	r3, r2
 800636a:	b25a      	sxtb	r2, r3
 800636c:	7bfb      	ldrb	r3, [r7, #15]
 800636e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006372:	fb01 f303 	mul.w	r3, r1, r3
 8006376:	6839      	ldr	r1, [r7, #0]
 8006378:	440b      	add	r3, r1
 800637a:	7f9b      	ldrb	r3, [r3, #30]
 800637c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006380:	b2db      	uxtb	r3, r3
 8006382:	b25b      	sxtb	r3, r3
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	b25b      	sxtb	r3, r3
 8006388:	4313      	orrs	r3, r2
 800638a:	b25a      	sxtb	r2, r3
 800638c:	7bfb      	ldrb	r3, [r7, #15]
 800638e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006392:	fb01 f303 	mul.w	r3, r1, r3
 8006396:	6839      	ldr	r1, [r7, #0]
 8006398:	440b      	add	r3, r1
 800639a:	7f9b      	ldrb	r3, [r3, #30]
 800639c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	b25b      	sxtb	r3, r3
 80063a4:	005b      	lsls	r3, r3, #1
 80063a6:	b25b      	sxtb	r3, r3
 80063a8:	4313      	orrs	r3, r2
 80063aa:	b25a      	sxtb	r2, r3
 80063ac:	7bfb      	ldrb	r3, [r7, #15]
 80063ae:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063b2:	fb01 f303 	mul.w	r3, r1, r3
 80063b6:	6839      	ldr	r1, [r7, #0]
 80063b8:	440b      	add	r3, r1
 80063ba:	7f9b      	ldrb	r3, [r3, #30]
 80063bc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	b25b      	sxtb	r3, r3
 80063c4:	4313      	orrs	r3, r2
 80063c6:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 80063c8:	7bfb      	ldrb	r3, [r7, #15]
 80063ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80063ce:	fb02 f303 	mul.w	r3, r2, r3
 80063d2:	683a      	ldr	r2, [r7, #0]
 80063d4:	4413      	add	r3, r2
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 80063d6:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 80063d8:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80063dc:	7bfb      	ldrb	r3, [r7, #15]
 80063de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80063e2:	fb02 f303 	mul.w	r3, r2, r3
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	4413      	add	r3, r2
 80063ea:	7fdb      	ldrb	r3, [r3, #31]
 80063ec:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	b25b      	sxtb	r3, r3
 80063f4:	01db      	lsls	r3, r3, #7
 80063f6:	b25a      	sxtb	r2, r3
 80063f8:	7bfb      	ldrb	r3, [r7, #15]
 80063fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063fe:	fb01 f303 	mul.w	r3, r1, r3
 8006402:	6839      	ldr	r1, [r7, #0]
 8006404:	440b      	add	r3, r1
 8006406:	7fdb      	ldrb	r3, [r3, #31]
 8006408:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800640c:	b2db      	uxtb	r3, r3
 800640e:	b25b      	sxtb	r3, r3
 8006410:	019b      	lsls	r3, r3, #6
 8006412:	b25b      	sxtb	r3, r3
 8006414:	4313      	orrs	r3, r2
 8006416:	b25a      	sxtb	r2, r3
 8006418:	7bfb      	ldrb	r3, [r7, #15]
 800641a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800641e:	fb01 f303 	mul.w	r3, r1, r3
 8006422:	6839      	ldr	r1, [r7, #0]
 8006424:	440b      	add	r3, r1
 8006426:	7fdb      	ldrb	r3, [r3, #31]
 8006428:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800642c:	b2db      	uxtb	r3, r3
 800642e:	b25b      	sxtb	r3, r3
 8006430:	011b      	lsls	r3, r3, #4
 8006432:	b25b      	sxtb	r3, r3
 8006434:	4313      	orrs	r3, r2
 8006436:	b25a      	sxtb	r2, r3
 8006438:	7bfb      	ldrb	r3, [r7, #15]
 800643a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800643e:	fb01 f303 	mul.w	r3, r1, r3
 8006442:	6839      	ldr	r1, [r7, #0]
 8006444:	440b      	add	r3, r1
 8006446:	7fdb      	ldrb	r3, [r3, #31]
 8006448:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800644c:	b2db      	uxtb	r3, r3
 800644e:	b25b      	sxtb	r3, r3
 8006450:	00db      	lsls	r3, r3, #3
 8006452:	b25b      	sxtb	r3, r3
 8006454:	4313      	orrs	r3, r2
 8006456:	b25a      	sxtb	r2, r3
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 8006458:	7bfb      	ldrb	r3, [r7, #15]
 800645a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800645e:	fb01 f303 	mul.w	r3, r1, r3
 8006462:	6839      	ldr	r1, [r7, #0]
 8006464:	440b      	add	r3, r1
 8006466:	7fdb      	ldrb	r3, [r3, #31]
 8006468:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800646c:	b2db      	uxtb	r3, r3
 800646e:	b25b      	sxtb	r3, r3
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	b25b      	sxtb	r3, r3
 8006474:	4313      	orrs	r3, r2
 8006476:	b25a      	sxtb	r2, r3
 8006478:	7bfb      	ldrb	r3, [r7, #15]
 800647a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800647e:	fb01 f303 	mul.w	r3, r1, r3
 8006482:	6839      	ldr	r1, [r7, #0]
 8006484:	440b      	add	r3, r1
 8006486:	7fdb      	ldrb	r3, [r3, #31]
 8006488:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800648c:	b2db      	uxtb	r3, r3
 800648e:	b25b      	sxtb	r3, r3
 8006490:	005b      	lsls	r3, r3, #1
 8006492:	b25b      	sxtb	r3, r3
 8006494:	4313      	orrs	r3, r2
 8006496:	b25a      	sxtb	r2, r3
 8006498:	7bfb      	ldrb	r3, [r7, #15]
 800649a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800649e:	fb01 f303 	mul.w	r3, r1, r3
 80064a2:	6839      	ldr	r1, [r7, #0]
 80064a4:	440b      	add	r3, r1
 80064a6:	7fdb      	ldrb	r3, [r3, #31]
 80064a8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	b25b      	sxtb	r3, r3
 80064b0:	4313      	orrs	r3, r2
 80064b2:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80064b4:	7bfb      	ldrb	r3, [r7, #15]
 80064b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80064ba:	fb02 f303 	mul.w	r3, r2, r3
 80064be:	683a      	ldr	r2, [r7, #0]
 80064c0:	4413      	add	r3, r2
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 80064c2:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80064c4:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80064c8:	7bfb      	ldrb	r3, [r7, #15]
 80064ca:	3301      	adds	r3, #1
 80064cc:	73fb      	strb	r3, [r7, #15]
 80064ce:	7bfa      	ldrb	r2, [r7, #15]
 80064d0:	79fb      	ldrb	r3, [r7, #7]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	f4ff aec2 	bcc.w	800625c <adBms6830CreateClrflagData+0x12>
  }
}
 80064d8:	bf00      	nop
 80064da:	bf00      	nop
 80064dc:	3714      	adds	r7, #20
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr

080064e6 <adBms6830CreateComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateComm(uint8_t tIC, cell_asic *ic)
{
 80064e6:	b480      	push	{r7}
 80064e8:	b085      	sub	sp, #20
 80064ea:	af00      	add	r7, sp, #0
 80064ec:	4603      	mov	r3, r0
 80064ee:	6039      	str	r1, [r7, #0]
 80064f0:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80064f2:	2300      	movs	r3, #0
 80064f4:	73fb      	strb	r3, [r7, #15]
 80064f6:	e0a7      	b.n	8006648 <adBms6830CreateComm+0x162>
  {
    ic[curr_ic].com.tx_data[0] = ((ic[curr_ic].comm.icomm[0] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[0]   & 0x0F));
 80064f8:	7bfb      	ldrb	r3, [r7, #15]
 80064fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80064fe:	fb02 f303 	mul.w	r3, r2, r3
 8006502:	683a      	ldr	r2, [r7, #0]
 8006504:	4413      	add	r3, r2
 8006506:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 800650a:	b25b      	sxtb	r3, r3
 800650c:	011b      	lsls	r3, r3, #4
 800650e:	b25a      	sxtb	r2, r3
 8006510:	7bfb      	ldrb	r3, [r7, #15]
 8006512:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006516:	fb01 f303 	mul.w	r3, r1, r3
 800651a:	6839      	ldr	r1, [r7, #0]
 800651c:	440b      	add	r3, r1
 800651e:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8006522:	b25b      	sxtb	r3, r3
 8006524:	f003 030f 	and.w	r3, r3, #15
 8006528:	b25b      	sxtb	r3, r3
 800652a:	4313      	orrs	r3, r2
 800652c:	b259      	sxtb	r1, r3
 800652e:	7bfb      	ldrb	r3, [r7, #15]
 8006530:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006534:	fb02 f303 	mul.w	r3, r2, r3
 8006538:	683a      	ldr	r2, [r7, #0]
 800653a:	4413      	add	r3, r2
 800653c:	b2ca      	uxtb	r2, r1
 800653e:	f883 2157 	strb.w	r2, [r3, #343]	@ 0x157
    ic[curr_ic].com.tx_data[1] = ((ic[curr_ic].comm.data[0] ));
 8006542:	7bfb      	ldrb	r3, [r7, #15]
 8006544:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006548:	fb02 f303 	mul.w	r3, r2, r3
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	441a      	add	r2, r3
 8006550:	7bfb      	ldrb	r3, [r7, #15]
 8006552:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006556:	fb01 f303 	mul.w	r3, r1, r3
 800655a:	6839      	ldr	r1, [r7, #0]
 800655c:	440b      	add	r3, r1
 800655e:	f892 2106 	ldrb.w	r2, [r2, #262]	@ 0x106
 8006562:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158
    ic[curr_ic].com.tx_data[2] = ((ic[curr_ic].comm.icomm[1] & 0x0F)  << 4 ) | (ic[curr_ic].comm.fcomm[1]   & 0x0F);
 8006566:	7bfb      	ldrb	r3, [r7, #15]
 8006568:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800656c:	fb02 f303 	mul.w	r3, r2, r3
 8006570:	683a      	ldr	r2, [r7, #0]
 8006572:	4413      	add	r3, r2
 8006574:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8006578:	b25b      	sxtb	r3, r3
 800657a:	011b      	lsls	r3, r3, #4
 800657c:	b25a      	sxtb	r2, r3
 800657e:	7bfb      	ldrb	r3, [r7, #15]
 8006580:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006584:	fb01 f303 	mul.w	r3, r1, r3
 8006588:	6839      	ldr	r1, [r7, #0]
 800658a:	440b      	add	r3, r1
 800658c:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8006590:	b25b      	sxtb	r3, r3
 8006592:	f003 030f 	and.w	r3, r3, #15
 8006596:	b25b      	sxtb	r3, r3
 8006598:	4313      	orrs	r3, r2
 800659a:	b259      	sxtb	r1, r3
 800659c:	7bfb      	ldrb	r3, [r7, #15]
 800659e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065a2:	fb02 f303 	mul.w	r3, r2, r3
 80065a6:	683a      	ldr	r2, [r7, #0]
 80065a8:	4413      	add	r3, r2
 80065aa:	b2ca      	uxtb	r2, r1
 80065ac:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
    ic[curr_ic].com.tx_data[3] = ((ic[curr_ic].comm.data[1]));
 80065b0:	7bfb      	ldrb	r3, [r7, #15]
 80065b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065b6:	fb02 f303 	mul.w	r3, r2, r3
 80065ba:	683a      	ldr	r2, [r7, #0]
 80065bc:	441a      	add	r2, r3
 80065be:	7bfb      	ldrb	r3, [r7, #15]
 80065c0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80065c4:	fb01 f303 	mul.w	r3, r1, r3
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	440b      	add	r3, r1
 80065cc:	f892 2107 	ldrb.w	r2, [r2, #263]	@ 0x107
 80065d0:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
    ic[curr_ic].com.tx_data[4] = ((ic[curr_ic].comm.icomm[2] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[2]   & 0x0F));
 80065d4:	7bfb      	ldrb	r3, [r7, #15]
 80065d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065da:	fb02 f303 	mul.w	r3, r2, r3
 80065de:	683a      	ldr	r2, [r7, #0]
 80065e0:	4413      	add	r3, r2
 80065e2:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80065e6:	b25b      	sxtb	r3, r3
 80065e8:	011b      	lsls	r3, r3, #4
 80065ea:	b25a      	sxtb	r2, r3
 80065ec:	7bfb      	ldrb	r3, [r7, #15]
 80065ee:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80065f2:	fb01 f303 	mul.w	r3, r1, r3
 80065f6:	6839      	ldr	r1, [r7, #0]
 80065f8:	440b      	add	r3, r1
 80065fa:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80065fe:	b25b      	sxtb	r3, r3
 8006600:	f003 030f 	and.w	r3, r3, #15
 8006604:	b25b      	sxtb	r3, r3
 8006606:	4313      	orrs	r3, r2
 8006608:	b259      	sxtb	r1, r3
 800660a:	7bfb      	ldrb	r3, [r7, #15]
 800660c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006610:	fb02 f303 	mul.w	r3, r2, r3
 8006614:	683a      	ldr	r2, [r7, #0]
 8006616:	4413      	add	r3, r2
 8006618:	b2ca      	uxtb	r2, r1
 800661a:	f883 215b 	strb.w	r2, [r3, #347]	@ 0x15b
    ic[curr_ic].com.tx_data[5] = ((ic[curr_ic].comm.data[2]));
 800661e:	7bfb      	ldrb	r3, [r7, #15]
 8006620:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006624:	fb02 f303 	mul.w	r3, r2, r3
 8006628:	683a      	ldr	r2, [r7, #0]
 800662a:	441a      	add	r2, r3
 800662c:	7bfb      	ldrb	r3, [r7, #15]
 800662e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006632:	fb01 f303 	mul.w	r3, r1, r3
 8006636:	6839      	ldr	r1, [r7, #0]
 8006638:	440b      	add	r3, r1
 800663a:	f892 2108 	ldrb.w	r2, [r2, #264]	@ 0x108
 800663e:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006642:	7bfb      	ldrb	r3, [r7, #15]
 8006644:	3301      	adds	r3, #1
 8006646:	73fb      	strb	r3, [r7, #15]
 8006648:	7bfa      	ldrb	r2, [r7, #15]
 800664a:	79fb      	ldrb	r3, [r7, #7]
 800664c:	429a      	cmp	r2, r3
 800664e:	f4ff af53 	bcc.w	80064f8 <adBms6830CreateComm+0x12>
  }
}
 8006652:	bf00      	nop
 8006654:	bf00      	nop
 8006656:	3714      	adds	r7, #20
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <adBms6830CreatePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwma(uint8_t tIC, cell_asic *ic)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	4603      	mov	r3, r0
 8006668:	6039      	str	r1, [r7, #0]
 800666a:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800666c:	2300      	movs	r3, #0
 800666e:	73fb      	strb	r3, [r7, #15]
 8006670:	e0e0      	b.n	8006834 <adBms6830CreatePwma+0x1d4>
  {
    ic[curr_ic].pwma.tx_data[0] = ((ic[curr_ic].PwmA.pwma[1] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[0] & 0x0F));
 8006672:	7bfb      	ldrb	r3, [r7, #15]
 8006674:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006678:	fb02 f303 	mul.w	r3, r2, r3
 800667c:	683a      	ldr	r2, [r7, #0]
 800667e:	4413      	add	r3, r2
 8006680:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8006684:	b25b      	sxtb	r3, r3
 8006686:	011b      	lsls	r3, r3, #4
 8006688:	b25a      	sxtb	r2, r3
 800668a:	7bfb      	ldrb	r3, [r7, #15]
 800668c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006690:	fb01 f303 	mul.w	r3, r1, r3
 8006694:	6839      	ldr	r1, [r7, #0]
 8006696:	440b      	add	r3, r1
 8006698:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 800669c:	b25b      	sxtb	r3, r3
 800669e:	f003 030f 	and.w	r3, r3, #15
 80066a2:	b25b      	sxtb	r3, r3
 80066a4:	4313      	orrs	r3, r2
 80066a6:	b259      	sxtb	r1, r3
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
 80066aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066ae:	fb02 f303 	mul.w	r3, r2, r3
 80066b2:	683a      	ldr	r2, [r7, #0]
 80066b4:	4413      	add	r3, r2
 80066b6:	b2ca      	uxtb	r2, r1
 80066b8:	f883 2165 	strb.w	r2, [r3, #357]	@ 0x165
    ic[curr_ic].pwma.tx_data[1] = ((ic[curr_ic].PwmA.pwma[3] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[2] & 0x0F));
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
 80066be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066c2:	fb02 f303 	mul.w	r3, r2, r3
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	4413      	add	r3, r2
 80066ca:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80066ce:	b25b      	sxtb	r3, r3
 80066d0:	011b      	lsls	r3, r3, #4
 80066d2:	b25a      	sxtb	r2, r3
 80066d4:	7bfb      	ldrb	r3, [r7, #15]
 80066d6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80066da:	fb01 f303 	mul.w	r3, r1, r3
 80066de:	6839      	ldr	r1, [r7, #0]
 80066e0:	440b      	add	r3, r1
 80066e2:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 80066e6:	b25b      	sxtb	r3, r3
 80066e8:	f003 030f 	and.w	r3, r3, #15
 80066ec:	b25b      	sxtb	r3, r3
 80066ee:	4313      	orrs	r3, r2
 80066f0:	b259      	sxtb	r1, r3
 80066f2:	7bfb      	ldrb	r3, [r7, #15]
 80066f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066f8:	fb02 f303 	mul.w	r3, r2, r3
 80066fc:	683a      	ldr	r2, [r7, #0]
 80066fe:	4413      	add	r3, r2
 8006700:	b2ca      	uxtb	r2, r1
 8006702:	f883 2166 	strb.w	r2, [r3, #358]	@ 0x166
    ic[curr_ic].pwma.tx_data[2] = ((ic[curr_ic].PwmA.pwma[5] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[4] & 0x0F));
 8006706:	7bfb      	ldrb	r3, [r7, #15]
 8006708:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800670c:	fb02 f303 	mul.w	r3, r2, r3
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	4413      	add	r3, r2
 8006714:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8006718:	b25b      	sxtb	r3, r3
 800671a:	011b      	lsls	r3, r3, #4
 800671c:	b25a      	sxtb	r2, r3
 800671e:	7bfb      	ldrb	r3, [r7, #15]
 8006720:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006724:	fb01 f303 	mul.w	r3, r1, r3
 8006728:	6839      	ldr	r1, [r7, #0]
 800672a:	440b      	add	r3, r1
 800672c:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8006730:	b25b      	sxtb	r3, r3
 8006732:	f003 030f 	and.w	r3, r3, #15
 8006736:	b25b      	sxtb	r3, r3
 8006738:	4313      	orrs	r3, r2
 800673a:	b259      	sxtb	r1, r3
 800673c:	7bfb      	ldrb	r3, [r7, #15]
 800673e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006742:	fb02 f303 	mul.w	r3, r2, r3
 8006746:	683a      	ldr	r2, [r7, #0]
 8006748:	4413      	add	r3, r2
 800674a:	b2ca      	uxtb	r2, r1
 800674c:	f883 2167 	strb.w	r2, [r3, #359]	@ 0x167
    ic[curr_ic].pwma.tx_data[3] = ((ic[curr_ic].PwmA.pwma[7] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[6] & 0x0F));
 8006750:	7bfb      	ldrb	r3, [r7, #15]
 8006752:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006756:	fb02 f303 	mul.w	r3, r2, r3
 800675a:	683a      	ldr	r2, [r7, #0]
 800675c:	4413      	add	r3, r2
 800675e:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8006762:	b25b      	sxtb	r3, r3
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	b25a      	sxtb	r2, r3
 8006768:	7bfb      	ldrb	r3, [r7, #15]
 800676a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800676e:	fb01 f303 	mul.w	r3, r1, r3
 8006772:	6839      	ldr	r1, [r7, #0]
 8006774:	440b      	add	r3, r1
 8006776:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 800677a:	b25b      	sxtb	r3, r3
 800677c:	f003 030f 	and.w	r3, r3, #15
 8006780:	b25b      	sxtb	r3, r3
 8006782:	4313      	orrs	r3, r2
 8006784:	b259      	sxtb	r1, r3
 8006786:	7bfb      	ldrb	r3, [r7, #15]
 8006788:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800678c:	fb02 f303 	mul.w	r3, r2, r3
 8006790:	683a      	ldr	r2, [r7, #0]
 8006792:	4413      	add	r3, r2
 8006794:	b2ca      	uxtb	r2, r1
 8006796:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
    ic[curr_ic].pwma.tx_data[4] = ((ic[curr_ic].PwmA.pwma[9] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[8] & 0x0F));
 800679a:	7bfb      	ldrb	r3, [r7, #15]
 800679c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067a0:	fb02 f303 	mul.w	r3, r2, r3
 80067a4:	683a      	ldr	r2, [r7, #0]
 80067a6:	4413      	add	r3, r2
 80067a8:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 80067ac:	b25b      	sxtb	r3, r3
 80067ae:	011b      	lsls	r3, r3, #4
 80067b0:	b25a      	sxtb	r2, r3
 80067b2:	7bfb      	ldrb	r3, [r7, #15]
 80067b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80067b8:	fb01 f303 	mul.w	r3, r1, r3
 80067bc:	6839      	ldr	r1, [r7, #0]
 80067be:	440b      	add	r3, r1
 80067c0:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 80067c4:	b25b      	sxtb	r3, r3
 80067c6:	f003 030f 	and.w	r3, r3, #15
 80067ca:	b25b      	sxtb	r3, r3
 80067cc:	4313      	orrs	r3, r2
 80067ce:	b259      	sxtb	r1, r3
 80067d0:	7bfb      	ldrb	r3, [r7, #15]
 80067d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067d6:	fb02 f303 	mul.w	r3, r2, r3
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	4413      	add	r3, r2
 80067de:	b2ca      	uxtb	r2, r1
 80067e0:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
    ic[curr_ic].pwma.tx_data[5] = ((ic[curr_ic].PwmA.pwma[11] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[10] & 0x0F));
 80067e4:	7bfb      	ldrb	r3, [r7, #15]
 80067e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067ea:	fb02 f303 	mul.w	r3, r2, r3
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	4413      	add	r3, r2
 80067f2:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 80067f6:	b25b      	sxtb	r3, r3
 80067f8:	011b      	lsls	r3, r3, #4
 80067fa:	b25a      	sxtb	r2, r3
 80067fc:	7bfb      	ldrb	r3, [r7, #15]
 80067fe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006802:	fb01 f303 	mul.w	r3, r1, r3
 8006806:	6839      	ldr	r1, [r7, #0]
 8006808:	440b      	add	r3, r1
 800680a:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800680e:	b25b      	sxtb	r3, r3
 8006810:	f003 030f 	and.w	r3, r3, #15
 8006814:	b25b      	sxtb	r3, r3
 8006816:	4313      	orrs	r3, r2
 8006818:	b259      	sxtb	r1, r3
 800681a:	7bfb      	ldrb	r3, [r7, #15]
 800681c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006820:	fb02 f303 	mul.w	r3, r2, r3
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	4413      	add	r3, r2
 8006828:	b2ca      	uxtb	r2, r1
 800682a:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800682e:	7bfb      	ldrb	r3, [r7, #15]
 8006830:	3301      	adds	r3, #1
 8006832:	73fb      	strb	r3, [r7, #15]
 8006834:	7bfa      	ldrb	r2, [r7, #15]
 8006836:	79fb      	ldrb	r3, [r7, #7]
 8006838:	429a      	cmp	r2, r3
 800683a:	f4ff af1a 	bcc.w	8006672 <adBms6830CreatePwma+0x12>
  }
}
 800683e:	bf00      	nop
 8006840:	bf00      	nop
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <adBms6830CreatePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwmb(uint8_t tIC, cell_asic *ic)
{
 800684c:	b480      	push	{r7}
 800684e:	b085      	sub	sp, #20
 8006850:	af00      	add	r7, sp, #0
 8006852:	4603      	mov	r3, r0
 8006854:	6039      	str	r1, [r7, #0]
 8006856:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006858:	2300      	movs	r3, #0
 800685a:	73fb      	strb	r3, [r7, #15]
 800685c:	e04c      	b.n	80068f8 <adBms6830CreatePwmb+0xac>
  {
    ic[curr_ic].pwmb.tx_data[0] = ((ic[curr_ic].PwmB.pwmb[1] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[0] & 0x0F));
 800685e:	7bfb      	ldrb	r3, [r7, #15]
 8006860:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006864:	fb02 f303 	mul.w	r3, r2, r3
 8006868:	683a      	ldr	r2, [r7, #0]
 800686a:	4413      	add	r3, r2
 800686c:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8006870:	b25b      	sxtb	r3, r3
 8006872:	011b      	lsls	r3, r3, #4
 8006874:	b25a      	sxtb	r2, r3
 8006876:	7bfb      	ldrb	r3, [r7, #15]
 8006878:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800687c:	fb01 f303 	mul.w	r3, r1, r3
 8006880:	6839      	ldr	r1, [r7, #0]
 8006882:	440b      	add	r3, r1
 8006884:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8006888:	b25b      	sxtb	r3, r3
 800688a:	f003 030f 	and.w	r3, r3, #15
 800688e:	b25b      	sxtb	r3, r3
 8006890:	4313      	orrs	r3, r2
 8006892:	b259      	sxtb	r1, r3
 8006894:	7bfb      	ldrb	r3, [r7, #15]
 8006896:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800689a:	fb02 f303 	mul.w	r3, r2, r3
 800689e:	683a      	ldr	r2, [r7, #0]
 80068a0:	4413      	add	r3, r2
 80068a2:	b2ca      	uxtb	r2, r1
 80068a4:	f883 2173 	strb.w	r2, [r3, #371]	@ 0x173
    ic[curr_ic].pwmb.tx_data[1] = ((ic[curr_ic].PwmB.pwmb[3] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[2] & 0x0F));
 80068a8:	7bfb      	ldrb	r3, [r7, #15]
 80068aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80068ae:	fb02 f303 	mul.w	r3, r2, r3
 80068b2:	683a      	ldr	r2, [r7, #0]
 80068b4:	4413      	add	r3, r2
 80068b6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80068ba:	b25b      	sxtb	r3, r3
 80068bc:	011b      	lsls	r3, r3, #4
 80068be:	b25a      	sxtb	r2, r3
 80068c0:	7bfb      	ldrb	r3, [r7, #15]
 80068c2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80068c6:	fb01 f303 	mul.w	r3, r1, r3
 80068ca:	6839      	ldr	r1, [r7, #0]
 80068cc:	440b      	add	r3, r1
 80068ce:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 80068d2:	b25b      	sxtb	r3, r3
 80068d4:	f003 030f 	and.w	r3, r3, #15
 80068d8:	b25b      	sxtb	r3, r3
 80068da:	4313      	orrs	r3, r2
 80068dc:	b259      	sxtb	r1, r3
 80068de:	7bfb      	ldrb	r3, [r7, #15]
 80068e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80068e4:	fb02 f303 	mul.w	r3, r2, r3
 80068e8:	683a      	ldr	r2, [r7, #0]
 80068ea:	4413      	add	r3, r2
 80068ec:	b2ca      	uxtb	r2, r1
 80068ee:	f883 2174 	strb.w	r2, [r3, #372]	@ 0x174
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80068f2:	7bfb      	ldrb	r3, [r7, #15]
 80068f4:	3301      	adds	r3, #1
 80068f6:	73fb      	strb	r3, [r7, #15]
 80068f8:	7bfa      	ldrb	r2, [r7, #15]
 80068fa:	79fb      	ldrb	r3, [r7, #7]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d3ae      	bcc.n	800685e <adBms6830CreatePwmb+0x12>
  }
}
 8006900:	bf00      	nop
 8006902:	bf00      	nop
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
	...

08006910 <adBms6830_init_config>:
* @brief Set configuration register A. Refer to the data sheet
*        Set configuration register B. Refer to the data sheet
*******************************************************************************
*/
void adBms6830_init_config(uint8_t tIC, cell_asic *ic)
{
 8006910:	b590      	push	{r4, r7, lr}
 8006912:	b087      	sub	sp, #28
 8006914:	af02      	add	r7, sp, #8
 8006916:	4603      	mov	r3, r0
 8006918:	6039      	str	r1, [r7, #0]
 800691a:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 800691c:	2300      	movs	r3, #0
 800691e:	73fb      	strb	r3, [r7, #15]
 8006920:	e038      	b.n	8006994 <adBms6830_init_config+0x84>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 8006922:	7bfb      	ldrb	r3, [r7, #15]
 8006924:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006928:	fb02 f303 	mul.w	r3, r2, r3
 800692c:	683a      	ldr	r2, [r7, #0]
 800692e:	441a      	add	r2, r3
 8006930:	7813      	ldrb	r3, [r2, #0]
 8006932:	f043 0301 	orr.w	r3, r3, #1
 8006936:	7013      	strb	r3, [r2, #0]
//    ic[cic].cfga.cth = CVT_8_1mV;
//    ic[cic].cfga.flag_d = ConfigA_Flag(FLAG_D0, FLAG_SET) | ConfigA_Flag(FLAG_D1, FLAG_SET);
//    ic[cic].cfga.gpo = ConfigA_Gpo(GPO2, GPO_SET) | ConfigA_Gpo(GPO10, GPO_SET);
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8006938:	7bfb      	ldrb	r3, [r7, #15]
 800693a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800693e:	fb02 f303 	mul.w	r3, r2, r3
 8006942:	683a      	ldr	r2, [r7, #0]
 8006944:	441a      	add	r2, r3
 8006946:	8853      	ldrh	r3, [r2, #2]
 8006948:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800694c:	f361 134e 	bfi	r3, r1, #5, #10
 8006950:	8053      	strh	r3, [r2, #2]
//    ic[cic].cfga.soakon = SOAKON_CLR;
//    ic[cic].cfga.fc = IIR_FPA256;

    /* Init config B */
//    ic[cic].cfgb.dtmen = DTMEN_ON;
    ic[cic].tx_cfgb.vov = SetOverVoltageThreshold(OV_THRESHOLD);
 8006952:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80069cc <adBms6830_init_config+0xbc>
 8006956:	7bfb      	ldrb	r3, [r7, #15]
 8006958:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800695c:	fb02 f303 	mul.w	r3, r2, r3
 8006960:	683a      	ldr	r2, [r7, #0]
 8006962:	18d4      	adds	r4, r2, r3
 8006964:	eeb0 0a67 	vmov.f32	s0, s15
 8006968:	f7fb fd2a 	bl	80023c0 <SetOverVoltageThreshold>
 800696c:	4603      	mov	r3, r0
 800696e:	81e3      	strh	r3, [r4, #14]
    ic[cic].tx_cfgb.vuv = SetUnderVoltageThreshold(UV_THRESHOLD);
 8006970:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8006974:	7bfb      	ldrb	r3, [r7, #15]
 8006976:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800697a:	fb02 f303 	mul.w	r3, r2, r3
 800697e:	683a      	ldr	r2, [r7, #0]
 8006980:	18d4      	adds	r4, r2, r3
 8006982:	eeb0 0a67 	vmov.f32	s0, s15
 8006986:	f7fb fd5b 	bl	8002440 <SetUnderVoltageThreshold>
 800698a:	4603      	mov	r3, r0
 800698c:	81a3      	strh	r3, [r4, #12]
  for(uint8_t cic = 0; cic < tIC; cic++)
 800698e:	7bfb      	ldrb	r3, [r7, #15]
 8006990:	3301      	adds	r3, #1
 8006992:	73fb      	strb	r3, [r7, #15]
 8006994:	7bfa      	ldrb	r2, [r7, #15]
 8006996:	79fb      	ldrb	r3, [r7, #7]
 8006998:	429a      	cmp	r2, r3
 800699a:	d3c2      	bcc.n	8006922 <adBms6830_init_config+0x12>
//    ic[cic].cfgb.dcc = ConfigB_DccBit(DCC16, DCC_BIT_SET);
//    SetConfigB_DischargeTimeOutValue(tIC, &ic[cic], RANG_0_TO_63_MIN, TIME_1MIN_OR_0_26HR);
  }
  adBmsWakeupIc(tIC);
 800699c:	79fb      	ldrb	r3, [r7, #7]
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 f8f2 	bl	8006b88 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 80069a4:	79f8      	ldrb	r0, [r7, #7]
 80069a6:	2301      	movs	r3, #1
 80069a8:	9300      	str	r3, [sp, #0]
 80069aa:	2308      	movs	r3, #8
 80069ac:	4a08      	ldr	r2, [pc, #32]	@ (80069d0 <adBms6830_init_config+0xc0>)
 80069ae:	6839      	ldr	r1, [r7, #0]
 80069b0:	f7fb fb0a 	bl	8001fc8 <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 80069b4:	79f8      	ldrb	r0, [r7, #7]
 80069b6:	2302      	movs	r3, #2
 80069b8:	9300      	str	r3, [sp, #0]
 80069ba:	2308      	movs	r3, #8
 80069bc:	4a05      	ldr	r2, [pc, #20]	@ (80069d4 <adBms6830_init_config+0xc4>)
 80069be:	6839      	ldr	r1, [r7, #0]
 80069c0:	f7fb fb02 	bl	8001fc8 <adBmsWriteData>
}
 80069c4:	bf00      	nop
 80069c6:	3714      	adds	r7, #20
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd90      	pop	{r4, r7, pc}
 80069cc:	40866666 	.word	0x40866666
 80069d0:	20000000 	.word	0x20000000
 80069d4:	20000004 	.word	0x20000004

080069d8 <adBms6830_start_adc_cell_voltage_measurment>:
*******************************************************************************
* @brief Start ADC Cell Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_adc_cell_voltage_measurment(uint8_t tIC)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af02      	add	r7, sp, #8
 80069de:	4603      	mov	r3, r0
 80069e0:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80069e2:	79fb      	ldrb	r3, [r7, #7]
 80069e4:	4618      	mov	r0, r3
 80069e6:	f000 f8cf 	bl	8006b88 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 80069ea:	2300      	movs	r3, #0
 80069ec:	9300      	str	r3, [sp, #0]
 80069ee:	2300      	movs	r3, #0
 80069f0:	2200      	movs	r2, #0
 80069f2:	2101      	movs	r1, #1
 80069f4:	2001      	movs	r0, #1
 80069f6:	f7fb fc8f 	bl	8002318 <adBms6830_Adcv>
#ifdef MBED
  pc.printf("Cell conversion completed\n");
#else
  printf("Cell conversion completed\n");
 80069fa:	4803      	ldr	r0, [pc, #12]	@ (8006a08 <adBms6830_start_adc_cell_voltage_measurment+0x30>)
 80069fc:	f009 ff50 	bl	80108a0 <puts>
#endif
}
 8006a00:	bf00      	nop
 8006a02:	3708      	adds	r7, #8
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	0801344c 	.word	0x0801344c

08006a0c <adBms6830_read_cell_voltages>:
*******************************************************************************
* @brief Read Cell Voltages
*******************************************************************************
*/
void adBms6830_read_cell_voltages(uint8_t tIC, cell_asic *ic)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af02      	add	r7, sp, #8
 8006a12:	4603      	mov	r3, r0
 8006a14:	6039      	str	r1, [r7, #0]
 8006a16:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006a18:	79fb      	ldrb	r3, [r7, #7]
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f000 f8b4 	bl	8006b88 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006a20:	2300      	movs	r3, #0
 8006a22:	9300      	str	r3, [sp, #0]
 8006a24:	2300      	movs	r3, #0
 8006a26:	2200      	movs	r2, #0
 8006a28:	2101      	movs	r1, #1
 8006a2a:	2001      	movs	r0, #1
 8006a2c:	f7fb fc74 	bl	8002318 <adBms6830_Adcv>
  adBms6830_Snap();
 8006a30:	f7fb fca5 	bl	800237e <adBms6830_Snap>
  adBmsReadData(tIC, &ic[0], RDCVA, Cell, A);
 8006a34:	79f8      	ldrb	r0, [r7, #7]
 8006a36:	2301      	movs	r3, #1
 8006a38:	9300      	str	r3, [sp, #0]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8006aac <adBms6830_read_cell_voltages+0xa0>)
 8006a3e:	6839      	ldr	r1, [r7, #0]
 8006a40:	f7fa fcc6 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVB, Cell, B);
 8006a44:	79f8      	ldrb	r0, [r7, #7]
 8006a46:	2302      	movs	r3, #2
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	4a18      	ldr	r2, [pc, #96]	@ (8006ab0 <adBms6830_read_cell_voltages+0xa4>)
 8006a4e:	6839      	ldr	r1, [r7, #0]
 8006a50:	f7fa fcbe 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVC, Cell, C);
 8006a54:	79f8      	ldrb	r0, [r7, #7]
 8006a56:	2303      	movs	r3, #3
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	4a15      	ldr	r2, [pc, #84]	@ (8006ab4 <adBms6830_read_cell_voltages+0xa8>)
 8006a5e:	6839      	ldr	r1, [r7, #0]
 8006a60:	f7fa fcb6 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVD, Cell, D);
 8006a64:	79f8      	ldrb	r0, [r7, #7]
 8006a66:	2304      	movs	r3, #4
 8006a68:	9300      	str	r3, [sp, #0]
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	4a12      	ldr	r2, [pc, #72]	@ (8006ab8 <adBms6830_read_cell_voltages+0xac>)
 8006a6e:	6839      	ldr	r1, [r7, #0]
 8006a70:	f7fa fcae 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVE, Cell, E);
 8006a74:	79f8      	ldrb	r0, [r7, #7]
 8006a76:	2305      	movs	r3, #5
 8006a78:	9300      	str	r3, [sp, #0]
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	4a0f      	ldr	r2, [pc, #60]	@ (8006abc <adBms6830_read_cell_voltages+0xb0>)
 8006a7e:	6839      	ldr	r1, [r7, #0]
 8006a80:	f7fa fca6 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVF, Cell, F);
 8006a84:	79f8      	ldrb	r0, [r7, #7]
 8006a86:	2306      	movs	r3, #6
 8006a88:	9300      	str	r3, [sp, #0]
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	4a0c      	ldr	r2, [pc, #48]	@ (8006ac0 <adBms6830_read_cell_voltages+0xb4>)
 8006a8e:	6839      	ldr	r1, [r7, #0]
 8006a90:	f7fa fc9e 	bl	80013d0 <adBmsReadData>
  adBms6830_Unsnap();
 8006a94:	f7fb fc82 	bl	800239c <adBms6830_Unsnap>
  printVoltages(tIC, &ic[0], Cell);
 8006a98:	79fb      	ldrb	r3, [r7, #7]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	6839      	ldr	r1, [r7, #0]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 f890 	bl	8006bc4 <printVoltages>
}
 8006aa4:	bf00      	nop
 8006aa6:	3708      	adds	r7, #8
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	20000008 	.word	0x20000008
 8006ab0:	2000000c 	.word	0x2000000c
 8006ab4:	20000010 	.word	0x20000010
 8006ab8:	20000014 	.word	0x20000014
 8006abc:	20000018 	.word	0x20000018
 8006ac0:	2000001c 	.word	0x2000001c

08006ac4 <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b082      	sub	sp, #8
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f001 fcb3 	bl	8008438 <HAL_Delay>
}
 8006ad2:	bf00      	nop
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
	...

08006adc <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_RESET);
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	2140      	movs	r1, #64	@ 0x40
 8006ae4:	4802      	ldr	r0, [pc, #8]	@ (8006af0 <adBmsCsLow+0x14>)
 8006ae6:	f003 fdad 	bl	800a644 <HAL_GPIO_WritePin>
}
 8006aea:	bf00      	nop
 8006aec:	bd80      	pop	{r7, pc}
 8006aee:	bf00      	nop
 8006af0:	48000400 	.word	0x48000400

08006af4 <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_SET);
 8006af8:	2201      	movs	r2, #1
 8006afa:	2140      	movs	r1, #64	@ 0x40
 8006afc:	4802      	ldr	r0, [pc, #8]	@ (8006b08 <adBmsCsHigh+0x14>)
 8006afe:	f003 fda1 	bl	800a644 <HAL_GPIO_WritePin>
}
 8006b02:	bf00      	nop
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	48000400 	.word	0x48000400

08006b0c <spiWriteBytes>:
void spiWriteBytes
( 
uint16_t size,                     /*Option: Number of bytes to be written on the SPI port*/
uint8_t *tx_Data                       /*Array of bytes to be written on the SPI port*/
)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	4603      	mov	r3, r0
 8006b14:	6039      	str	r1, [r7, #0]
 8006b16:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_SPI_Transmit(hspi, tx_Data, size, SPI_TIME_OUT);
 8006b18:	4b0a      	ldr	r3, [pc, #40]	@ (8006b44 <spiWriteBytes+0x38>)
 8006b1a:	6818      	ldr	r0, [r3, #0]
 8006b1c:	88fa      	ldrh	r2, [r7, #6]
 8006b1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b22:	6839      	ldr	r1, [r7, #0]
 8006b24:	f005 f8d0 	bl	800bcc8 <HAL_SPI_Transmit>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) {
 8006b2c:	7bfb      	ldrb	r3, [r7, #15]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d004      	beq.n	8006b3c <spiWriteBytes+0x30>
        // If you hit this, your SPI handle is likely invalid or the peripheral clock is off
        printf("SPI Error: %d\n", status);
 8006b32:	7bfb      	ldrb	r3, [r7, #15]
 8006b34:	4619      	mov	r1, r3
 8006b36:	4804      	ldr	r0, [pc, #16]	@ (8006b48 <spiWriteBytes+0x3c>)
 8006b38:	f009 fe4a 	bl	80107d0 <iprintf>
    }
}
 8006b3c:	bf00      	nop
 8006b3e:	3710      	adds	r7, #16
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	20000020 	.word	0x20000020
 8006b48:	08013580 	.word	0x08013580

08006b4c <spiWriteReadBytes>:
(
uint8_t *tx_data,                   /*array of data to be written on SPI port*/
uint8_t *rx_data,                   /*Input: array that will store the data read by the SPI port*/
uint16_t size                           /*Option: number of bytes*/
)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	4613      	mov	r3, r2
 8006b58:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_data, 4, SPI_TIME_OUT);
 8006b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8006b84 <spiWriteReadBytes+0x38>)
 8006b5c:	6818      	ldr	r0, [r3, #0]
 8006b5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b62:	2204      	movs	r2, #4
 8006b64:	68f9      	ldr	r1, [r7, #12]
 8006b66:	f005 f8af 	bl	800bcc8 <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 8006b6a:	4b06      	ldr	r3, [pc, #24]	@ (8006b84 <spiWriteReadBytes+0x38>)
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	88fa      	ldrh	r2, [r7, #6]
 8006b70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b74:	68b9      	ldr	r1, [r7, #8]
 8006b76:	f005 fa1d 	bl	800bfb4 <HAL_SPI_Receive>
}
 8006b7a:	bf00      	nop
 8006b7c:	3710      	adds	r7, #16
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	20000020 	.word	0x20000020

08006b88 <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	4603      	mov	r3, r0
 8006b90:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8006b92:	2300      	movs	r3, #0
 8006b94:	73fb      	strb	r3, [r7, #15]
 8006b96:	e00c      	b.n	8006bb2 <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 8006b98:	f7ff ffa0 	bl	8006adc <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 8006b9c:	2001      	movs	r0, #1
 8006b9e:	f7ff ff91 	bl	8006ac4 <Delay_ms>
    adBmsCsHigh();
 8006ba2:	f7ff ffa7 	bl	8006af4 <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 8006ba6:	2001      	movs	r0, #1
 8006ba8:	f7ff ff8c 	bl	8006ac4 <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8006bac:	7bfb      	ldrb	r3, [r7, #15]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	73fb      	strb	r3, [r7, #15]
 8006bb2:	7bfa      	ldrb	r2, [r7, #15]
 8006bb4:	79fb      	ldrb	r3, [r7, #7]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d3ee      	bcc.n	8006b98 <adBmsWakeupIc+0x10>
  }
}
 8006bba:	bf00      	nop
 8006bbc:	bf00      	nop
 8006bbe:	3710      	adds	r7, #16
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <printVoltages>:
 * @return None
 *
 *******************************************************************************
*/
void printVoltages(uint8_t tIC, cell_asic *IC, TYPE type)
{
 8006bc4:	b590      	push	{r4, r7, lr}
 8006bc6:	b087      	sub	sp, #28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	4603      	mov	r3, r0
 8006bcc:	6039      	str	r1, [r7, #0]
 8006bce:	71fb      	strb	r3, [r7, #7]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	71bb      	strb	r3, [r7, #6]
  float voltage;
  int16_t temp;
  uint8_t channel;
  if((type == Cell) || (type == AvgCell) || (type == F_volt) || (type == S_volt))
 8006bd4:	79bb      	ldrb	r3, [r7, #6]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d008      	beq.n	8006bec <printVoltages+0x28>
 8006bda:	79bb      	ldrb	r3, [r7, #6]
 8006bdc:	2b05      	cmp	r3, #5
 8006bde:	d005      	beq.n	8006bec <printVoltages+0x28>
 8006be0:	79bb      	ldrb	r3, [r7, #6]
 8006be2:	2b07      	cmp	r3, #7
 8006be4:	d002      	beq.n	8006bec <printVoltages+0x28>
 8006be6:	79bb      	ldrb	r3, [r7, #6]
 8006be8:	2b06      	cmp	r3, #6
 8006bea:	d102      	bne.n	8006bf2 <printVoltages+0x2e>
  {
    channel = CELL;
 8006bec:	2310      	movs	r3, #16
 8006bee:	757b      	strb	r3, [r7, #21]
 8006bf0:	e00a      	b.n	8006c08 <printVoltages+0x44>
  }
  else if (type == Aux){ channel = AUX;}
 8006bf2:	79bb      	ldrb	r3, [r7, #6]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d102      	bne.n	8006bfe <printVoltages+0x3a>
 8006bf8:	230c      	movs	r3, #12
 8006bfa:	757b      	strb	r3, [r7, #21]
 8006bfc:	e004      	b.n	8006c08 <printVoltages+0x44>
  else if (type == RAux){channel = RAUX;}
 8006bfe:	79bb      	ldrb	r3, [r7, #6]
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	d101      	bne.n	8006c08 <printVoltages+0x44>
 8006c04:	230a      	movs	r3, #10
 8006c06:	757b      	strb	r3, [r7, #21]
  for(uint8_t ic = 0; ic < tIC; ic++)
 8006c08:	2300      	movs	r3, #0
 8006c0a:	753b      	strb	r3, [r7, #20]
 8006c0c:	e1ce      	b.n	8006fac <printVoltages+0x3e8>
  {
    printf("IC%d:",(ic+1));
 8006c0e:	7d3b      	ldrb	r3, [r7, #20]
 8006c10:	3301      	adds	r3, #1
 8006c12:	4619      	mov	r1, r3
 8006c14:	48a6      	ldr	r0, [pc, #664]	@ (8006eb0 <printVoltages+0x2ec>)
 8006c16:	f009 fddb 	bl	80107d0 <iprintf>
    for(uint8_t index = 0; index < channel; index++)
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	74fb      	strb	r3, [r7, #19]
 8006c1e:	e1ba      	b.n	8006f96 <printVoltages+0x3d2>
    {
      if(type == Cell){ temp = IC[ic].cell.c_codes[index]; }
 8006c20:	79bb      	ldrb	r3, [r7, #6]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10c      	bne.n	8006c40 <printVoltages+0x7c>
 8006c26:	7d3b      	ldrb	r3, [r7, #20]
 8006c28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006c2c:	fb02 f303 	mul.w	r3, r2, r3
 8006c30:	683a      	ldr	r2, [r7, #0]
 8006c32:	4413      	add	r3, r2
 8006c34:	7cfa      	ldrb	r2, [r7, #19]
 8006c36:	3210      	adds	r2, #16
 8006c38:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c3c:	82fb      	strh	r3, [r7, #22]
 8006c3e:	e04e      	b.n	8006cde <printVoltages+0x11a>
      else if(type == AvgCell){ temp = IC[ic].acell.ac_codes[index]; }
 8006c40:	79bb      	ldrb	r3, [r7, #6]
 8006c42:	2b05      	cmp	r3, #5
 8006c44:	d10c      	bne.n	8006c60 <printVoltages+0x9c>
 8006c46:	7d3b      	ldrb	r3, [r7, #20]
 8006c48:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006c4c:	fb02 f303 	mul.w	r3, r2, r3
 8006c50:	683a      	ldr	r2, [r7, #0]
 8006c52:	4413      	add	r3, r2
 8006c54:	7cfa      	ldrb	r2, [r7, #19]
 8006c56:	3220      	adds	r2, #32
 8006c58:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c5c:	82fb      	strh	r3, [r7, #22]
 8006c5e:	e03e      	b.n	8006cde <printVoltages+0x11a>
      else if(type == F_volt){ temp = IC[ic].fcell.fc_codes[index]; }
 8006c60:	79bb      	ldrb	r3, [r7, #6]
 8006c62:	2b07      	cmp	r3, #7
 8006c64:	d10c      	bne.n	8006c80 <printVoltages+0xbc>
 8006c66:	7d3b      	ldrb	r3, [r7, #20]
 8006c68:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006c6c:	fb02 f303 	mul.w	r3, r2, r3
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	4413      	add	r3, r2
 8006c74:	7cfa      	ldrb	r2, [r7, #19]
 8006c76:	3240      	adds	r2, #64	@ 0x40
 8006c78:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c7c:	82fb      	strh	r3, [r7, #22]
 8006c7e:	e02e      	b.n	8006cde <printVoltages+0x11a>
      else if(type == S_volt){ temp = IC[ic].scell.sc_codes[index]; }
 8006c80:	79bb      	ldrb	r3, [r7, #6]
 8006c82:	2b06      	cmp	r3, #6
 8006c84:	d10c      	bne.n	8006ca0 <printVoltages+0xdc>
 8006c86:	7d3b      	ldrb	r3, [r7, #20]
 8006c88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006c8c:	fb02 f303 	mul.w	r3, r2, r3
 8006c90:	683a      	ldr	r2, [r7, #0]
 8006c92:	4413      	add	r3, r2
 8006c94:	7cfa      	ldrb	r2, [r7, #19]
 8006c96:	3230      	adds	r2, #48	@ 0x30
 8006c98:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c9c:	82fb      	strh	r3, [r7, #22]
 8006c9e:	e01e      	b.n	8006cde <printVoltages+0x11a>
      else if(type == Aux){ temp = IC[ic].aux.a_codes[index]; }
 8006ca0:	79bb      	ldrb	r3, [r7, #6]
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d10c      	bne.n	8006cc0 <printVoltages+0xfc>
 8006ca6:	7d3b      	ldrb	r3, [r7, #20]
 8006ca8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006cac:	fb02 f303 	mul.w	r3, r2, r3
 8006cb0:	683a      	ldr	r2, [r7, #0]
 8006cb2:	4413      	add	r3, r2
 8006cb4:	7cfa      	ldrb	r2, [r7, #19]
 8006cb6:	3250      	adds	r2, #80	@ 0x50
 8006cb8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006cbc:	82fb      	strh	r3, [r7, #22]
 8006cbe:	e00e      	b.n	8006cde <printVoltages+0x11a>
      else if(type == RAux){ temp = IC[ic].raux.ra_codes[index]; }
 8006cc0:	79bb      	ldrb	r3, [r7, #6]
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	d10b      	bne.n	8006cde <printVoltages+0x11a>
 8006cc6:	7d3b      	ldrb	r3, [r7, #20]
 8006cc8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006ccc:	fb02 f303 	mul.w	r3, r2, r3
 8006cd0:	683a      	ldr	r2, [r7, #0]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	7cfa      	ldrb	r2, [r7, #19]
 8006cd6:	325c      	adds	r2, #92	@ 0x5c
 8006cd8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006cdc:	82fb      	strh	r3, [r7, #22]
      voltage = getVoltage(temp);
 8006cde:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f000 f978 	bl	8006fd8 <getVoltage>
 8006ce8:	ed87 0a03 	vstr	s0, [r7, #12]
      if(type == Cell)
 8006cec:	79bb      	ldrb	r3, [r7, #6]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d12b      	bne.n	8006d4a <printVoltages+0x186>
      {
        printf("C%d=%fV,",(index+1), voltage);
 8006cf2:	7cfb      	ldrb	r3, [r7, #19]
 8006cf4:	1c5c      	adds	r4, r3, #1
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f7f9 fc2e 	bl	8000558 <__aeabi_f2d>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	460b      	mov	r3, r1
 8006d00:	4621      	mov	r1, r4
 8006d02:	486c      	ldr	r0, [pc, #432]	@ (8006eb4 <printVoltages+0x2f0>)
 8006d04:	f009 fd64 	bl	80107d0 <iprintf>
        if(index == (channel-1))
 8006d08:	7cfa      	ldrb	r2, [r7, #19]
 8006d0a:	7d7b      	ldrb	r3, [r7, #21]
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	f040 813e 	bne.w	8006f90 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006d14:	7d3b      	ldrb	r3, [r7, #20]
 8006d16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d1a:	fb02 f303 	mul.w	r3, r2, r3
 8006d1e:	683a      	ldr	r2, [r7, #0]
 8006d20:	4413      	add	r3, r2
 8006d22:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006d26:	4619      	mov	r1, r3
 8006d28:	4863      	ldr	r0, [pc, #396]	@ (8006eb8 <printVoltages+0x2f4>)
 8006d2a:	f009 fd51 	bl	80107d0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.cell_pec);
 8006d2e:	7d3b      	ldrb	r3, [r7, #20]
 8006d30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d34:	fb02 f303 	mul.w	r3, r2, r3
 8006d38:	683a      	ldr	r2, [r7, #0]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8006d40:	4619      	mov	r1, r3
 8006d42:	485e      	ldr	r0, [pc, #376]	@ (8006ebc <printVoltages+0x2f8>)
 8006d44:	f009 fd44 	bl	80107d0 <iprintf>
 8006d48:	e122      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else if(type == AvgCell)
 8006d4a:	79bb      	ldrb	r3, [r7, #6]
 8006d4c:	2b05      	cmp	r3, #5
 8006d4e:	d12b      	bne.n	8006da8 <printVoltages+0x1e4>
      {
        printf("AC%d=%fV,",(index+1), voltage);
 8006d50:	7cfb      	ldrb	r3, [r7, #19]
 8006d52:	1c5c      	adds	r4, r3, #1
 8006d54:	68f8      	ldr	r0, [r7, #12]
 8006d56:	f7f9 fbff 	bl	8000558 <__aeabi_f2d>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	460b      	mov	r3, r1
 8006d5e:	4621      	mov	r1, r4
 8006d60:	4857      	ldr	r0, [pc, #348]	@ (8006ec0 <printVoltages+0x2fc>)
 8006d62:	f009 fd35 	bl	80107d0 <iprintf>
        if(index == (channel-1))
 8006d66:	7cfa      	ldrb	r2, [r7, #19]
 8006d68:	7d7b      	ldrb	r3, [r7, #21]
 8006d6a:	3b01      	subs	r3, #1
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	f040 810f 	bne.w	8006f90 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006d72:	7d3b      	ldrb	r3, [r7, #20]
 8006d74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d78:	fb02 f303 	mul.w	r3, r2, r3
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	4413      	add	r3, r2
 8006d80:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006d84:	4619      	mov	r1, r3
 8006d86:	484c      	ldr	r0, [pc, #304]	@ (8006eb8 <printVoltages+0x2f4>)
 8006d88:	f009 fd22 	bl	80107d0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.acell_pec);
 8006d8c:	7d3b      	ldrb	r3, [r7, #20]
 8006d8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d92:	fb02 f303 	mul.w	r3, r2, r3
 8006d96:	683a      	ldr	r2, [r7, #0]
 8006d98:	4413      	add	r3, r2
 8006d9a:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 8006d9e:	4619      	mov	r1, r3
 8006da0:	4846      	ldr	r0, [pc, #280]	@ (8006ebc <printVoltages+0x2f8>)
 8006da2:	f009 fd15 	bl	80107d0 <iprintf>
 8006da6:	e0f3      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else if(type == F_volt)
 8006da8:	79bb      	ldrb	r3, [r7, #6]
 8006daa:	2b07      	cmp	r3, #7
 8006dac:	d12b      	bne.n	8006e06 <printVoltages+0x242>
      {
        printf("FC%d=%fV,",(index+1), voltage);
 8006dae:	7cfb      	ldrb	r3, [r7, #19]
 8006db0:	1c5c      	adds	r4, r3, #1
 8006db2:	68f8      	ldr	r0, [r7, #12]
 8006db4:	f7f9 fbd0 	bl	8000558 <__aeabi_f2d>
 8006db8:	4602      	mov	r2, r0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	4841      	ldr	r0, [pc, #260]	@ (8006ec4 <printVoltages+0x300>)
 8006dc0:	f009 fd06 	bl	80107d0 <iprintf>
        if(index == (channel-1))
 8006dc4:	7cfa      	ldrb	r2, [r7, #19]
 8006dc6:	7d7b      	ldrb	r3, [r7, #21]
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	f040 80e0 	bne.w	8006f90 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006dd0:	7d3b      	ldrb	r3, [r7, #20]
 8006dd2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006dd6:	fb02 f303 	mul.w	r3, r2, r3
 8006dda:	683a      	ldr	r2, [r7, #0]
 8006ddc:	4413      	add	r3, r2
 8006dde:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006de2:	4619      	mov	r1, r3
 8006de4:	4834      	ldr	r0, [pc, #208]	@ (8006eb8 <printVoltages+0x2f4>)
 8006de6:	f009 fcf3 	bl	80107d0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.fcell_pec);
 8006dea:	7d3b      	ldrb	r3, [r7, #20]
 8006dec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006df0:	fb02 f303 	mul.w	r3, r2, r3
 8006df4:	683a      	ldr	r2, [r7, #0]
 8006df6:	4413      	add	r3, r2
 8006df8:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	482f      	ldr	r0, [pc, #188]	@ (8006ebc <printVoltages+0x2f8>)
 8006e00:	f009 fce6 	bl	80107d0 <iprintf>
 8006e04:	e0c4      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else if(type == S_volt)
 8006e06:	79bb      	ldrb	r3, [r7, #6]
 8006e08:	2b06      	cmp	r3, #6
 8006e0a:	d12b      	bne.n	8006e64 <printVoltages+0x2a0>
      {
        printf("S%d=%fV,",(index+1), voltage);
 8006e0c:	7cfb      	ldrb	r3, [r7, #19]
 8006e0e:	1c5c      	adds	r4, r3, #1
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f7f9 fba1 	bl	8000558 <__aeabi_f2d>
 8006e16:	4602      	mov	r2, r0
 8006e18:	460b      	mov	r3, r1
 8006e1a:	4621      	mov	r1, r4
 8006e1c:	482a      	ldr	r0, [pc, #168]	@ (8006ec8 <printVoltages+0x304>)
 8006e1e:	f009 fcd7 	bl	80107d0 <iprintf>
        if(index == (channel-1))
 8006e22:	7cfa      	ldrb	r2, [r7, #19]
 8006e24:	7d7b      	ldrb	r3, [r7, #21]
 8006e26:	3b01      	subs	r3, #1
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	f040 80b1 	bne.w	8006f90 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006e2e:	7d3b      	ldrb	r3, [r7, #20]
 8006e30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006e34:	fb02 f303 	mul.w	r3, r2, r3
 8006e38:	683a      	ldr	r2, [r7, #0]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006e40:	4619      	mov	r1, r3
 8006e42:	481d      	ldr	r0, [pc, #116]	@ (8006eb8 <printVoltages+0x2f4>)
 8006e44:	f009 fcc4 	bl	80107d0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.scell_pec);
 8006e48:	7d3b      	ldrb	r3, [r7, #20]
 8006e4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006e4e:	fb02 f303 	mul.w	r3, r2, r3
 8006e52:	683a      	ldr	r2, [r7, #0]
 8006e54:	4413      	add	r3, r2
 8006e56:	f893 3193 	ldrb.w	r3, [r3, #403]	@ 0x193
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	4817      	ldr	r0, [pc, #92]	@ (8006ebc <printVoltages+0x2f8>)
 8006e5e:	f009 fcb7 	bl	80107d0 <iprintf>
 8006e62:	e095      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else if(type == Aux)
 8006e64:	79bb      	ldrb	r3, [r7, #6]
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d161      	bne.n	8006f2e <printVoltages+0x36a>
      {
        if(index <= 9)
 8006e6a:	7cfb      	ldrb	r3, [r7, #19]
 8006e6c:	2b09      	cmp	r3, #9
 8006e6e:	d80b      	bhi.n	8006e88 <printVoltages+0x2c4>
        {
          printf("AUX%d=%fV,",(index+1), voltage);
 8006e70:	7cfb      	ldrb	r3, [r7, #19]
 8006e72:	1c5c      	adds	r4, r3, #1
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f7f9 fb6f 	bl	8000558 <__aeabi_f2d>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	4621      	mov	r1, r4
 8006e80:	4812      	ldr	r0, [pc, #72]	@ (8006ecc <printVoltages+0x308>)
 8006e82:	f009 fca5 	bl	80107d0 <iprintf>
 8006e86:	e083      	b.n	8006f90 <printVoltages+0x3cc>
        }
        else if(index == 10)
 8006e88:	7cfb      	ldrb	r3, [r7, #19]
 8006e8a:	2b0a      	cmp	r3, #10
 8006e8c:	d122      	bne.n	8006ed4 <printVoltages+0x310>
        {
          printf("VMV:%fV,",(20 * voltage));
 8006e8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e92:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8006e96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e9a:	ee17 0a90 	vmov	r0, s15
 8006e9e:	f7f9 fb5b 	bl	8000558 <__aeabi_f2d>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	480a      	ldr	r0, [pc, #40]	@ (8006ed0 <printVoltages+0x30c>)
 8006ea8:	f009 fc92 	bl	80107d0 <iprintf>
 8006eac:	e070      	b.n	8006f90 <printVoltages+0x3cc>
 8006eae:	bf00      	nop
 8006eb0:	0801379c 	.word	0x0801379c
 8006eb4:	080137a4 	.word	0x080137a4
 8006eb8:	08013720 	.word	0x08013720
 8006ebc:	080137b0 	.word	0x080137b0
 8006ec0:	080137bc 	.word	0x080137bc
 8006ec4:	080137c8 	.word	0x080137c8
 8006ec8:	080137d4 	.word	0x080137d4
 8006ecc:	080137e0 	.word	0x080137e0
 8006ed0:	080137ec 	.word	0x080137ec
        }
        else if(index == 11)
 8006ed4:	7cfb      	ldrb	r3, [r7, #19]
 8006ed6:	2b0b      	cmp	r3, #11
 8006ed8:	d15a      	bne.n	8006f90 <printVoltages+0x3cc>
        {
          printf("V+:%fV,",(20 * voltage));
 8006eda:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ede:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8006ee2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ee6:	ee17 0a90 	vmov	r0, s15
 8006eea:	f7f9 fb35 	bl	8000558 <__aeabi_f2d>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	4833      	ldr	r0, [pc, #204]	@ (8006fc0 <printVoltages+0x3fc>)
 8006ef4:	f009 fc6c 	bl	80107d0 <iprintf>
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006ef8:	7d3b      	ldrb	r3, [r7, #20]
 8006efa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006efe:	fb02 f303 	mul.w	r3, r2, r3
 8006f02:	683a      	ldr	r2, [r7, #0]
 8006f04:	4413      	add	r3, r2
 8006f06:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	482d      	ldr	r0, [pc, #180]	@ (8006fc4 <printVoltages+0x400>)
 8006f0e:	f009 fc5f 	bl	80107d0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.aux_pec);
 8006f12:	7d3b      	ldrb	r3, [r7, #20]
 8006f14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006f18:	fb02 f303 	mul.w	r3, r2, r3
 8006f1c:	683a      	ldr	r2, [r7, #0]
 8006f1e:	4413      	add	r3, r2
 8006f20:	f893 3195 	ldrb.w	r3, [r3, #405]	@ 0x195
 8006f24:	4619      	mov	r1, r3
 8006f26:	4828      	ldr	r0, [pc, #160]	@ (8006fc8 <printVoltages+0x404>)
 8006f28:	f009 fc52 	bl	80107d0 <iprintf>
 8006f2c:	e030      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else if(type == RAux)
 8006f2e:	79bb      	ldrb	r3, [r7, #6]
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d12a      	bne.n	8006f8a <printVoltages+0x3c6>
      {
        printf("RAUX%d=%fV,",(index+1), voltage);
 8006f34:	7cfb      	ldrb	r3, [r7, #19]
 8006f36:	1c5c      	adds	r4, r3, #1
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f7f9 fb0d 	bl	8000558 <__aeabi_f2d>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	460b      	mov	r3, r1
 8006f42:	4621      	mov	r1, r4
 8006f44:	4821      	ldr	r0, [pc, #132]	@ (8006fcc <printVoltages+0x408>)
 8006f46:	f009 fc43 	bl	80107d0 <iprintf>
        if(index == (channel-1))
 8006f4a:	7cfa      	ldrb	r2, [r7, #19]
 8006f4c:	7d7b      	ldrb	r3, [r7, #21]
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d11d      	bne.n	8006f90 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006f54:	7d3b      	ldrb	r3, [r7, #20]
 8006f56:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006f5a:	fb02 f303 	mul.w	r3, r2, r3
 8006f5e:	683a      	ldr	r2, [r7, #0]
 8006f60:	4413      	add	r3, r2
 8006f62:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006f66:	4619      	mov	r1, r3
 8006f68:	4816      	ldr	r0, [pc, #88]	@ (8006fc4 <printVoltages+0x400>)
 8006f6a:	f009 fc31 	bl	80107d0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.raux_pec);
 8006f6e:	7d3b      	ldrb	r3, [r7, #20]
 8006f70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006f74:	fb02 f303 	mul.w	r3, r2, r3
 8006f78:	683a      	ldr	r2, [r7, #0]
 8006f7a:	4413      	add	r3, r2
 8006f7c:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8006f80:	4619      	mov	r1, r3
 8006f82:	4811      	ldr	r0, [pc, #68]	@ (8006fc8 <printVoltages+0x404>)
 8006f84:	f009 fc24 	bl	80107d0 <iprintf>
 8006f88:	e002      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else{ printf("Wrong Register Group Select\n"); }
 8006f8a:	4811      	ldr	r0, [pc, #68]	@ (8006fd0 <printVoltages+0x40c>)
 8006f8c:	f009 fc88 	bl	80108a0 <puts>
    for(uint8_t index = 0; index < channel; index++)
 8006f90:	7cfb      	ldrb	r3, [r7, #19]
 8006f92:	3301      	adds	r3, #1
 8006f94:	74fb      	strb	r3, [r7, #19]
 8006f96:	7cfa      	ldrb	r2, [r7, #19]
 8006f98:	7d7b      	ldrb	r3, [r7, #21]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	f4ff ae40 	bcc.w	8006c20 <printVoltages+0x5c>
    }
    printf("\n\n");
 8006fa0:	480c      	ldr	r0, [pc, #48]	@ (8006fd4 <printVoltages+0x410>)
 8006fa2:	f009 fc7d 	bl	80108a0 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8006fa6:	7d3b      	ldrb	r3, [r7, #20]
 8006fa8:	3301      	adds	r3, #1
 8006faa:	753b      	strb	r3, [r7, #20]
 8006fac:	7d3a      	ldrb	r2, [r7, #20]
 8006fae:	79fb      	ldrb	r3, [r7, #7]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	f4ff ae2c 	bcc.w	8006c0e <printVoltages+0x4a>
  }
}
 8006fb6:	bf00      	nop
 8006fb8:	bf00      	nop
 8006fba:	371c      	adds	r7, #28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd90      	pop	{r4, r7, pc}
 8006fc0:	080137f8 	.word	0x080137f8
 8006fc4:	08013720 	.word	0x08013720
 8006fc8:	080137b0 	.word	0x080137b0
 8006fcc:	08013800 	.word	0x08013800
 8006fd0:	080135c8 	.word	0x080135c8
 8006fd4:	0801380c 	.word	0x0801380c

08006fd8 <getVoltage>:
 * @return voltage(float)
 *
 *******************************************************************************
*/
float getVoltage(int data)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
    float voltage_float; //voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8006fe6:	3310      	adds	r3, #16
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f7f9 faa3 	bl	8000534 <__aeabi_i2d>
 8006fee:	a30a      	add	r3, pc, #40	@ (adr r3, 8007018 <getVoltage+0x40>)
 8006ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff4:	f7f9 fb08 	bl	8000608 <__aeabi_dmul>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	4610      	mov	r0, r2
 8006ffe:	4619      	mov	r1, r3
 8007000:	f7f9 fdfa 	bl	8000bf8 <__aeabi_d2f>
 8007004:	4603      	mov	r3, r0
 8007006:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	ee07 3a90 	vmov	s15, r3
}
 800700e:	eeb0 0a67 	vmov.f32	s0, s15
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}
 8007018:	30553261 	.word	0x30553261
 800701c:	3f23a92a 	.word	0x3f23a92a

08007020 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007024:	f001 f997 	bl	8008356 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007028:	f000 f82e 	bl	8007088 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800702c:	f000 fc2a 	bl	8007884 <MX_GPIO_Init>
  MX_ADC1_Init();
 8007030:	f000 f878 	bl	8007124 <MX_ADC1_Init>
  MX_I2C1_Init();
 8007034:	f000 f9a2 	bl	800737c <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8007038:	f000 f9e0 	bl	80073fc <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 800703c:	f000 fa54 	bl	80074e8 <MX_SPI1_Init>
  MX_FDCAN2_Init();
 8007040:	f000 f94e 	bl	80072e0 <MX_FDCAN2_Init>
  MX_ADC2_Init();
 8007044:	f000 f8e6 	bl	8007214 <MX_ADC2_Init>
  MX_RTC_Init();
 8007048:	f000 fa22 	bl	8007490 <MX_RTC_Init>
  MX_TIM2_Init();
 800704c:	f000 fb1e 	bl	800768c <MX_TIM2_Init>
  MX_TIM8_Init();
 8007050:	f000 fbc4 	bl	80077dc <MX_TIM8_Init>
  MX_TIM1_Init();
 8007054:	f000 fa86 	bl	8007564 <MX_TIM1_Init>
  MX_TIM3_Init();
 8007058:	f000 fb66 	bl	8007728 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  adBms6830_init_config(TOTAL_IC, IC);
 800705c:	4909      	ldr	r1, [pc, #36]	@ (8007084 <main+0x64>)
 800705e:	2001      	movs	r0, #1
 8007060:	f7ff fc56 	bl	8006910 <adBms6830_init_config>
  adBms6830_start_adc_cell_voltage_measurment(TOTAL_IC);
 8007064:	2001      	movs	r0, #1
 8007066:	f7ff fcb7 	bl	80069d8 <adBms6830_start_adc_cell_voltage_measurment>
  Delay_ms(10);
 800706a:	200a      	movs	r0, #10
 800706c:	f7ff fd2a 	bl	8006ac4 <Delay_ms>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		adBms6830_read_cell_voltages(TOTAL_IC, IC);
 8007070:	4904      	ldr	r1, [pc, #16]	@ (8007084 <main+0x64>)
 8007072:	2001      	movs	r0, #1
 8007074:	f7ff fcca 	bl	8006a0c <adBms6830_read_cell_voltages>
		Delay_ms(500);
 8007078:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800707c:	f7ff fd22 	bl	8006ac4 <Delay_ms>
		adBms6830_read_cell_voltages(TOTAL_IC, IC);
 8007080:	bf00      	nop
 8007082:	e7f5      	b.n	8007070 <main+0x50>
 8007084:	200001f8 	.word	0x200001f8

08007088 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b094      	sub	sp, #80	@ 0x50
 800708c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800708e:	f107 0318 	add.w	r3, r7, #24
 8007092:	2238      	movs	r2, #56	@ 0x38
 8007094:	2100      	movs	r1, #0
 8007096:	4618      	mov	r0, r3
 8007098:	f009 fc0a 	bl	80108b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800709c:	1d3b      	adds	r3, r7, #4
 800709e:	2200      	movs	r2, #0
 80070a0:	601a      	str	r2, [r3, #0]
 80070a2:	605a      	str	r2, [r3, #4]
 80070a4:	609a      	str	r2, [r3, #8]
 80070a6:	60da      	str	r2, [r3, #12]
 80070a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80070aa:	2000      	movs	r0, #0
 80070ac:	f003 fc14 	bl	800a8d8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80070b0:	230a      	movs	r3, #10
 80070b2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80070b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80070b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80070ba:	2340      	movs	r3, #64	@ 0x40
 80070bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80070be:	2301      	movs	r3, #1
 80070c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80070c2:	2302      	movs	r3, #2
 80070c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80070c6:	2302      	movs	r3, #2
 80070c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80070ca:	2304      	movs	r3, #4
 80070cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80070ce:	2355      	movs	r3, #85	@ 0x55
 80070d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80070d2:	2302      	movs	r3, #2
 80070d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80070d6:	2302      	movs	r3, #2
 80070d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80070da:	2302      	movs	r3, #2
 80070dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80070de:	f107 0318 	add.w	r3, r7, #24
 80070e2:	4618      	mov	r0, r3
 80070e4:	f003 fcac 	bl	800aa40 <HAL_RCC_OscConfig>
 80070e8:	4603      	mov	r3, r0
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d001      	beq.n	80070f2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80070ee:	f000 fcd1 	bl	8007a94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80070f2:	230f      	movs	r3, #15
 80070f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80070f6:	2303      	movs	r3, #3
 80070f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80070fa:	2300      	movs	r3, #0
 80070fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80070fe:	2300      	movs	r3, #0
 8007100:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007102:	2300      	movs	r3, #0
 8007104:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8007106:	1d3b      	adds	r3, r7, #4
 8007108:	2104      	movs	r1, #4
 800710a:	4618      	mov	r0, r3
 800710c:	f003 ffaa 	bl	800b064 <HAL_RCC_ClockConfig>
 8007110:	4603      	mov	r3, r0
 8007112:	2b00      	cmp	r3, #0
 8007114:	d001      	beq.n	800711a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8007116:	f000 fcbd 	bl	8007a94 <Error_Handler>
  }
}
 800711a:	bf00      	nop
 800711c:	3750      	adds	r7, #80	@ 0x50
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}
	...

08007124 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b08c      	sub	sp, #48	@ 0x30
 8007128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800712a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800712e:	2200      	movs	r2, #0
 8007130:	601a      	str	r2, [r3, #0]
 8007132:	605a      	str	r2, [r3, #4]
 8007134:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8007136:	1d3b      	adds	r3, r7, #4
 8007138:	2220      	movs	r2, #32
 800713a:	2100      	movs	r1, #0
 800713c:	4618      	mov	r0, r3
 800713e:	f009 fbb7 	bl	80108b0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8007142:	4b32      	ldr	r3, [pc, #200]	@ (800720c <MX_ADC1_Init+0xe8>)
 8007144:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007148:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800714a:	4b30      	ldr	r3, [pc, #192]	@ (800720c <MX_ADC1_Init+0xe8>)
 800714c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8007150:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8007152:	4b2e      	ldr	r3, [pc, #184]	@ (800720c <MX_ADC1_Init+0xe8>)
 8007154:	2200      	movs	r2, #0
 8007156:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007158:	4b2c      	ldr	r3, [pc, #176]	@ (800720c <MX_ADC1_Init+0xe8>)
 800715a:	2200      	movs	r2, #0
 800715c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800715e:	4b2b      	ldr	r3, [pc, #172]	@ (800720c <MX_ADC1_Init+0xe8>)
 8007160:	2200      	movs	r2, #0
 8007162:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007164:	4b29      	ldr	r3, [pc, #164]	@ (800720c <MX_ADC1_Init+0xe8>)
 8007166:	2200      	movs	r2, #0
 8007168:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800716a:	4b28      	ldr	r3, [pc, #160]	@ (800720c <MX_ADC1_Init+0xe8>)
 800716c:	2204      	movs	r2, #4
 800716e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8007170:	4b26      	ldr	r3, [pc, #152]	@ (800720c <MX_ADC1_Init+0xe8>)
 8007172:	2200      	movs	r2, #0
 8007174:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8007176:	4b25      	ldr	r3, [pc, #148]	@ (800720c <MX_ADC1_Init+0xe8>)
 8007178:	2200      	movs	r2, #0
 800717a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800717c:	4b23      	ldr	r3, [pc, #140]	@ (800720c <MX_ADC1_Init+0xe8>)
 800717e:	2201      	movs	r2, #1
 8007180:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007182:	4b22      	ldr	r3, [pc, #136]	@ (800720c <MX_ADC1_Init+0xe8>)
 8007184:	2200      	movs	r2, #0
 8007186:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800718a:	4b20      	ldr	r3, [pc, #128]	@ (800720c <MX_ADC1_Init+0xe8>)
 800718c:	2200      	movs	r2, #0
 800718e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007190:	4b1e      	ldr	r3, [pc, #120]	@ (800720c <MX_ADC1_Init+0xe8>)
 8007192:	2200      	movs	r2, #0
 8007194:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8007196:	4b1d      	ldr	r3, [pc, #116]	@ (800720c <MX_ADC1_Init+0xe8>)
 8007198:	2200      	movs	r2, #0
 800719a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800719e:	4b1b      	ldr	r3, [pc, #108]	@ (800720c <MX_ADC1_Init+0xe8>)
 80071a0:	2200      	movs	r2, #0
 80071a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80071a4:	4b19      	ldr	r3, [pc, #100]	@ (800720c <MX_ADC1_Init+0xe8>)
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80071ac:	4817      	ldr	r0, [pc, #92]	@ (800720c <MX_ADC1_Init+0xe8>)
 80071ae:	f001 fb3b 	bl	8008828 <HAL_ADC_Init>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d001      	beq.n	80071bc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80071b8:	f000 fc6c 	bl	8007a94 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80071bc:	2300      	movs	r3, #0
 80071be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80071c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80071c4:	4619      	mov	r1, r3
 80071c6:	4811      	ldr	r0, [pc, #68]	@ (800720c <MX_ADC1_Init+0xe8>)
 80071c8:	f002 f950 	bl	800946c <HAL_ADCEx_MultiModeConfigChannel>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d001      	beq.n	80071d6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80071d2:	f000 fc5f 	bl	8007a94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80071d6:	4b0e      	ldr	r3, [pc, #56]	@ (8007210 <MX_ADC1_Init+0xec>)
 80071d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80071da:	2306      	movs	r3, #6
 80071dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80071de:	2300      	movs	r3, #0
 80071e0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80071e2:	237f      	movs	r3, #127	@ 0x7f
 80071e4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80071e6:	2304      	movs	r3, #4
 80071e8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80071ea:	2300      	movs	r3, #0
 80071ec:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80071ee:	1d3b      	adds	r3, r7, #4
 80071f0:	4619      	mov	r1, r3
 80071f2:	4806      	ldr	r0, [pc, #24]	@ (800720c <MX_ADC1_Init+0xe8>)
 80071f4:	f001 fcd4 	bl	8008ba0 <HAL_ADC_ConfigChannel>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d001      	beq.n	8007202 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80071fe:	f000 fc49 	bl	8007a94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8007202:	bf00      	nop
 8007204:	3730      	adds	r7, #48	@ 0x30
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	20000498 	.word	0x20000498
 8007210:	08600004 	.word	0x08600004

08007214 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b088      	sub	sp, #32
 8007218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800721a:	463b      	mov	r3, r7
 800721c:	2220      	movs	r2, #32
 800721e:	2100      	movs	r1, #0
 8007220:	4618      	mov	r0, r3
 8007222:	f009 fb45 	bl	80108b0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8007226:	4b2b      	ldr	r3, [pc, #172]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007228:	4a2b      	ldr	r2, [pc, #172]	@ (80072d8 <MX_ADC2_Init+0xc4>)
 800722a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800722c:	4b29      	ldr	r3, [pc, #164]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 800722e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8007232:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8007234:	4b27      	ldr	r3, [pc, #156]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007236:	2200      	movs	r2, #0
 8007238:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800723a:	4b26      	ldr	r3, [pc, #152]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 800723c:	2200      	movs	r2, #0
 800723e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8007240:	4b24      	ldr	r3, [pc, #144]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007242:	2200      	movs	r2, #0
 8007244:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007246:	4b23      	ldr	r3, [pc, #140]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007248:	2200      	movs	r2, #0
 800724a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800724c:	4b21      	ldr	r3, [pc, #132]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 800724e:	2204      	movs	r2, #4
 8007250:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8007252:	4b20      	ldr	r3, [pc, #128]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007254:	2200      	movs	r2, #0
 8007256:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8007258:	4b1e      	ldr	r3, [pc, #120]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 800725a:	2200      	movs	r2, #0
 800725c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800725e:	4b1d      	ldr	r3, [pc, #116]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007260:	2201      	movs	r2, #1
 8007262:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8007264:	4b1b      	ldr	r3, [pc, #108]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007266:	2200      	movs	r2, #0
 8007268:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800726c:	4b19      	ldr	r3, [pc, #100]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 800726e:	2200      	movs	r2, #0
 8007270:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007272:	4b18      	ldr	r3, [pc, #96]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007274:	2200      	movs	r2, #0
 8007276:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8007278:	4b16      	ldr	r3, [pc, #88]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 800727a:	2200      	movs	r2, #0
 800727c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8007280:	4b14      	ldr	r3, [pc, #80]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007282:	2200      	movs	r2, #0
 8007284:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8007286:	4b13      	ldr	r3, [pc, #76]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007288:	2200      	movs	r2, #0
 800728a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800728e:	4811      	ldr	r0, [pc, #68]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 8007290:	f001 faca 	bl	8008828 <HAL_ADC_Init>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d001      	beq.n	800729e <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800729a:	f000 fbfb 	bl	8007a94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800729e:	4b0f      	ldr	r3, [pc, #60]	@ (80072dc <MX_ADC2_Init+0xc8>)
 80072a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80072a2:	2306      	movs	r3, #6
 80072a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80072a6:	2300      	movs	r3, #0
 80072a8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80072aa:	237f      	movs	r3, #127	@ 0x7f
 80072ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80072ae:	2304      	movs	r3, #4
 80072b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80072b2:	2300      	movs	r3, #0
 80072b4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80072b6:	463b      	mov	r3, r7
 80072b8:	4619      	mov	r1, r3
 80072ba:	4806      	ldr	r0, [pc, #24]	@ (80072d4 <MX_ADC2_Init+0xc0>)
 80072bc:	f001 fc70 	bl	8008ba0 <HAL_ADC_ConfigChannel>
 80072c0:	4603      	mov	r3, r0
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d001      	beq.n	80072ca <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80072c6:	f000 fbe5 	bl	8007a94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80072ca:	bf00      	nop
 80072cc:	3720      	adds	r7, #32
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	20000504 	.word	0x20000504
 80072d8:	50000100 	.word	0x50000100
 80072dc:	47520000 	.word	0x47520000

080072e0 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80072e4:	4b23      	ldr	r3, [pc, #140]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 80072e6:	4a24      	ldr	r2, [pc, #144]	@ (8007378 <MX_FDCAN2_Init+0x98>)
 80072e8:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80072ea:	4b22      	ldr	r3, [pc, #136]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 80072ec:	2200      	movs	r2, #0
 80072ee:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80072f0:	4b20      	ldr	r3, [pc, #128]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80072f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 80072f8:	2200      	movs	r2, #0
 80072fa:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80072fc:	4b1d      	ldr	r3, [pc, #116]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 80072fe:	2200      	movs	r2, #0
 8007300:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8007302:	4b1c      	ldr	r3, [pc, #112]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 8007304:	2200      	movs	r2, #0
 8007306:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8007308:	4b1a      	ldr	r3, [pc, #104]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 800730a:	2200      	movs	r2, #0
 800730c:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 20;
 800730e:	4b19      	ldr	r3, [pc, #100]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 8007310:	2214      	movs	r2, #20
 8007312:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8007314:	4b17      	ldr	r3, [pc, #92]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 8007316:	2201      	movs	r2, #1
 8007318:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 14;
 800731a:	4b16      	ldr	r3, [pc, #88]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 800731c:	220e      	movs	r2, #14
 800731e:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8007320:	4b14      	ldr	r3, [pc, #80]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 8007322:	2202      	movs	r2, #2
 8007324:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8007326:	4b13      	ldr	r3, [pc, #76]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 8007328:	2201      	movs	r2, #1
 800732a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800732c:	4b11      	ldr	r3, [pc, #68]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 800732e:	2201      	movs	r2, #1
 8007330:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8007332:	4b10      	ldr	r3, [pc, #64]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 8007334:	2201      	movs	r2, #1
 8007336:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8007338:	4b0e      	ldr	r3, [pc, #56]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 800733a:	2201      	movs	r2, #1
 800733c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 800733e:	4b0d      	ldr	r3, [pc, #52]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 8007340:	2201      	movs	r2, #1
 8007342:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8007344:	4b0b      	ldr	r3, [pc, #44]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 8007346:	2200      	movs	r2, #0
 8007348:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800734a:	4b0a      	ldr	r3, [pc, #40]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 800734c:	2200      	movs	r2, #0
 800734e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8007350:	4808      	ldr	r0, [pc, #32]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 8007352:	f002 faa3 	bl	800989c <HAL_FDCAN_Init>
 8007356:	4603      	mov	r3, r0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d001      	beq.n	8007360 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 800735c:	f000 fb9a 	bl	8007a94 <Error_Handler>
//	{
//		Error_Handler();
//	}

	/* Start the FDCAN module */
	if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8007360:	4804      	ldr	r0, [pc, #16]	@ (8007374 <MX_FDCAN2_Init+0x94>)
 8007362:	f002 fbf5 	bl	8009b50 <HAL_FDCAN_Start>
 8007366:	4603      	mov	r3, r0
 8007368:	2b00      	cmp	r3, #0
 800736a:	d001      	beq.n	8007370 <MX_FDCAN2_Init+0x90>
	{
		Error_Handler();
 800736c:	f000 fb92 	bl	8007a94 <Error_Handler>
//	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
//	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
//	TxHeader.MessageMarker = 0;
  /* USER CODE END FDCAN2_Init 2 */

}
 8007370:	bf00      	nop
 8007372:	bd80      	pop	{r7, pc}
 8007374:	20000570 	.word	0x20000570
 8007378:	40006800 	.word	0x40006800

0800737c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8007380:	4b1b      	ldr	r3, [pc, #108]	@ (80073f0 <MX_I2C1_Init+0x74>)
 8007382:	4a1c      	ldr	r2, [pc, #112]	@ (80073f4 <MX_I2C1_Init+0x78>)
 8007384:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8007386:	4b1a      	ldr	r3, [pc, #104]	@ (80073f0 <MX_I2C1_Init+0x74>)
 8007388:	4a1b      	ldr	r2, [pc, #108]	@ (80073f8 <MX_I2C1_Init+0x7c>)
 800738a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800738c:	4b18      	ldr	r3, [pc, #96]	@ (80073f0 <MX_I2C1_Init+0x74>)
 800738e:	2200      	movs	r2, #0
 8007390:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007392:	4b17      	ldr	r3, [pc, #92]	@ (80073f0 <MX_I2C1_Init+0x74>)
 8007394:	2201      	movs	r2, #1
 8007396:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007398:	4b15      	ldr	r3, [pc, #84]	@ (80073f0 <MX_I2C1_Init+0x74>)
 800739a:	2200      	movs	r2, #0
 800739c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800739e:	4b14      	ldr	r3, [pc, #80]	@ (80073f0 <MX_I2C1_Init+0x74>)
 80073a0:	2200      	movs	r2, #0
 80073a2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80073a4:	4b12      	ldr	r3, [pc, #72]	@ (80073f0 <MX_I2C1_Init+0x74>)
 80073a6:	2200      	movs	r2, #0
 80073a8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80073aa:	4b11      	ldr	r3, [pc, #68]	@ (80073f0 <MX_I2C1_Init+0x74>)
 80073ac:	2200      	movs	r2, #0
 80073ae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80073b0:	4b0f      	ldr	r3, [pc, #60]	@ (80073f0 <MX_I2C1_Init+0x74>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80073b6:	480e      	ldr	r0, [pc, #56]	@ (80073f0 <MX_I2C1_Init+0x74>)
 80073b8:	f003 f95c 	bl	800a674 <HAL_I2C_Init>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d001      	beq.n	80073c6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80073c2:	f000 fb67 	bl	8007a94 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80073c6:	2100      	movs	r1, #0
 80073c8:	4809      	ldr	r0, [pc, #36]	@ (80073f0 <MX_I2C1_Init+0x74>)
 80073ca:	f003 f9ee 	bl	800a7aa <HAL_I2CEx_ConfigAnalogFilter>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d001      	beq.n	80073d8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80073d4:	f000 fb5e 	bl	8007a94 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80073d8:	2100      	movs	r1, #0
 80073da:	4805      	ldr	r0, [pc, #20]	@ (80073f0 <MX_I2C1_Init+0x74>)
 80073dc:	f003 fa30 	bl	800a840 <HAL_I2CEx_ConfigDigitalFilter>
 80073e0:	4603      	mov	r3, r0
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d001      	beq.n	80073ea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80073e6:	f000 fb55 	bl	8007a94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80073ea:	bf00      	nop
 80073ec:	bd80      	pop	{r7, pc}
 80073ee:	bf00      	nop
 80073f0:	200005d4 	.word	0x200005d4
 80073f4:	40005400 	.word	0x40005400
 80073f8:	40b285c2 	.word	0x40b285c2

080073fc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8007400:	4b21      	ldr	r3, [pc, #132]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007402:	4a22      	ldr	r2, [pc, #136]	@ (800748c <MX_LPUART1_UART_Init+0x90>)
 8007404:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8007406:	4b20      	ldr	r3, [pc, #128]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007408:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800740c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800740e:	4b1e      	ldr	r3, [pc, #120]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007410:	2200      	movs	r2, #0
 8007412:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8007414:	4b1c      	ldr	r3, [pc, #112]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007416:	2200      	movs	r2, #0
 8007418:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800741a:	4b1b      	ldr	r3, [pc, #108]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 800741c:	2200      	movs	r2, #0
 800741e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8007420:	4b19      	ldr	r3, [pc, #100]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007422:	220c      	movs	r2, #12
 8007424:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007426:	4b18      	ldr	r3, [pc, #96]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007428:	2200      	movs	r2, #0
 800742a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800742c:	4b16      	ldr	r3, [pc, #88]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 800742e:	2200      	movs	r2, #0
 8007430:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007432:	4b15      	ldr	r3, [pc, #84]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007434:	2200      	movs	r2, #0
 8007436:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007438:	4b13      	ldr	r3, [pc, #76]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 800743a:	2200      	movs	r2, #0
 800743c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800743e:	4812      	ldr	r0, [pc, #72]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007440:	f006 fb48 	bl	800dad4 <HAL_UART_Init>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d001      	beq.n	800744e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800744a:	f000 fb23 	bl	8007a94 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800744e:	2100      	movs	r1, #0
 8007450:	480d      	ldr	r0, [pc, #52]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007452:	f007 fa39 	bl	800e8c8 <HAL_UARTEx_SetTxFifoThreshold>
 8007456:	4603      	mov	r3, r0
 8007458:	2b00      	cmp	r3, #0
 800745a:	d001      	beq.n	8007460 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800745c:	f000 fb1a 	bl	8007a94 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007460:	2100      	movs	r1, #0
 8007462:	4809      	ldr	r0, [pc, #36]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007464:	f007 fa6e 	bl	800e944 <HAL_UARTEx_SetRxFifoThreshold>
 8007468:	4603      	mov	r3, r0
 800746a:	2b00      	cmp	r3, #0
 800746c:	d001      	beq.n	8007472 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800746e:	f000 fb11 	bl	8007a94 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8007472:	4805      	ldr	r0, [pc, #20]	@ (8007488 <MX_LPUART1_UART_Init+0x8c>)
 8007474:	f007 f9ef 	bl	800e856 <HAL_UARTEx_DisableFifoMode>
 8007478:	4603      	mov	r3, r0
 800747a:	2b00      	cmp	r3, #0
 800747c:	d001      	beq.n	8007482 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800747e:	f000 fb09 	bl	8007a94 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8007482:	bf00      	nop
 8007484:	bd80      	pop	{r7, pc}
 8007486:	bf00      	nop
 8007488:	20000628 	.word	0x20000628
 800748c:	40008000 	.word	0x40008000

08007490 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8007494:	4b12      	ldr	r3, [pc, #72]	@ (80074e0 <MX_RTC_Init+0x50>)
 8007496:	4a13      	ldr	r2, [pc, #76]	@ (80074e4 <MX_RTC_Init+0x54>)
 8007498:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800749a:	4b11      	ldr	r3, [pc, #68]	@ (80074e0 <MX_RTC_Init+0x50>)
 800749c:	2200      	movs	r2, #0
 800749e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80074a0:	4b0f      	ldr	r3, [pc, #60]	@ (80074e0 <MX_RTC_Init+0x50>)
 80074a2:	227f      	movs	r2, #127	@ 0x7f
 80074a4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80074a6:	4b0e      	ldr	r3, [pc, #56]	@ (80074e0 <MX_RTC_Init+0x50>)
 80074a8:	22ff      	movs	r2, #255	@ 0xff
 80074aa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80074ac:	4b0c      	ldr	r3, [pc, #48]	@ (80074e0 <MX_RTC_Init+0x50>)
 80074ae:	2200      	movs	r2, #0
 80074b0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80074b2:	4b0b      	ldr	r3, [pc, #44]	@ (80074e0 <MX_RTC_Init+0x50>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80074b8:	4b09      	ldr	r3, [pc, #36]	@ (80074e0 <MX_RTC_Init+0x50>)
 80074ba:	2200      	movs	r2, #0
 80074bc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80074be:	4b08      	ldr	r3, [pc, #32]	@ (80074e0 <MX_RTC_Init+0x50>)
 80074c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80074c4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80074c6:	4b06      	ldr	r3, [pc, #24]	@ (80074e0 <MX_RTC_Init+0x50>)
 80074c8:	2200      	movs	r2, #0
 80074ca:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80074cc:	4804      	ldr	r0, [pc, #16]	@ (80074e0 <MX_RTC_Init+0x50>)
 80074ce:	f004 fa33 	bl	800b938 <HAL_RTC_Init>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d001      	beq.n	80074dc <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 80074d8:	f000 fadc 	bl	8007a94 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80074dc:	bf00      	nop
 80074de:	bd80      	pop	{r7, pc}
 80074e0:	200006bc 	.word	0x200006bc
 80074e4:	40002800 	.word	0x40002800

080074e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80074ec:	4b1b      	ldr	r3, [pc, #108]	@ (800755c <MX_SPI1_Init+0x74>)
 80074ee:	4a1c      	ldr	r2, [pc, #112]	@ (8007560 <MX_SPI1_Init+0x78>)
 80074f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80074f2:	4b1a      	ldr	r3, [pc, #104]	@ (800755c <MX_SPI1_Init+0x74>)
 80074f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80074f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80074fa:	4b18      	ldr	r3, [pc, #96]	@ (800755c <MX_SPI1_Init+0x74>)
 80074fc:	2200      	movs	r2, #0
 80074fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8007500:	4b16      	ldr	r3, [pc, #88]	@ (800755c <MX_SPI1_Init+0x74>)
 8007502:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007506:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007508:	4b14      	ldr	r3, [pc, #80]	@ (800755c <MX_SPI1_Init+0x74>)
 800750a:	2200      	movs	r2, #0
 800750c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800750e:	4b13      	ldr	r3, [pc, #76]	@ (800755c <MX_SPI1_Init+0x74>)
 8007510:	2200      	movs	r2, #0
 8007512:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8007514:	4b11      	ldr	r3, [pc, #68]	@ (800755c <MX_SPI1_Init+0x74>)
 8007516:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800751a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800751c:	4b0f      	ldr	r3, [pc, #60]	@ (800755c <MX_SPI1_Init+0x74>)
 800751e:	2230      	movs	r2, #48	@ 0x30
 8007520:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007522:	4b0e      	ldr	r3, [pc, #56]	@ (800755c <MX_SPI1_Init+0x74>)
 8007524:	2200      	movs	r2, #0
 8007526:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8007528:	4b0c      	ldr	r3, [pc, #48]	@ (800755c <MX_SPI1_Init+0x74>)
 800752a:	2200      	movs	r2, #0
 800752c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800752e:	4b0b      	ldr	r3, [pc, #44]	@ (800755c <MX_SPI1_Init+0x74>)
 8007530:	2200      	movs	r2, #0
 8007532:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8007534:	4b09      	ldr	r3, [pc, #36]	@ (800755c <MX_SPI1_Init+0x74>)
 8007536:	2207      	movs	r2, #7
 8007538:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800753a:	4b08      	ldr	r3, [pc, #32]	@ (800755c <MX_SPI1_Init+0x74>)
 800753c:	2200      	movs	r2, #0
 800753e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007540:	4b06      	ldr	r3, [pc, #24]	@ (800755c <MX_SPI1_Init+0x74>)
 8007542:	2208      	movs	r2, #8
 8007544:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8007546:	4805      	ldr	r0, [pc, #20]	@ (800755c <MX_SPI1_Init+0x74>)
 8007548:	f004 fb13 	bl	800bb72 <HAL_SPI_Init>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d001      	beq.n	8007556 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8007552:	f000 fa9f 	bl	8007a94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8007556:	bf00      	nop
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	200006e4 	.word	0x200006e4
 8007560:	40013000 	.word	0x40013000

08007564 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b098      	sub	sp, #96	@ 0x60
 8007568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800756a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800756e:	2200      	movs	r2, #0
 8007570:	601a      	str	r2, [r3, #0]
 8007572:	605a      	str	r2, [r3, #4]
 8007574:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007576:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800757a:	2200      	movs	r2, #0
 800757c:	601a      	str	r2, [r3, #0]
 800757e:	605a      	str	r2, [r3, #4]
 8007580:	609a      	str	r2, [r3, #8]
 8007582:	60da      	str	r2, [r3, #12]
 8007584:	611a      	str	r2, [r3, #16]
 8007586:	615a      	str	r2, [r3, #20]
 8007588:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800758a:	1d3b      	adds	r3, r7, #4
 800758c:	2234      	movs	r2, #52	@ 0x34
 800758e:	2100      	movs	r1, #0
 8007590:	4618      	mov	r0, r3
 8007592:	f009 f98d 	bl	80108b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007596:	4b3b      	ldr	r3, [pc, #236]	@ (8007684 <MX_TIM1_Init+0x120>)
 8007598:	4a3b      	ldr	r2, [pc, #236]	@ (8007688 <MX_TIM1_Init+0x124>)
 800759a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800759c:	4b39      	ldr	r3, [pc, #228]	@ (8007684 <MX_TIM1_Init+0x120>)
 800759e:	2200      	movs	r2, #0
 80075a0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80075a2:	4b38      	ldr	r3, [pc, #224]	@ (8007684 <MX_TIM1_Init+0x120>)
 80075a4:	2200      	movs	r2, #0
 80075a6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7000;
 80075a8:	4b36      	ldr	r3, [pc, #216]	@ (8007684 <MX_TIM1_Init+0x120>)
 80075aa:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80075ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80075b0:	4b34      	ldr	r3, [pc, #208]	@ (8007684 <MX_TIM1_Init+0x120>)
 80075b2:	2200      	movs	r2, #0
 80075b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80075b6:	4b33      	ldr	r3, [pc, #204]	@ (8007684 <MX_TIM1_Init+0x120>)
 80075b8:	2200      	movs	r2, #0
 80075ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80075bc:	4b31      	ldr	r3, [pc, #196]	@ (8007684 <MX_TIM1_Init+0x120>)
 80075be:	2200      	movs	r2, #0
 80075c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80075c2:	4830      	ldr	r0, [pc, #192]	@ (8007684 <MX_TIM1_Init+0x120>)
 80075c4:	f005 fa61 	bl	800ca8a <HAL_TIM_PWM_Init>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d001      	beq.n	80075d2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80075ce:	f000 fa61 	bl	8007a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80075d2:	2300      	movs	r3, #0
 80075d4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80075d6:	2300      	movs	r3, #0
 80075d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80075da:	2300      	movs	r3, #0
 80075dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80075de:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80075e2:	4619      	mov	r1, r3
 80075e4:	4827      	ldr	r0, [pc, #156]	@ (8007684 <MX_TIM1_Init+0x120>)
 80075e6:	f006 f94b 	bl	800d880 <HAL_TIMEx_MasterConfigSynchronization>
 80075ea:	4603      	mov	r3, r0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d001      	beq.n	80075f4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80075f0:	f000 fa50 	bl	8007a94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80075f4:	2360      	movs	r3, #96	@ 0x60
 80075f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80075f8:	2300      	movs	r3, #0
 80075fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80075fc:	2300      	movs	r3, #0
 80075fe:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007600:	2300      	movs	r3, #0
 8007602:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007604:	2300      	movs	r3, #0
 8007606:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007608:	2300      	movs	r3, #0
 800760a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800760c:	2300      	movs	r3, #0
 800760e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007610:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007614:	2200      	movs	r2, #0
 8007616:	4619      	mov	r1, r3
 8007618:	481a      	ldr	r0, [pc, #104]	@ (8007684 <MX_TIM1_Init+0x120>)
 800761a:	f005 fa8d 	bl	800cb38 <HAL_TIM_PWM_ConfigChannel>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d001      	beq.n	8007628 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8007624:	f000 fa36 	bl	8007a94 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007628:	2300      	movs	r3, #0
 800762a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800762c:	2300      	movs	r3, #0
 800762e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007630:	2300      	movs	r3, #0
 8007632:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007634:	2300      	movs	r3, #0
 8007636:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007638:	2300      	movs	r3, #0
 800763a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800763c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007640:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8007642:	2300      	movs	r3, #0
 8007644:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007646:	2300      	movs	r3, #0
 8007648:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800764a:	2300      	movs	r3, #0
 800764c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800764e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007652:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8007654:	2300      	movs	r3, #0
 8007656:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007658:	2300      	movs	r3, #0
 800765a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800765c:	2300      	movs	r3, #0
 800765e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007660:	1d3b      	adds	r3, r7, #4
 8007662:	4619      	mov	r1, r3
 8007664:	4807      	ldr	r0, [pc, #28]	@ (8007684 <MX_TIM1_Init+0x120>)
 8007666:	f006 f9a1 	bl	800d9ac <HAL_TIMEx_ConfigBreakDeadTime>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d001      	beq.n	8007674 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8007670:	f000 fa10 	bl	8007a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007674:	4803      	ldr	r0, [pc, #12]	@ (8007684 <MX_TIM1_Init+0x120>)
 8007676:	f000 fcd5 	bl	8008024 <HAL_TIM_MspPostInit>

}
 800767a:	bf00      	nop
 800767c:	3760      	adds	r7, #96	@ 0x60
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}
 8007682:	bf00      	nop
 8007684:	20000748 	.word	0x20000748
 8007688:	40012c00 	.word	0x40012c00

0800768c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b088      	sub	sp, #32
 8007690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007692:	f107 0310 	add.w	r3, r7, #16
 8007696:	2200      	movs	r2, #0
 8007698:	601a      	str	r2, [r3, #0]
 800769a:	605a      	str	r2, [r3, #4]
 800769c:	609a      	str	r2, [r3, #8]
 800769e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80076a0:	1d3b      	adds	r3, r7, #4
 80076a2:	2200      	movs	r2, #0
 80076a4:	601a      	str	r2, [r3, #0]
 80076a6:	605a      	str	r2, [r3, #4]
 80076a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80076aa:	4b1e      	ldr	r3, [pc, #120]	@ (8007724 <MX_TIM2_Init+0x98>)
 80076ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80076b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80076b2:	4b1c      	ldr	r3, [pc, #112]	@ (8007724 <MX_TIM2_Init+0x98>)
 80076b4:	22a9      	movs	r2, #169	@ 0xa9
 80076b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80076b8:	4b1a      	ldr	r3, [pc, #104]	@ (8007724 <MX_TIM2_Init+0x98>)
 80076ba:	2200      	movs	r2, #0
 80076bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80076be:	4b19      	ldr	r3, [pc, #100]	@ (8007724 <MX_TIM2_Init+0x98>)
 80076c0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80076c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80076c6:	4b17      	ldr	r3, [pc, #92]	@ (8007724 <MX_TIM2_Init+0x98>)
 80076c8:	2200      	movs	r2, #0
 80076ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80076cc:	4b15      	ldr	r3, [pc, #84]	@ (8007724 <MX_TIM2_Init+0x98>)
 80076ce:	2200      	movs	r2, #0
 80076d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80076d2:	4814      	ldr	r0, [pc, #80]	@ (8007724 <MX_TIM2_Init+0x98>)
 80076d4:	f005 f982 	bl	800c9dc <HAL_TIM_Base_Init>
 80076d8:	4603      	mov	r3, r0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d001      	beq.n	80076e2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80076de:	f000 f9d9 	bl	8007a94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80076e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80076e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80076e8:	f107 0310 	add.w	r3, r7, #16
 80076ec:	4619      	mov	r1, r3
 80076ee:	480d      	ldr	r0, [pc, #52]	@ (8007724 <MX_TIM2_Init+0x98>)
 80076f0:	f005 fb36 	bl	800cd60 <HAL_TIM_ConfigClockSource>
 80076f4:	4603      	mov	r3, r0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d001      	beq.n	80076fe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80076fa:	f000 f9cb 	bl	8007a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80076fe:	2300      	movs	r3, #0
 8007700:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007702:	2300      	movs	r3, #0
 8007704:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007706:	1d3b      	adds	r3, r7, #4
 8007708:	4619      	mov	r1, r3
 800770a:	4806      	ldr	r0, [pc, #24]	@ (8007724 <MX_TIM2_Init+0x98>)
 800770c:	f006 f8b8 	bl	800d880 <HAL_TIMEx_MasterConfigSynchronization>
 8007710:	4603      	mov	r3, r0
 8007712:	2b00      	cmp	r3, #0
 8007714:	d001      	beq.n	800771a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8007716:	f000 f9bd 	bl	8007a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800771a:	bf00      	nop
 800771c:	3720      	adds	r7, #32
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	20000794 	.word	0x20000794

08007728 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08a      	sub	sp, #40	@ 0x28
 800772c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800772e:	f107 031c 	add.w	r3, r7, #28
 8007732:	2200      	movs	r2, #0
 8007734:	601a      	str	r2, [r3, #0]
 8007736:	605a      	str	r2, [r3, #4]
 8007738:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800773a:	463b      	mov	r3, r7
 800773c:	2200      	movs	r2, #0
 800773e:	601a      	str	r2, [r3, #0]
 8007740:	605a      	str	r2, [r3, #4]
 8007742:	609a      	str	r2, [r3, #8]
 8007744:	60da      	str	r2, [r3, #12]
 8007746:	611a      	str	r2, [r3, #16]
 8007748:	615a      	str	r2, [r3, #20]
 800774a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800774c:	4b21      	ldr	r3, [pc, #132]	@ (80077d4 <MX_TIM3_Init+0xac>)
 800774e:	4a22      	ldr	r2, [pc, #136]	@ (80077d8 <MX_TIM3_Init+0xb0>)
 8007750:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007752:	4b20      	ldr	r3, [pc, #128]	@ (80077d4 <MX_TIM3_Init+0xac>)
 8007754:	2200      	movs	r2, #0
 8007756:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007758:	4b1e      	ldr	r3, [pc, #120]	@ (80077d4 <MX_TIM3_Init+0xac>)
 800775a:	2200      	movs	r2, #0
 800775c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 6554;
 800775e:	4b1d      	ldr	r3, [pc, #116]	@ (80077d4 <MX_TIM3_Init+0xac>)
 8007760:	f641 129a 	movw	r2, #6554	@ 0x199a
 8007764:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007766:	4b1b      	ldr	r3, [pc, #108]	@ (80077d4 <MX_TIM3_Init+0xac>)
 8007768:	2200      	movs	r2, #0
 800776a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800776c:	4b19      	ldr	r3, [pc, #100]	@ (80077d4 <MX_TIM3_Init+0xac>)
 800776e:	2200      	movs	r2, #0
 8007770:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8007772:	4818      	ldr	r0, [pc, #96]	@ (80077d4 <MX_TIM3_Init+0xac>)
 8007774:	f005 f989 	bl	800ca8a <HAL_TIM_PWM_Init>
 8007778:	4603      	mov	r3, r0
 800777a:	2b00      	cmp	r3, #0
 800777c:	d001      	beq.n	8007782 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800777e:	f000 f989 	bl	8007a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007782:	2300      	movs	r3, #0
 8007784:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007786:	2300      	movs	r3, #0
 8007788:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800778a:	f107 031c 	add.w	r3, r7, #28
 800778e:	4619      	mov	r1, r3
 8007790:	4810      	ldr	r0, [pc, #64]	@ (80077d4 <MX_TIM3_Init+0xac>)
 8007792:	f006 f875 	bl	800d880 <HAL_TIMEx_MasterConfigSynchronization>
 8007796:	4603      	mov	r3, r0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d001      	beq.n	80077a0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800779c:	f000 f97a 	bl	8007a94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80077a0:	2360      	movs	r3, #96	@ 0x60
 80077a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80077a4:	2300      	movs	r3, #0
 80077a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80077a8:	2300      	movs	r3, #0
 80077aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80077ac:	2300      	movs	r3, #0
 80077ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80077b0:	463b      	mov	r3, r7
 80077b2:	220c      	movs	r2, #12
 80077b4:	4619      	mov	r1, r3
 80077b6:	4807      	ldr	r0, [pc, #28]	@ (80077d4 <MX_TIM3_Init+0xac>)
 80077b8:	f005 f9be 	bl	800cb38 <HAL_TIM_PWM_ConfigChannel>
 80077bc:	4603      	mov	r3, r0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d001      	beq.n	80077c6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80077c2:	f000 f967 	bl	8007a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80077c6:	4803      	ldr	r0, [pc, #12]	@ (80077d4 <MX_TIM3_Init+0xac>)
 80077c8:	f000 fc2c 	bl	8008024 <HAL_TIM_MspPostInit>

}
 80077cc:	bf00      	nop
 80077ce:	3728      	adds	r7, #40	@ 0x28
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}
 80077d4:	200007e0 	.word	0x200007e0
 80077d8:	40000400 	.word	0x40000400

080077dc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b088      	sub	sp, #32
 80077e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80077e2:	f107 0310 	add.w	r3, r7, #16
 80077e6:	2200      	movs	r2, #0
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	605a      	str	r2, [r3, #4]
 80077ec:	609a      	str	r2, [r3, #8]
 80077ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80077f0:	1d3b      	adds	r3, r7, #4
 80077f2:	2200      	movs	r2, #0
 80077f4:	601a      	str	r2, [r3, #0]
 80077f6:	605a      	str	r2, [r3, #4]
 80077f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80077fa:	4b20      	ldr	r3, [pc, #128]	@ (800787c <MX_TIM8_Init+0xa0>)
 80077fc:	4a20      	ldr	r2, [pc, #128]	@ (8007880 <MX_TIM8_Init+0xa4>)
 80077fe:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8007800:	4b1e      	ldr	r3, [pc, #120]	@ (800787c <MX_TIM8_Init+0xa0>)
 8007802:	2200      	movs	r2, #0
 8007804:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007806:	4b1d      	ldr	r3, [pc, #116]	@ (800787c <MX_TIM8_Init+0xa0>)
 8007808:	2200      	movs	r2, #0
 800780a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800780c:	4b1b      	ldr	r3, [pc, #108]	@ (800787c <MX_TIM8_Init+0xa0>)
 800780e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007812:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007814:	4b19      	ldr	r3, [pc, #100]	@ (800787c <MX_TIM8_Init+0xa0>)
 8007816:	2200      	movs	r2, #0
 8007818:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800781a:	4b18      	ldr	r3, [pc, #96]	@ (800787c <MX_TIM8_Init+0xa0>)
 800781c:	2200      	movs	r2, #0
 800781e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007820:	4b16      	ldr	r3, [pc, #88]	@ (800787c <MX_TIM8_Init+0xa0>)
 8007822:	2200      	movs	r2, #0
 8007824:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8007826:	4815      	ldr	r0, [pc, #84]	@ (800787c <MX_TIM8_Init+0xa0>)
 8007828:	f005 f8d8 	bl	800c9dc <HAL_TIM_Base_Init>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d001      	beq.n	8007836 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8007832:	f000 f92f 	bl	8007a94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007836:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800783a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800783c:	f107 0310 	add.w	r3, r7, #16
 8007840:	4619      	mov	r1, r3
 8007842:	480e      	ldr	r0, [pc, #56]	@ (800787c <MX_TIM8_Init+0xa0>)
 8007844:	f005 fa8c 	bl	800cd60 <HAL_TIM_ConfigClockSource>
 8007848:	4603      	mov	r3, r0
 800784a:	2b00      	cmp	r3, #0
 800784c:	d001      	beq.n	8007852 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800784e:	f000 f921 	bl	8007a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007852:	2300      	movs	r3, #0
 8007854:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007856:	2300      	movs	r3, #0
 8007858:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800785a:	2300      	movs	r3, #0
 800785c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800785e:	1d3b      	adds	r3, r7, #4
 8007860:	4619      	mov	r1, r3
 8007862:	4806      	ldr	r0, [pc, #24]	@ (800787c <MX_TIM8_Init+0xa0>)
 8007864:	f006 f80c 	bl	800d880 <HAL_TIMEx_MasterConfigSynchronization>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	d001      	beq.n	8007872 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800786e:	f000 f911 	bl	8007a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8007872:	bf00      	nop
 8007874:	3720      	adds	r7, #32
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	2000082c 	.word	0x2000082c
 8007880:	40013400 	.word	0x40013400

08007884 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b08a      	sub	sp, #40	@ 0x28
 8007888:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800788a:	f107 0314 	add.w	r3, r7, #20
 800788e:	2200      	movs	r2, #0
 8007890:	601a      	str	r2, [r3, #0]
 8007892:	605a      	str	r2, [r3, #4]
 8007894:	609a      	str	r2, [r3, #8]
 8007896:	60da      	str	r2, [r3, #12]
 8007898:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800789a:	4b4e      	ldr	r3, [pc, #312]	@ (80079d4 <MX_GPIO_Init+0x150>)
 800789c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800789e:	4a4d      	ldr	r2, [pc, #308]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078a0:	f043 0304 	orr.w	r3, r3, #4
 80078a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078a6:	4b4b      	ldr	r3, [pc, #300]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078aa:	f003 0304 	and.w	r3, r3, #4
 80078ae:	613b      	str	r3, [r7, #16]
 80078b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80078b2:	4b48      	ldr	r3, [pc, #288]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078b6:	4a47      	ldr	r2, [pc, #284]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078b8:	f043 0320 	orr.w	r3, r3, #32
 80078bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078be:	4b45      	ldr	r3, [pc, #276]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078c2:	f003 0320 	and.w	r3, r3, #32
 80078c6:	60fb      	str	r3, [r7, #12]
 80078c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80078ca:	4b42      	ldr	r3, [pc, #264]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078ce:	4a41      	ldr	r2, [pc, #260]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078d0:	f043 0301 	orr.w	r3, r3, #1
 80078d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078d6:	4b3f      	ldr	r3, [pc, #252]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078da:	f003 0301 	and.w	r3, r3, #1
 80078de:	60bb      	str	r3, [r7, #8]
 80078e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80078e2:	4b3c      	ldr	r3, [pc, #240]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078e6:	4a3b      	ldr	r2, [pc, #236]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078e8:	f043 0302 	orr.w	r3, r3, #2
 80078ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078ee:	4b39      	ldr	r3, [pc, #228]	@ (80079d4 <MX_GPIO_Init+0x150>)
 80078f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078f2:	f003 0302 	and.w	r3, r3, #2
 80078f6:	607b      	str	r3, [r7, #4]
 80078f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 80078fa:	2200      	movs	r2, #0
 80078fc:	f640 011c 	movw	r1, #2076	@ 0x81c
 8007900:	4835      	ldr	r0, [pc, #212]	@ (80079d8 <MX_GPIO_Init+0x154>)
 8007902:	f002 fe9f 	bl	800a644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|Cell_Fault_Pin
 8007906:	2200      	movs	r2, #0
 8007908:	f648 0146 	movw	r1, #34886	@ 0x8846
 800790c:	4833      	ldr	r0, [pc, #204]	@ (80079dc <MX_GPIO_Init+0x158>)
 800790e:	f002 fe99 	bl	800a644 <HAL_GPIO_WritePin>
                          |CSB1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSB_2_GPIO_Port, CSB_2_Pin, GPIO_PIN_SET);
 8007912:	2201      	movs	r2, #1
 8007914:	2180      	movs	r1, #128	@ 0x80
 8007916:	4830      	ldr	r0, [pc, #192]	@ (80079d8 <MX_GPIO_Init+0x154>)
 8007918:	f002 fe94 	bl	800a644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W2_GPIO_Port, W2_Pin, GPIO_PIN_SET);
 800791c:	2201      	movs	r2, #1
 800791e:	2120      	movs	r1, #32
 8007920:	482e      	ldr	r0, [pc, #184]	@ (80079dc <MX_GPIO_Init+0x158>)
 8007922:	f002 fe8f 	bl	800a644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDC_IN_Pin */
  GPIO_InitStruct.Pin = SDC_IN_Pin;
 8007926:	2302      	movs	r3, #2
 8007928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800792a:	2300      	movs	r3, #0
 800792c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800792e:	2301      	movs	r3, #1
 8007930:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDC_IN_GPIO_Port, &GPIO_InitStruct);
 8007932:	f107 0314 	add.w	r3, r7, #20
 8007936:	4619      	mov	r1, r3
 8007938:	4827      	ldr	r0, [pc, #156]	@ (80079d8 <MX_GPIO_Init+0x154>)
 800793a:	f002 fd01 	bl	800a340 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Enable_Pin Discharge_Enable_Pin POS_AIR_GND_Pin CSB_2_Pin
                           PC11 */
  GPIO_InitStruct.Pin = Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin|CSB_2_Pin
 800793e:	f640 039c 	movw	r3, #2204	@ 0x89c
 8007942:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007944:	2301      	movs	r3, #1
 8007946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007948:	2300      	movs	r3, #0
 800794a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800794c:	2300      	movs	r3, #0
 800794e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007950:	f107 0314 	add.w	r3, r7, #20
 8007954:	4619      	mov	r1, r3
 8007956:	4820      	ldr	r0, [pc, #128]	@ (80079d8 <MX_GPIO_Init+0x154>)
 8007958:	f002 fcf2 	bl	800a340 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Power_Pin Ready_Power_Pin Always_On_Power_Pin */
  GPIO_InitStruct.Pin = Charge_Power_Pin|Ready_Power_Pin|Always_On_Power_Pin;
 800795c:	f44f 73b0 	mov.w	r3, #352	@ 0x160
 8007960:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007962:	2300      	movs	r3, #0
 8007964:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007966:	2300      	movs	r3, #0
 8007968:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800796a:	f107 0314 	add.w	r3, r7, #20
 800796e:	4619      	mov	r1, r3
 8007970:	4819      	ldr	r0, [pc, #100]	@ (80079d8 <MX_GPIO_Init+0x154>)
 8007972:	f002 fce5 	bl	800a340 <HAL_GPIO_Init>

  /*Configure GPIO pins : Temp_Fault_Pin Precharge_Enable_Pin NEG_AIR_GND_Pin Cell_Fault_Pin
                           W2_Pin CSB1_Pin */
  GPIO_InitStruct.Pin = Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|Cell_Fault_Pin
 8007976:	f648 0366 	movw	r3, #34918	@ 0x8866
 800797a:	617b      	str	r3, [r7, #20]
                          |W2_Pin|CSB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800797c:	2301      	movs	r3, #1
 800797e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007980:	2300      	movs	r3, #0
 8007982:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007984:	2300      	movs	r3, #0
 8007986:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007988:	f107 0314 	add.w	r3, r7, #20
 800798c:	4619      	mov	r1, r3
 800798e:	4813      	ldr	r0, [pc, #76]	@ (80079dc <MX_GPIO_Init+0x158>)
 8007990:	f002 fcd6 	bl	800a340 <HAL_GPIO_Init>

  /*Configure GPIO pins : W1_Pin I2_Pin M1_Pin */
  GPIO_InitStruct.Pin = W1_Pin|I2_Pin|M1_Pin;
 8007994:	f44f 6383 	mov.w	r3, #1048	@ 0x418
 8007998:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800799a:	2300      	movs	r3, #0
 800799c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800799e:	2300      	movs	r3, #0
 80079a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80079a2:	f107 0314 	add.w	r3, r7, #20
 80079a6:	4619      	mov	r1, r3
 80079a8:	480c      	ldr	r0, [pc, #48]	@ (80079dc <MX_GPIO_Init+0x158>)
 80079aa:	f002 fcc9 	bl	800a340 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_Pin */
  GPIO_InitStruct.Pin = M2_Pin;
 80079ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80079b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80079b4:	2300      	movs	r3, #0
 80079b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079b8:	2300      	movs	r3, #0
 80079ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M2_GPIO_Port, &GPIO_InitStruct);
 80079bc:	f107 0314 	add.w	r3, r7, #20
 80079c0:	4619      	mov	r1, r3
 80079c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80079c6:	f002 fcbb 	bl	800a340 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80079ca:	bf00      	nop
 80079cc:	3728      	adds	r7, #40	@ 0x28
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop
 80079d4:	40021000 	.word	0x40021000
 80079d8:	48000800 	.word	0x48000800
 80079dc:	48000400 	.word	0x48000400

080079e0 <__io_putchar>:

/**
 * @brief  Retargets the C library printf function to the USART.
 */
PUTCHAR_PROTOTYPE
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b082      	sub	sp, #8
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the LPUART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80079e8:	1d39      	adds	r1, r7, #4
 80079ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80079ee:	2201      	movs	r2, #1
 80079f0:	4803      	ldr	r0, [pc, #12]	@ (8007a00 <__io_putchar+0x20>)
 80079f2:	f006 f8bf 	bl	800db74 <HAL_UART_Transmit>

	return ch;
 80079f6:	687b      	ldr	r3, [r7, #4]
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3708      	adds	r7, #8
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}
 8007a00:	20000628 	.word	0x20000628

08007a04 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b082      	sub	sp, #8
 8007a08:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	71fb      	strb	r3, [r7, #7]

	/* Clear the Overrun flag just before receiving the first character */
	__HAL_UART_CLEAR_OREFLAG(&hlpuart1);
 8007a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a3c <__io_getchar+0x38>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	2208      	movs	r2, #8
 8007a14:	621a      	str	r2, [r3, #32]

	/* Wait for reception of a character on the USART RX line and echo this
	 * character on console */
	HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8007a16:	1df9      	adds	r1, r7, #7
 8007a18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	4807      	ldr	r0, [pc, #28]	@ (8007a3c <__io_getchar+0x38>)
 8007a20:	f006 f936 	bl	800dc90 <HAL_UART_Receive>
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8007a24:	1df9      	adds	r1, r7, #7
 8007a26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	4803      	ldr	r0, [pc, #12]	@ (8007a3c <__io_getchar+0x38>)
 8007a2e:	f006 f8a1 	bl	800db74 <HAL_UART_Transmit>
	return ch;
 8007a32:	79fb      	ldrb	r3, [r7, #7]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3708      	adds	r7, #8
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	20000628 	.word	0x20000628

08007a40 <HAL_FDCAN_RxFifo0Callback>:

/*placeholder echo function*/
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b08e      	sub	sp, #56	@ 0x38
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	f003 0301 	and.w	r3, r3, #1
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d01a      	beq.n	8007a8a <HAL_FDCAN_RxFifo0Callback+0x4a>
	{
		FDCAN_RxHeaderTypeDef localRxHeader;
		uint8_t localRxData[8];

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &localRxHeader, localRxData) != HAL_OK)
 8007a54:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007a58:	f107 0208 	add.w	r2, r7, #8
 8007a5c:	2140      	movs	r1, #64	@ 0x40
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f002 f8e2 	bl	8009c28 <HAL_FDCAN_GetRxMessage>
 8007a64:	4603      	mov	r3, r0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d002      	beq.n	8007a70 <HAL_FDCAN_RxFifo0Callback+0x30>
		{
			Error_Handler();
 8007a6a:	f000 f813 	bl	8007a94 <Error_Handler>
			return;
 8007a6e:	e00c      	b.n	8007a8a <HAL_FDCAN_RxFifo0Callback+0x4a>
		}

		if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, localRxData) != HAL_OK)
 8007a70:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007a74:	461a      	mov	r2, r3
 8007a76:	4906      	ldr	r1, [pc, #24]	@ (8007a90 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f002 f891 	bl	8009ba0 <HAL_FDCAN_AddMessageToTxFifoQ>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d002      	beq.n	8007a8a <HAL_FDCAN_RxFifo0Callback+0x4a>
		{
			Error_Handler();
 8007a84:	f000 f806 	bl	8007a94 <Error_Handler>
			return;
 8007a88:	bf00      	nop
		}
	}
}
 8007a8a:	3738      	adds	r7, #56	@ 0x38
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}
 8007a90:	20000878 	.word	0x20000878

08007a94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007a94:	b480      	push	{r7}
 8007a96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007a98:	b672      	cpsid	i
}
 8007a9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8007a9c:	bf00      	nop
 8007a9e:	e7fd      	b.n	8007a9c <Error_Handler+0x8>

08007aa0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b082      	sub	sp, #8
 8007aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8007ae4 <HAL_MspInit+0x44>)
 8007aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007aaa:	4a0e      	ldr	r2, [pc, #56]	@ (8007ae4 <HAL_MspInit+0x44>)
 8007aac:	f043 0301 	orr.w	r3, r3, #1
 8007ab0:	6613      	str	r3, [r2, #96]	@ 0x60
 8007ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8007ae4 <HAL_MspInit+0x44>)
 8007ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	607b      	str	r3, [r7, #4]
 8007abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007abe:	4b09      	ldr	r3, [pc, #36]	@ (8007ae4 <HAL_MspInit+0x44>)
 8007ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ac2:	4a08      	ldr	r2, [pc, #32]	@ (8007ae4 <HAL_MspInit+0x44>)
 8007ac4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ac8:	6593      	str	r3, [r2, #88]	@ 0x58
 8007aca:	4b06      	ldr	r3, [pc, #24]	@ (8007ae4 <HAL_MspInit+0x44>)
 8007acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ace:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ad2:	603b      	str	r3, [r7, #0]
 8007ad4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8007ad6:	f002 ffa3 	bl	800aa20 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007ada:	bf00      	nop
 8007adc:	3708      	adds	r7, #8
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	40021000 	.word	0x40021000

08007ae8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b0a0      	sub	sp, #128	@ 0x80
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007af0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8007af4:	2200      	movs	r2, #0
 8007af6:	601a      	str	r2, [r3, #0]
 8007af8:	605a      	str	r2, [r3, #4]
 8007afa:	609a      	str	r2, [r3, #8]
 8007afc:	60da      	str	r2, [r3, #12]
 8007afe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007b00:	f107 0318 	add.w	r3, r7, #24
 8007b04:	2254      	movs	r2, #84	@ 0x54
 8007b06:	2100      	movs	r1, #0
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f008 fed1 	bl	80108b0 <memset>
  if(hadc->Instance==ADC1)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b16:	d13e      	bne.n	8007b96 <HAL_ADC_MspInit+0xae>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8007b18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b1c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8007b1e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8007b22:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007b24:	f107 0318 	add.w	r3, r7, #24
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f003 fcb7 	bl	800b49c <HAL_RCCEx_PeriphCLKConfig>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d001      	beq.n	8007b38 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8007b34:	f7ff ffae 	bl	8007a94 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8007b38:	4b3a      	ldr	r3, [pc, #232]	@ (8007c24 <HAL_ADC_MspInit+0x13c>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	3301      	adds	r3, #1
 8007b3e:	4a39      	ldr	r2, [pc, #228]	@ (8007c24 <HAL_ADC_MspInit+0x13c>)
 8007b40:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8007b42:	4b38      	ldr	r3, [pc, #224]	@ (8007c24 <HAL_ADC_MspInit+0x13c>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d10b      	bne.n	8007b62 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8007b4a:	4b37      	ldr	r3, [pc, #220]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b4e:	4a36      	ldr	r2, [pc, #216]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007b50:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007b54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007b56:	4b34      	ldr	r3, [pc, #208]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b5e:	617b      	str	r3, [r7, #20]
 8007b60:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b62:	4b31      	ldr	r3, [pc, #196]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b66:	4a30      	ldr	r2, [pc, #192]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007b68:	f043 0301 	orr.w	r3, r3, #1
 8007b6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007b6e:	4b2e      	ldr	r3, [pc, #184]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b72:	f003 0301 	and.w	r3, r3, #1
 8007b76:	613b      	str	r3, [r7, #16]
 8007b78:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_Sensor_Low_Pin;
 8007b7a:	2302      	movs	r3, #2
 8007b7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007b7e:	2303      	movs	r3, #3
 8007b80:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b82:	2300      	movs	r3, #0
 8007b84:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(Current_Sensor_Low_GPIO_Port, &GPIO_InitStruct);
 8007b86:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8007b8a:	4619      	mov	r1, r3
 8007b8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007b90:	f002 fbd6 	bl	800a340 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8007b94:	e042      	b.n	8007c1c <HAL_ADC_MspInit+0x134>
  else if(hadc->Instance==ADC2)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a24      	ldr	r2, [pc, #144]	@ (8007c2c <HAL_ADC_MspInit+0x144>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d13d      	bne.n	8007c1c <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8007ba0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ba4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8007ba6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8007baa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007bac:	f107 0318 	add.w	r3, r7, #24
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f003 fc73 	bl	800b49c <HAL_RCCEx_PeriphCLKConfig>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d001      	beq.n	8007bc0 <HAL_ADC_MspInit+0xd8>
      Error_Handler();
 8007bbc:	f7ff ff6a 	bl	8007a94 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8007bc0:	4b18      	ldr	r3, [pc, #96]	@ (8007c24 <HAL_ADC_MspInit+0x13c>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	4a17      	ldr	r2, [pc, #92]	@ (8007c24 <HAL_ADC_MspInit+0x13c>)
 8007bc8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8007bca:	4b16      	ldr	r3, [pc, #88]	@ (8007c24 <HAL_ADC_MspInit+0x13c>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d10b      	bne.n	8007bea <HAL_ADC_MspInit+0x102>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8007bd2:	4b15      	ldr	r3, [pc, #84]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bd6:	4a14      	ldr	r2, [pc, #80]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007bd8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007bdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007bde:	4b12      	ldr	r3, [pc, #72]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007be2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007be6:	60fb      	str	r3, [r7, #12]
 8007be8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007bea:	4b0f      	ldr	r3, [pc, #60]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bee:	4a0e      	ldr	r2, [pc, #56]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007bf0:	f043 0301 	orr.w	r3, r3, #1
 8007bf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8007c28 <HAL_ADC_MspInit+0x140>)
 8007bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bfa:	f003 0301 	and.w	r3, r3, #1
 8007bfe:	60bb      	str	r3, [r7, #8]
 8007c00:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Current_Sensor_High_Pin;
 8007c02:	2310      	movs	r3, #16
 8007c04:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007c06:	2303      	movs	r3, #3
 8007c08:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(Current_Sensor_High_GPIO_Port, &GPIO_InitStruct);
 8007c0e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8007c12:	4619      	mov	r1, r3
 8007c14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007c18:	f002 fb92 	bl	800a340 <HAL_GPIO_Init>
}
 8007c1c:	bf00      	nop
 8007c1e:	3780      	adds	r7, #128	@ 0x80
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	2000089c 	.word	0x2000089c
 8007c28:	40021000 	.word	0x40021000
 8007c2c:	50000100 	.word	0x50000100

08007c30 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b09e      	sub	sp, #120	@ 0x78
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c38:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	601a      	str	r2, [r3, #0]
 8007c40:	605a      	str	r2, [r3, #4]
 8007c42:	609a      	str	r2, [r3, #8]
 8007c44:	60da      	str	r2, [r3, #12]
 8007c46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007c48:	f107 0310 	add.w	r3, r7, #16
 8007c4c:	2254      	movs	r2, #84	@ 0x54
 8007c4e:	2100      	movs	r1, #0
 8007c50:	4618      	mov	r0, r3
 8007c52:	f008 fe2d 	bl	80108b0 <memset>
  if(hfdcan->Instance==FDCAN2)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a24      	ldr	r2, [pc, #144]	@ (8007cec <HAL_FDCAN_MspInit+0xbc>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d140      	bne.n	8007ce2 <HAL_FDCAN_MspInit+0xb2>

    /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8007c60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c64:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8007c66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007c6a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007c6c:	f107 0310 	add.w	r3, r7, #16
 8007c70:	4618      	mov	r0, r3
 8007c72:	f003 fc13 	bl	800b49c <HAL_RCCEx_PeriphCLKConfig>
 8007c76:	4603      	mov	r3, r0
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d001      	beq.n	8007c80 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8007c7c:	f7ff ff0a 	bl	8007a94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8007c80:	4b1b      	ldr	r3, [pc, #108]	@ (8007cf0 <HAL_FDCAN_MspInit+0xc0>)
 8007c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c84:	4a1a      	ldr	r2, [pc, #104]	@ (8007cf0 <HAL_FDCAN_MspInit+0xc0>)
 8007c86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007c8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c8c:	4b18      	ldr	r3, [pc, #96]	@ (8007cf0 <HAL_FDCAN_MspInit+0xc0>)
 8007c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c94:	60fb      	str	r3, [r7, #12]
 8007c96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c98:	4b15      	ldr	r3, [pc, #84]	@ (8007cf0 <HAL_FDCAN_MspInit+0xc0>)
 8007c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c9c:	4a14      	ldr	r2, [pc, #80]	@ (8007cf0 <HAL_FDCAN_MspInit+0xc0>)
 8007c9e:	f043 0302 	orr.w	r3, r3, #2
 8007ca2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007ca4:	4b12      	ldr	r3, [pc, #72]	@ (8007cf0 <HAL_FDCAN_MspInit+0xc0>)
 8007ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ca8:	f003 0302 	and.w	r3, r3, #2
 8007cac:	60bb      	str	r3, [r7, #8]
 8007cae:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8007cb0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8007cb4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cb6:	2302      	movs	r3, #2
 8007cb8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8007cc2:	2309      	movs	r3, #9
 8007cc4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007cc6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8007cca:	4619      	mov	r1, r3
 8007ccc:	4809      	ldr	r0, [pc, #36]	@ (8007cf4 <HAL_FDCAN_MspInit+0xc4>)
 8007cce:	f002 fb37 	bl	800a340 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	2100      	movs	r1, #0
 8007cd6:	2056      	movs	r0, #86	@ 0x56
 8007cd8:	f001 fdab 	bl	8009832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8007cdc:	2056      	movs	r0, #86	@ 0x56
 8007cde:	f001 fdc2 	bl	8009866 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8007ce2:	bf00      	nop
 8007ce4:	3778      	adds	r7, #120	@ 0x78
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	40006800 	.word	0x40006800
 8007cf0:	40021000 	.word	0x40021000
 8007cf4:	48000400 	.word	0x48000400

08007cf8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b09e      	sub	sp, #120	@ 0x78
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d00:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8007d04:	2200      	movs	r2, #0
 8007d06:	601a      	str	r2, [r3, #0]
 8007d08:	605a      	str	r2, [r3, #4]
 8007d0a:	609a      	str	r2, [r3, #8]
 8007d0c:	60da      	str	r2, [r3, #12]
 8007d0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007d10:	f107 0310 	add.w	r3, r7, #16
 8007d14:	2254      	movs	r2, #84	@ 0x54
 8007d16:	2100      	movs	r1, #0
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f008 fdc9 	bl	80108b0 <memset>
  if(hi2c->Instance==I2C1)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a1f      	ldr	r2, [pc, #124]	@ (8007da0 <HAL_I2C_MspInit+0xa8>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d136      	bne.n	8007d96 <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8007d28:	2340      	movs	r3, #64	@ 0x40
 8007d2a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007d30:	f107 0310 	add.w	r3, r7, #16
 8007d34:	4618      	mov	r0, r3
 8007d36:	f003 fbb1 	bl	800b49c <HAL_RCCEx_PeriphCLKConfig>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d001      	beq.n	8007d44 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8007d40:	f7ff fea8 	bl	8007a94 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007d44:	4b17      	ldr	r3, [pc, #92]	@ (8007da4 <HAL_I2C_MspInit+0xac>)
 8007d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d48:	4a16      	ldr	r2, [pc, #88]	@ (8007da4 <HAL_I2C_MspInit+0xac>)
 8007d4a:	f043 0302 	orr.w	r3, r3, #2
 8007d4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007d50:	4b14      	ldr	r3, [pc, #80]	@ (8007da4 <HAL_I2C_MspInit+0xac>)
 8007d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d54:	f003 0302 	and.w	r3, r3, #2
 8007d58:	60fb      	str	r3, [r7, #12]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007d5c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007d60:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007d62:	2312      	movs	r3, #18
 8007d64:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d66:	2300      	movs	r3, #0
 8007d68:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007d6e:	2304      	movs	r3, #4
 8007d70:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007d72:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8007d76:	4619      	mov	r1, r3
 8007d78:	480b      	ldr	r0, [pc, #44]	@ (8007da8 <HAL_I2C_MspInit+0xb0>)
 8007d7a:	f002 fae1 	bl	800a340 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007d7e:	4b09      	ldr	r3, [pc, #36]	@ (8007da4 <HAL_I2C_MspInit+0xac>)
 8007d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d82:	4a08      	ldr	r2, [pc, #32]	@ (8007da4 <HAL_I2C_MspInit+0xac>)
 8007d84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d88:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d8a:	4b06      	ldr	r3, [pc, #24]	@ (8007da4 <HAL_I2C_MspInit+0xac>)
 8007d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d92:	60bb      	str	r3, [r7, #8]
 8007d94:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8007d96:	bf00      	nop
 8007d98:	3778      	adds	r7, #120	@ 0x78
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	40005400 	.word	0x40005400
 8007da4:	40021000 	.word	0x40021000
 8007da8:	48000400 	.word	0x48000400

08007dac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b09e      	sub	sp, #120	@ 0x78
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007db4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8007db8:	2200      	movs	r2, #0
 8007dba:	601a      	str	r2, [r3, #0]
 8007dbc:	605a      	str	r2, [r3, #4]
 8007dbe:	609a      	str	r2, [r3, #8]
 8007dc0:	60da      	str	r2, [r3, #12]
 8007dc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007dc4:	f107 0310 	add.w	r3, r7, #16
 8007dc8:	2254      	movs	r2, #84	@ 0x54
 8007dca:	2100      	movs	r1, #0
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f008 fd6f 	bl	80108b0 <memset>
  if(huart->Instance==LPUART1)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8007e54 <HAL_UART_MspInit+0xa8>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d136      	bne.n	8007e4a <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8007ddc:	2320      	movs	r3, #32
 8007dde:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8007de0:	2300      	movs	r3, #0
 8007de2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007de4:	f107 0310 	add.w	r3, r7, #16
 8007de8:	4618      	mov	r0, r3
 8007dea:	f003 fb57 	bl	800b49c <HAL_RCCEx_PeriphCLKConfig>
 8007dee:	4603      	mov	r3, r0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d001      	beq.n	8007df8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8007df4:	f7ff fe4e 	bl	8007a94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8007df8:	4b17      	ldr	r3, [pc, #92]	@ (8007e58 <HAL_UART_MspInit+0xac>)
 8007dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dfc:	4a16      	ldr	r2, [pc, #88]	@ (8007e58 <HAL_UART_MspInit+0xac>)
 8007dfe:	f043 0301 	orr.w	r3, r3, #1
 8007e02:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8007e04:	4b14      	ldr	r3, [pc, #80]	@ (8007e58 <HAL_UART_MspInit+0xac>)
 8007e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e08:	f003 0301 	and.w	r3, r3, #1
 8007e0c:	60fb      	str	r3, [r7, #12]
 8007e0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e10:	4b11      	ldr	r3, [pc, #68]	@ (8007e58 <HAL_UART_MspInit+0xac>)
 8007e12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e14:	4a10      	ldr	r2, [pc, #64]	@ (8007e58 <HAL_UART_MspInit+0xac>)
 8007e16:	f043 0301 	orr.w	r3, r3, #1
 8007e1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8007e58 <HAL_UART_MspInit+0xac>)
 8007e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e20:	f003 0301 	and.w	r3, r3, #1
 8007e24:	60bb      	str	r3, [r7, #8]
 8007e26:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8007e28:	230c      	movs	r3, #12
 8007e2a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e2c:	2302      	movs	r3, #2
 8007e2e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e30:	2300      	movs	r3, #0
 8007e32:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e34:	2300      	movs	r3, #0
 8007e36:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8007e38:	230c      	movs	r3, #12
 8007e3a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e3c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8007e40:	4619      	mov	r1, r3
 8007e42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007e46:	f002 fa7b 	bl	800a340 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8007e4a:	bf00      	nop
 8007e4c:	3778      	adds	r7, #120	@ 0x78
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop
 8007e54:	40008000 	.word	0x40008000
 8007e58:	40021000 	.word	0x40021000

08007e5c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b098      	sub	sp, #96	@ 0x60
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007e64:	f107 030c 	add.w	r3, r7, #12
 8007e68:	2254      	movs	r2, #84	@ 0x54
 8007e6a:	2100      	movs	r1, #0
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f008 fd1f 	bl	80108b0 <memset>
  if(hrtc->Instance==RTC)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a15      	ldr	r2, [pc, #84]	@ (8007ecc <HAL_RTC_MspInit+0x70>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d123      	bne.n	8007ec4 <HAL_RTC_MspInit+0x68>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007e7c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007e80:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8007e82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e86:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007e88:	f107 030c 	add.w	r3, r7, #12
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f003 fb05 	bl	800b49c <HAL_RCCEx_PeriphCLKConfig>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d001      	beq.n	8007e9c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8007e98:	f7ff fdfc 	bl	8007a94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8007ed0 <HAL_RTC_MspInit+0x74>)
 8007e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ea2:	4a0b      	ldr	r2, [pc, #44]	@ (8007ed0 <HAL_RTC_MspInit+0x74>)
 8007ea4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8007eac:	4b08      	ldr	r3, [pc, #32]	@ (8007ed0 <HAL_RTC_MspInit+0x74>)
 8007eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eb0:	4a07      	ldr	r2, [pc, #28]	@ (8007ed0 <HAL_RTC_MspInit+0x74>)
 8007eb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007eb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8007eb8:	4b05      	ldr	r3, [pc, #20]	@ (8007ed0 <HAL_RTC_MspInit+0x74>)
 8007eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ebc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ec0:	60bb      	str	r3, [r7, #8]
 8007ec2:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8007ec4:	bf00      	nop
 8007ec6:	3760      	adds	r7, #96	@ 0x60
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}
 8007ecc:	40002800 	.word	0x40002800
 8007ed0:	40021000 	.word	0x40021000

08007ed4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b08a      	sub	sp, #40	@ 0x28
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007edc:	f107 0314 	add.w	r3, r7, #20
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	601a      	str	r2, [r3, #0]
 8007ee4:	605a      	str	r2, [r3, #4]
 8007ee6:	609a      	str	r2, [r3, #8]
 8007ee8:	60da      	str	r2, [r3, #12]
 8007eea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a17      	ldr	r2, [pc, #92]	@ (8007f50 <HAL_SPI_MspInit+0x7c>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d128      	bne.n	8007f48 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007ef6:	4b17      	ldr	r3, [pc, #92]	@ (8007f54 <HAL_SPI_MspInit+0x80>)
 8007ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007efa:	4a16      	ldr	r2, [pc, #88]	@ (8007f54 <HAL_SPI_MspInit+0x80>)
 8007efc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007f00:	6613      	str	r3, [r2, #96]	@ 0x60
 8007f02:	4b14      	ldr	r3, [pc, #80]	@ (8007f54 <HAL_SPI_MspInit+0x80>)
 8007f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007f0a:	613b      	str	r3, [r7, #16]
 8007f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f0e:	4b11      	ldr	r3, [pc, #68]	@ (8007f54 <HAL_SPI_MspInit+0x80>)
 8007f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f12:	4a10      	ldr	r2, [pc, #64]	@ (8007f54 <HAL_SPI_MspInit+0x80>)
 8007f14:	f043 0301 	orr.w	r3, r3, #1
 8007f18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8007f54 <HAL_SPI_MspInit+0x80>)
 8007f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f1e:	f003 0301 	and.w	r3, r3, #1
 8007f22:	60fb      	str	r3, [r7, #12]
 8007f24:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8007f26:	23e0      	movs	r3, #224	@ 0xe0
 8007f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f2a:	2302      	movs	r3, #2
 8007f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f32:	2300      	movs	r3, #0
 8007f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007f36:	2305      	movs	r3, #5
 8007f38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f3a:	f107 0314 	add.w	r3, r7, #20
 8007f3e:	4619      	mov	r1, r3
 8007f40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007f44:	f002 f9fc 	bl	800a340 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8007f48:	bf00      	nop
 8007f4a:	3728      	adds	r7, #40	@ 0x28
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	40013000 	.word	0x40013000
 8007f54:	40021000 	.word	0x40021000

08007f58 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b085      	sub	sp, #20
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a13      	ldr	r2, [pc, #76]	@ (8007fb4 <HAL_TIM_PWM_MspInit+0x5c>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d10c      	bne.n	8007f84 <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007f6a:	4b13      	ldr	r3, [pc, #76]	@ (8007fb8 <HAL_TIM_PWM_MspInit+0x60>)
 8007f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f6e:	4a12      	ldr	r2, [pc, #72]	@ (8007fb8 <HAL_TIM_PWM_MspInit+0x60>)
 8007f70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007f74:	6613      	str	r3, [r2, #96]	@ 0x60
 8007f76:	4b10      	ldr	r3, [pc, #64]	@ (8007fb8 <HAL_TIM_PWM_MspInit+0x60>)
 8007f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f7e:	60fb      	str	r3, [r7, #12]
 8007f80:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8007f82:	e010      	b.n	8007fa6 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a0c      	ldr	r2, [pc, #48]	@ (8007fbc <HAL_TIM_PWM_MspInit+0x64>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d10b      	bne.n	8007fa6 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8007fb8 <HAL_TIM_PWM_MspInit+0x60>)
 8007f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f92:	4a09      	ldr	r2, [pc, #36]	@ (8007fb8 <HAL_TIM_PWM_MspInit+0x60>)
 8007f94:	f043 0302 	orr.w	r3, r3, #2
 8007f98:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f9a:	4b07      	ldr	r3, [pc, #28]	@ (8007fb8 <HAL_TIM_PWM_MspInit+0x60>)
 8007f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f9e:	f003 0302 	and.w	r3, r3, #2
 8007fa2:	60bb      	str	r3, [r7, #8]
 8007fa4:	68bb      	ldr	r3, [r7, #8]
}
 8007fa6:	bf00      	nop
 8007fa8:	3714      	adds	r7, #20
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop
 8007fb4:	40012c00 	.word	0x40012c00
 8007fb8:	40021000 	.word	0x40021000
 8007fbc:	40000400 	.word	0x40000400

08007fc0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b085      	sub	sp, #20
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fd0:	d10c      	bne.n	8007fec <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007fd2:	4b12      	ldr	r3, [pc, #72]	@ (800801c <HAL_TIM_Base_MspInit+0x5c>)
 8007fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fd6:	4a11      	ldr	r2, [pc, #68]	@ (800801c <HAL_TIM_Base_MspInit+0x5c>)
 8007fd8:	f043 0301 	orr.w	r3, r3, #1
 8007fdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fde:	4b0f      	ldr	r3, [pc, #60]	@ (800801c <HAL_TIM_Base_MspInit+0x5c>)
 8007fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fe2:	f003 0301 	and.w	r3, r3, #1
 8007fe6:	60fb      	str	r3, [r7, #12]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8007fea:	e010      	b.n	800800e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM8)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a0b      	ldr	r2, [pc, #44]	@ (8008020 <HAL_TIM_Base_MspInit+0x60>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d10b      	bne.n	800800e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007ff6:	4b09      	ldr	r3, [pc, #36]	@ (800801c <HAL_TIM_Base_MspInit+0x5c>)
 8007ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ffa:	4a08      	ldr	r2, [pc, #32]	@ (800801c <HAL_TIM_Base_MspInit+0x5c>)
 8007ffc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008000:	6613      	str	r3, [r2, #96]	@ 0x60
 8008002:	4b06      	ldr	r3, [pc, #24]	@ (800801c <HAL_TIM_Base_MspInit+0x5c>)
 8008004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008006:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800800a:	60bb      	str	r3, [r7, #8]
 800800c:	68bb      	ldr	r3, [r7, #8]
}
 800800e:	bf00      	nop
 8008010:	3714      	adds	r7, #20
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr
 800801a:	bf00      	nop
 800801c:	40021000 	.word	0x40021000
 8008020:	40013400 	.word	0x40013400

08008024 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b08a      	sub	sp, #40	@ 0x28
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800802c:	f107 0314 	add.w	r3, r7, #20
 8008030:	2200      	movs	r2, #0
 8008032:	601a      	str	r2, [r3, #0]
 8008034:	605a      	str	r2, [r3, #4]
 8008036:	609a      	str	r2, [r3, #8]
 8008038:	60da      	str	r2, [r3, #12]
 800803a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a22      	ldr	r2, [pc, #136]	@ (80080cc <HAL_TIM_MspPostInit+0xa8>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d11d      	bne.n	8008082 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008046:	4b22      	ldr	r3, [pc, #136]	@ (80080d0 <HAL_TIM_MspPostInit+0xac>)
 8008048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800804a:	4a21      	ldr	r2, [pc, #132]	@ (80080d0 <HAL_TIM_MspPostInit+0xac>)
 800804c:	f043 0304 	orr.w	r3, r3, #4
 8008050:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008052:	4b1f      	ldr	r3, [pc, #124]	@ (80080d0 <HAL_TIM_MspPostInit+0xac>)
 8008054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008056:	f003 0304 	and.w	r3, r3, #4
 800805a:	613b      	str	r3, [r7, #16]
 800805c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800805e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008062:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008064:	2302      	movs	r3, #2
 8008066:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008068:	2300      	movs	r3, #0
 800806a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800806c:	2300      	movs	r3, #0
 800806e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8008070:	2304      	movs	r3, #4
 8008072:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008074:	f107 0314 	add.w	r3, r7, #20
 8008078:	4619      	mov	r1, r3
 800807a:	4816      	ldr	r0, [pc, #88]	@ (80080d4 <HAL_TIM_MspPostInit+0xb0>)
 800807c:	f002 f960 	bl	800a340 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8008080:	e020      	b.n	80080c4 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a14      	ldr	r2, [pc, #80]	@ (80080d8 <HAL_TIM_MspPostInit+0xb4>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d11b      	bne.n	80080c4 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800808c:	4b10      	ldr	r3, [pc, #64]	@ (80080d0 <HAL_TIM_MspPostInit+0xac>)
 800808e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008090:	4a0f      	ldr	r2, [pc, #60]	@ (80080d0 <HAL_TIM_MspPostInit+0xac>)
 8008092:	f043 0302 	orr.w	r3, r3, #2
 8008096:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008098:	4b0d      	ldr	r3, [pc, #52]	@ (80080d0 <HAL_TIM_MspPostInit+0xac>)
 800809a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800809c:	f003 0302 	and.w	r3, r3, #2
 80080a0:	60fb      	str	r3, [r7, #12]
 80080a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80080a4:	2380      	movs	r3, #128	@ 0x80
 80080a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080a8:	2302      	movs	r3, #2
 80080aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080ac:	2300      	movs	r3, #0
 80080ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80080b0:	2300      	movs	r3, #0
 80080b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 80080b4:	230a      	movs	r3, #10
 80080b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80080b8:	f107 0314 	add.w	r3, r7, #20
 80080bc:	4619      	mov	r1, r3
 80080be:	4807      	ldr	r0, [pc, #28]	@ (80080dc <HAL_TIM_MspPostInit+0xb8>)
 80080c0:	f002 f93e 	bl	800a340 <HAL_GPIO_Init>
}
 80080c4:	bf00      	nop
 80080c6:	3728      	adds	r7, #40	@ 0x28
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}
 80080cc:	40012c00 	.word	0x40012c00
 80080d0:	40021000 	.word	0x40021000
 80080d4:	48000800 	.word	0x48000800
 80080d8:	40000400 	.word	0x40000400
 80080dc:	48000400 	.word	0x48000400

080080e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80080e0:	b480      	push	{r7}
 80080e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80080e4:	bf00      	nop
 80080e6:	e7fd      	b.n	80080e4 <NMI_Handler+0x4>

080080e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80080e8:	b480      	push	{r7}
 80080ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80080ec:	bf00      	nop
 80080ee:	e7fd      	b.n	80080ec <HardFault_Handler+0x4>

080080f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80080f0:	b480      	push	{r7}
 80080f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80080f4:	bf00      	nop
 80080f6:	e7fd      	b.n	80080f4 <MemManage_Handler+0x4>

080080f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80080f8:	b480      	push	{r7}
 80080fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80080fc:	bf00      	nop
 80080fe:	e7fd      	b.n	80080fc <BusFault_Handler+0x4>

08008100 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008100:	b480      	push	{r7}
 8008102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008104:	bf00      	nop
 8008106:	e7fd      	b.n	8008104 <UsageFault_Handler+0x4>

08008108 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008108:	b480      	push	{r7}
 800810a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800810c:	bf00      	nop
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr

08008116 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008116:	b480      	push	{r7}
 8008118:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800811a:	bf00      	nop
 800811c:	46bd      	mov	sp, r7
 800811e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008122:	4770      	bx	lr

08008124 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008124:	b480      	push	{r7}
 8008126:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008128:	bf00      	nop
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr

08008132 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008132:	b580      	push	{r7, lr}
 8008134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008136:	f000 f961 	bl	80083fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800813a:	bf00      	nop
 800813c:	bd80      	pop	{r7, pc}
	...

08008140 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8008144:	4802      	ldr	r0, [pc, #8]	@ (8008150 <FDCAN2_IT0_IRQHandler+0x10>)
 8008146:	f001 fe77 	bl	8009e38 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800814a:	bf00      	nop
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	20000570 	.word	0x20000570

08008154 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008154:	b480      	push	{r7}
 8008156:	af00      	add	r7, sp, #0
  return 1;
 8008158:	2301      	movs	r3, #1
}
 800815a:	4618      	mov	r0, r3
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr

08008164 <_kill>:

int _kill(int pid, int sig)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800816e:	f008 fbc9 	bl	8010904 <__errno>
 8008172:	4603      	mov	r3, r0
 8008174:	2216      	movs	r2, #22
 8008176:	601a      	str	r2, [r3, #0]
  return -1;
 8008178:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800817c:	4618      	mov	r0, r3
 800817e:	3708      	adds	r7, #8
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <_exit>:

void _exit (int status)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800818c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f7ff ffe7 	bl	8008164 <_kill>
  while (1) {}    /* Make sure we hang here */
 8008196:	bf00      	nop
 8008198:	e7fd      	b.n	8008196 <_exit+0x12>

0800819a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800819a:	b580      	push	{r7, lr}
 800819c:	b086      	sub	sp, #24
 800819e:	af00      	add	r7, sp, #0
 80081a0:	60f8      	str	r0, [r7, #12]
 80081a2:	60b9      	str	r1, [r7, #8]
 80081a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80081a6:	2300      	movs	r3, #0
 80081a8:	617b      	str	r3, [r7, #20]
 80081aa:	e00a      	b.n	80081c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80081ac:	f7ff fc2a 	bl	8007a04 <__io_getchar>
 80081b0:	4601      	mov	r1, r0
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	1c5a      	adds	r2, r3, #1
 80081b6:	60ba      	str	r2, [r7, #8]
 80081b8:	b2ca      	uxtb	r2, r1
 80081ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	3301      	adds	r3, #1
 80081c0:	617b      	str	r3, [r7, #20]
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	dbf0      	blt.n	80081ac <_read+0x12>
  }

  return len;
 80081ca:	687b      	ldr	r3, [r7, #4]
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3718      	adds	r7, #24
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b086      	sub	sp, #24
 80081d8:	af00      	add	r7, sp, #0
 80081da:	60f8      	str	r0, [r7, #12]
 80081dc:	60b9      	str	r1, [r7, #8]
 80081de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80081e0:	2300      	movs	r3, #0
 80081e2:	617b      	str	r3, [r7, #20]
 80081e4:	e009      	b.n	80081fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	1c5a      	adds	r2, r3, #1
 80081ea:	60ba      	str	r2, [r7, #8]
 80081ec:	781b      	ldrb	r3, [r3, #0]
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7ff fbf6 	bl	80079e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	3301      	adds	r3, #1
 80081f8:	617b      	str	r3, [r7, #20]
 80081fa:	697a      	ldr	r2, [r7, #20]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	429a      	cmp	r2, r3
 8008200:	dbf1      	blt.n	80081e6 <_write+0x12>
  }
  return len;
 8008202:	687b      	ldr	r3, [r7, #4]
}
 8008204:	4618      	mov	r0, r3
 8008206:	3718      	adds	r7, #24
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <_close>:

int _close(int file)
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8008214:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8008218:	4618      	mov	r0, r3
 800821a:	370c      	adds	r7, #12
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
 800822c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008234:	605a      	str	r2, [r3, #4]
  return 0;
 8008236:	2300      	movs	r3, #0
}
 8008238:	4618      	mov	r0, r3
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <_isatty>:

int _isatty(int file)
{
 8008244:	b480      	push	{r7}
 8008246:	b083      	sub	sp, #12
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800824c:	2301      	movs	r3, #1
}
 800824e:	4618      	mov	r0, r3
 8008250:	370c      	adds	r7, #12
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr

0800825a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800825a:	b480      	push	{r7}
 800825c:	b085      	sub	sp, #20
 800825e:	af00      	add	r7, sp, #0
 8008260:	60f8      	str	r0, [r7, #12]
 8008262:	60b9      	str	r1, [r7, #8]
 8008264:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008266:	2300      	movs	r3, #0
}
 8008268:	4618      	mov	r0, r3
 800826a:	3714      	adds	r7, #20
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b086      	sub	sp, #24
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800827c:	4a14      	ldr	r2, [pc, #80]	@ (80082d0 <_sbrk+0x5c>)
 800827e:	4b15      	ldr	r3, [pc, #84]	@ (80082d4 <_sbrk+0x60>)
 8008280:	1ad3      	subs	r3, r2, r3
 8008282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008288:	4b13      	ldr	r3, [pc, #76]	@ (80082d8 <_sbrk+0x64>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d102      	bne.n	8008296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008290:	4b11      	ldr	r3, [pc, #68]	@ (80082d8 <_sbrk+0x64>)
 8008292:	4a12      	ldr	r2, [pc, #72]	@ (80082dc <_sbrk+0x68>)
 8008294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008296:	4b10      	ldr	r3, [pc, #64]	@ (80082d8 <_sbrk+0x64>)
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4413      	add	r3, r2
 800829e:	693a      	ldr	r2, [r7, #16]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d207      	bcs.n	80082b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80082a4:	f008 fb2e 	bl	8010904 <__errno>
 80082a8:	4603      	mov	r3, r0
 80082aa:	220c      	movs	r2, #12
 80082ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80082ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80082b2:	e009      	b.n	80082c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80082b4:	4b08      	ldr	r3, [pc, #32]	@ (80082d8 <_sbrk+0x64>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80082ba:	4b07      	ldr	r3, [pc, #28]	@ (80082d8 <_sbrk+0x64>)
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	4413      	add	r3, r2
 80082c2:	4a05      	ldr	r2, [pc, #20]	@ (80082d8 <_sbrk+0x64>)
 80082c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80082c6:	68fb      	ldr	r3, [r7, #12]
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3718      	adds	r7, #24
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}
 80082d0:	20020000 	.word	0x20020000
 80082d4:	00000400 	.word	0x00000400
 80082d8:	200008a0 	.word	0x200008a0
 80082dc:	200009f8 	.word	0x200009f8

080082e0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80082e0:	b480      	push	{r7}
 80082e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80082e4:	4b06      	ldr	r3, [pc, #24]	@ (8008300 <SystemInit+0x20>)
 80082e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082ea:	4a05      	ldr	r2, [pc, #20]	@ (8008300 <SystemInit+0x20>)
 80082ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80082f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80082f4:	bf00      	nop
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	e000ed00 	.word	0xe000ed00

08008304 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008304:	480d      	ldr	r0, [pc, #52]	@ (800833c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008306:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008308:	f7ff ffea 	bl	80082e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800830c:	480c      	ldr	r0, [pc, #48]	@ (8008340 <LoopForever+0x6>)
  ldr r1, =_edata
 800830e:	490d      	ldr	r1, [pc, #52]	@ (8008344 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008310:	4a0d      	ldr	r2, [pc, #52]	@ (8008348 <LoopForever+0xe>)
  movs r3, #0
 8008312:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008314:	e002      	b.n	800831c <LoopCopyDataInit>

08008316 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008316:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008318:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800831a:	3304      	adds	r3, #4

0800831c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800831c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800831e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008320:	d3f9      	bcc.n	8008316 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008322:	4a0a      	ldr	r2, [pc, #40]	@ (800834c <LoopForever+0x12>)
  ldr r4, =_ebss
 8008324:	4c0a      	ldr	r4, [pc, #40]	@ (8008350 <LoopForever+0x16>)
  movs r3, #0
 8008326:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008328:	e001      	b.n	800832e <LoopFillZerobss>

0800832a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800832a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800832c:	3204      	adds	r2, #4

0800832e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800832e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008330:	d3fb      	bcc.n	800832a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008332:	f008 faed 	bl	8010910 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008336:	f7fe fe73 	bl	8007020 <main>

0800833a <LoopForever>:

LoopForever:
    b LoopForever
 800833a:	e7fe      	b.n	800833a <LoopForever>
  ldr   r0, =_estack
 800833c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008344:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8008348:	080148b0 	.word	0x080148b0
  ldr r2, =_sbss
 800834c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8008350:	200009f4 	.word	0x200009f4

08008354 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008354:	e7fe      	b.n	8008354 <ADC1_2_IRQHandler>

08008356 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008356:	b580      	push	{r7, lr}
 8008358:	b082      	sub	sp, #8
 800835a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800835c:	2300      	movs	r3, #0
 800835e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008360:	2003      	movs	r0, #3
 8008362:	f001 fa5b 	bl	800981c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008366:	2000      	movs	r0, #0
 8008368:	f000 f80e 	bl	8008388 <HAL_InitTick>
 800836c:	4603      	mov	r3, r0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d002      	beq.n	8008378 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008372:	2301      	movs	r3, #1
 8008374:	71fb      	strb	r3, [r7, #7]
 8008376:	e001      	b.n	800837c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008378:	f7ff fb92 	bl	8007aa0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800837c:	79fb      	ldrb	r3, [r7, #7]

}
 800837e:	4618      	mov	r0, r3
 8008380:	3708      	adds	r7, #8
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
	...

08008388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008390:	2300      	movs	r3, #0
 8008392:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008394:	4b16      	ldr	r3, [pc, #88]	@ (80083f0 <HAL_InitTick+0x68>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d022      	beq.n	80083e2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800839c:	4b15      	ldr	r3, [pc, #84]	@ (80083f4 <HAL_InitTick+0x6c>)
 800839e:	681a      	ldr	r2, [r3, #0]
 80083a0:	4b13      	ldr	r3, [pc, #76]	@ (80083f0 <HAL_InitTick+0x68>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80083a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80083ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80083b0:	4618      	mov	r0, r3
 80083b2:	f001 fa66 	bl	8009882 <HAL_SYSTICK_Config>
 80083b6:	4603      	mov	r3, r0
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d10f      	bne.n	80083dc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2b0f      	cmp	r3, #15
 80083c0:	d809      	bhi.n	80083d6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80083c2:	2200      	movs	r2, #0
 80083c4:	6879      	ldr	r1, [r7, #4]
 80083c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083ca:	f001 fa32 	bl	8009832 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80083ce:	4a0a      	ldr	r2, [pc, #40]	@ (80083f8 <HAL_InitTick+0x70>)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6013      	str	r3, [r2, #0]
 80083d4:	e007      	b.n	80083e6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80083d6:	2301      	movs	r3, #1
 80083d8:	73fb      	strb	r3, [r7, #15]
 80083da:	e004      	b.n	80083e6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80083dc:	2301      	movs	r3, #1
 80083de:	73fb      	strb	r3, [r7, #15]
 80083e0:	e001      	b.n	80083e6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80083e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3710      	adds	r7, #16
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	2000002c 	.word	0x2000002c
 80083f4:	20000024 	.word	0x20000024
 80083f8:	20000028 	.word	0x20000028

080083fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80083fc:	b480      	push	{r7}
 80083fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008400:	4b05      	ldr	r3, [pc, #20]	@ (8008418 <HAL_IncTick+0x1c>)
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	4b05      	ldr	r3, [pc, #20]	@ (800841c <HAL_IncTick+0x20>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4413      	add	r3, r2
 800840a:	4a03      	ldr	r2, [pc, #12]	@ (8008418 <HAL_IncTick+0x1c>)
 800840c:	6013      	str	r3, [r2, #0]
}
 800840e:	bf00      	nop
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr
 8008418:	200008a4 	.word	0x200008a4
 800841c:	2000002c 	.word	0x2000002c

08008420 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008420:	b480      	push	{r7}
 8008422:	af00      	add	r7, sp, #0
  return uwTick;
 8008424:	4b03      	ldr	r3, [pc, #12]	@ (8008434 <HAL_GetTick+0x14>)
 8008426:	681b      	ldr	r3, [r3, #0]
}
 8008428:	4618      	mov	r0, r3
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	200008a4 	.word	0x200008a4

08008438 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008440:	f7ff ffee 	bl	8008420 <HAL_GetTick>
 8008444:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008450:	d004      	beq.n	800845c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008452:	4b09      	ldr	r3, [pc, #36]	@ (8008478 <HAL_Delay+0x40>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	68fa      	ldr	r2, [r7, #12]
 8008458:	4413      	add	r3, r2
 800845a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800845c:	bf00      	nop
 800845e:	f7ff ffdf 	bl	8008420 <HAL_GetTick>
 8008462:	4602      	mov	r2, r0
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	1ad3      	subs	r3, r2, r3
 8008468:	68fa      	ldr	r2, [r7, #12]
 800846a:	429a      	cmp	r2, r3
 800846c:	d8f7      	bhi.n	800845e <HAL_Delay+0x26>
  {
  }
}
 800846e:	bf00      	nop
 8008470:	bf00      	nop
 8008472:	3710      	adds	r7, #16
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	2000002c 	.word	0x2000002c

0800847c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800847c:	b480      	push	{r7}
 800847e:	b083      	sub	sp, #12
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	431a      	orrs	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	609a      	str	r2, [r3, #8]
}
 8008496:	bf00      	nop
 8008498:	370c      	adds	r7, #12
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr

080084a2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b083      	sub	sp, #12
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
 80084aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	431a      	orrs	r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	609a      	str	r2, [r3, #8]
}
 80084bc:	bf00      	nop
 80084be:	370c      	adds	r7, #12
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr

080084c8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80084d8:	4618      	mov	r0, r3
 80084da:	370c      	adds	r7, #12
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b087      	sub	sp, #28
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	60f8      	str	r0, [r7, #12]
 80084ec:	60b9      	str	r1, [r7, #8]
 80084ee:	607a      	str	r2, [r7, #4]
 80084f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	3360      	adds	r3, #96	@ 0x60
 80084f6:	461a      	mov	r2, r3
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	4413      	add	r3, r2
 80084fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	681a      	ldr	r2, [r3, #0]
 8008504:	4b08      	ldr	r3, [pc, #32]	@ (8008528 <LL_ADC_SetOffset+0x44>)
 8008506:	4013      	ands	r3, r2
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800850e:	683a      	ldr	r2, [r7, #0]
 8008510:	430a      	orrs	r2, r1
 8008512:	4313      	orrs	r3, r2
 8008514:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800851c:	bf00      	nop
 800851e:	371c      	adds	r7, #28
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr
 8008528:	03fff000 	.word	0x03fff000

0800852c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800852c:	b480      	push	{r7}
 800852e:	b085      	sub	sp, #20
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	3360      	adds	r3, #96	@ 0x60
 800853a:	461a      	mov	r2, r3
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	4413      	add	r3, r2
 8008542:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800854c:	4618      	mov	r0, r3
 800854e:	3714      	adds	r7, #20
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008558:	b480      	push	{r7}
 800855a:	b087      	sub	sp, #28
 800855c:	af00      	add	r7, sp, #0
 800855e:	60f8      	str	r0, [r7, #12]
 8008560:	60b9      	str	r1, [r7, #8]
 8008562:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	3360      	adds	r3, #96	@ 0x60
 8008568:	461a      	mov	r2, r3
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	009b      	lsls	r3, r3, #2
 800856e:	4413      	add	r3, r2
 8008570:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	431a      	orrs	r2, r3
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008582:	bf00      	nop
 8008584:	371c      	adds	r7, #28
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr

0800858e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800858e:	b480      	push	{r7}
 8008590:	b087      	sub	sp, #28
 8008592:	af00      	add	r7, sp, #0
 8008594:	60f8      	str	r0, [r7, #12]
 8008596:	60b9      	str	r1, [r7, #8]
 8008598:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	3360      	adds	r3, #96	@ 0x60
 800859e:	461a      	mov	r2, r3
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	009b      	lsls	r3, r3, #2
 80085a4:	4413      	add	r3, r2
 80085a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	431a      	orrs	r2, r3
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80085b8:	bf00      	nop
 80085ba:	371c      	adds	r7, #28
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b087      	sub	sp, #28
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	3360      	adds	r3, #96	@ 0x60
 80085d4:	461a      	mov	r2, r3
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	4413      	add	r3, r2
 80085dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	431a      	orrs	r2, r3
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80085ee:	bf00      	nop
 80085f0:	371c      	adds	r7, #28
 80085f2:	46bd      	mov	sp, r7
 80085f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f8:	4770      	bx	lr

080085fa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80085fa:	b480      	push	{r7}
 80085fc:	b083      	sub	sp, #12
 80085fe:	af00      	add	r7, sp, #0
 8008600:	6078      	str	r0, [r7, #4]
 8008602:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	695b      	ldr	r3, [r3, #20]
 8008608:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	431a      	orrs	r2, r3
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	615a      	str	r2, [r3, #20]
}
 8008614:	bf00      	nop
 8008616:	370c      	adds	r7, #12
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008620:	b480      	push	{r7}
 8008622:	b087      	sub	sp, #28
 8008624:	af00      	add	r7, sp, #0
 8008626:	60f8      	str	r0, [r7, #12]
 8008628:	60b9      	str	r1, [r7, #8]
 800862a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	3330      	adds	r3, #48	@ 0x30
 8008630:	461a      	mov	r2, r3
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	0a1b      	lsrs	r3, r3, #8
 8008636:	009b      	lsls	r3, r3, #2
 8008638:	f003 030c 	and.w	r3, r3, #12
 800863c:	4413      	add	r3, r2
 800863e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	f003 031f 	and.w	r3, r3, #31
 800864a:	211f      	movs	r1, #31
 800864c:	fa01 f303 	lsl.w	r3, r1, r3
 8008650:	43db      	mvns	r3, r3
 8008652:	401a      	ands	r2, r3
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	0e9b      	lsrs	r3, r3, #26
 8008658:	f003 011f 	and.w	r1, r3, #31
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	f003 031f 	and.w	r3, r3, #31
 8008662:	fa01 f303 	lsl.w	r3, r1, r3
 8008666:	431a      	orrs	r2, r3
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800866c:	bf00      	nop
 800866e:	371c      	adds	r7, #28
 8008670:	46bd      	mov	sp, r7
 8008672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008676:	4770      	bx	lr

08008678 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008678:	b480      	push	{r7}
 800867a:	b087      	sub	sp, #28
 800867c:	af00      	add	r7, sp, #0
 800867e:	60f8      	str	r0, [r7, #12]
 8008680:	60b9      	str	r1, [r7, #8]
 8008682:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	3314      	adds	r3, #20
 8008688:	461a      	mov	r2, r3
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	0e5b      	lsrs	r3, r3, #25
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	f003 0304 	and.w	r3, r3, #4
 8008694:	4413      	add	r3, r2
 8008696:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	681a      	ldr	r2, [r3, #0]
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	0d1b      	lsrs	r3, r3, #20
 80086a0:	f003 031f 	and.w	r3, r3, #31
 80086a4:	2107      	movs	r1, #7
 80086a6:	fa01 f303 	lsl.w	r3, r1, r3
 80086aa:	43db      	mvns	r3, r3
 80086ac:	401a      	ands	r2, r3
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	0d1b      	lsrs	r3, r3, #20
 80086b2:	f003 031f 	and.w	r3, r3, #31
 80086b6:	6879      	ldr	r1, [r7, #4]
 80086b8:	fa01 f303 	lsl.w	r3, r1, r3
 80086bc:	431a      	orrs	r2, r3
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80086c2:	bf00      	nop
 80086c4:	371c      	adds	r7, #28
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr
	...

080086d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b085      	sub	sp, #20
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086e8:	43db      	mvns	r3, r3
 80086ea:	401a      	ands	r2, r3
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f003 0318 	and.w	r3, r3, #24
 80086f2:	4908      	ldr	r1, [pc, #32]	@ (8008714 <LL_ADC_SetChannelSingleDiff+0x44>)
 80086f4:	40d9      	lsrs	r1, r3
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	400b      	ands	r3, r1
 80086fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086fe:	431a      	orrs	r2, r3
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008706:	bf00      	nop
 8008708:	3714      	adds	r7, #20
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr
 8008712:	bf00      	nop
 8008714:	0007ffff 	.word	0x0007ffff

08008718 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008728:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	6093      	str	r3, [r2, #8]
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800874c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008750:	d101      	bne.n	8008756 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008752:	2301      	movs	r3, #1
 8008754:	e000      	b.n	8008758 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008756:	2300      	movs	r3, #0
}
 8008758:	4618      	mov	r0, r3
 800875a:	370c      	adds	r7, #12
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008764:	b480      	push	{r7}
 8008766:	b083      	sub	sp, #12
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8008774:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008778:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008780:	bf00      	nop
 8008782:	370c      	adds	r7, #12
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr

0800878c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800878c:	b480      	push	{r7}
 800878e:	b083      	sub	sp, #12
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800879c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087a0:	d101      	bne.n	80087a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80087a2:	2301      	movs	r3, #1
 80087a4:	e000      	b.n	80087a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80087a6:	2300      	movs	r3, #0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	370c      	adds	r7, #12
 80087ac:	46bd      	mov	sp, r7
 80087ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b2:	4770      	bx	lr

080087b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80087b4:	b480      	push	{r7}
 80087b6:	b083      	sub	sp, #12
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	f003 0301 	and.w	r3, r3, #1
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d101      	bne.n	80087cc <LL_ADC_IsEnabled+0x18>
 80087c8:	2301      	movs	r3, #1
 80087ca:	e000      	b.n	80087ce <LL_ADC_IsEnabled+0x1a>
 80087cc:	2300      	movs	r3, #0
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	370c      	adds	r7, #12
 80087d2:	46bd      	mov	sp, r7
 80087d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d8:	4770      	bx	lr

080087da <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80087da:	b480      	push	{r7}
 80087dc:	b083      	sub	sp, #12
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	f003 0304 	and.w	r3, r3, #4
 80087ea:	2b04      	cmp	r3, #4
 80087ec:	d101      	bne.n	80087f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80087ee:	2301      	movs	r3, #1
 80087f0:	e000      	b.n	80087f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80087f2:	2300      	movs	r3, #0
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	370c      	adds	r7, #12
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008800:	b480      	push	{r7}
 8008802:	b083      	sub	sp, #12
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	f003 0308 	and.w	r3, r3, #8
 8008810:	2b08      	cmp	r3, #8
 8008812:	d101      	bne.n	8008818 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008814:	2301      	movs	r3, #1
 8008816:	e000      	b.n	800881a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008818:	2300      	movs	r3, #0
}
 800881a:	4618      	mov	r0, r3
 800881c:	370c      	adds	r7, #12
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr
	...

08008828 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008828:	b590      	push	{r4, r7, lr}
 800882a:	b089      	sub	sp, #36	@ 0x24
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008830:	2300      	movs	r3, #0
 8008832:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8008834:	2300      	movs	r3, #0
 8008836:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d101      	bne.n	8008842 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800883e:	2301      	movs	r3, #1
 8008840:	e1a9      	b.n	8008b96 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	695b      	ldr	r3, [r3, #20]
 8008846:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800884c:	2b00      	cmp	r3, #0
 800884e:	d109      	bne.n	8008864 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f7ff f949 	bl	8007ae8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2200      	movs	r2, #0
 800885a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2200      	movs	r2, #0
 8008860:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4618      	mov	r0, r3
 800886a:	f7ff ff67 	bl	800873c <LL_ADC_IsDeepPowerDownEnabled>
 800886e:	4603      	mov	r3, r0
 8008870:	2b00      	cmp	r3, #0
 8008872:	d004      	beq.n	800887e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4618      	mov	r0, r3
 800887a:	f7ff ff4d 	bl	8008718 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4618      	mov	r0, r3
 8008884:	f7ff ff82 	bl	800878c <LL_ADC_IsInternalRegulatorEnabled>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d115      	bne.n	80088ba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4618      	mov	r0, r3
 8008894:	f7ff ff66 	bl	8008764 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008898:	4b9c      	ldr	r3, [pc, #624]	@ (8008b0c <HAL_ADC_Init+0x2e4>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	099b      	lsrs	r3, r3, #6
 800889e:	4a9c      	ldr	r2, [pc, #624]	@ (8008b10 <HAL_ADC_Init+0x2e8>)
 80088a0:	fba2 2303 	umull	r2, r3, r2, r3
 80088a4:	099b      	lsrs	r3, r3, #6
 80088a6:	3301      	adds	r3, #1
 80088a8:	005b      	lsls	r3, r3, #1
 80088aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80088ac:	e002      	b.n	80088b4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	3b01      	subs	r3, #1
 80088b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d1f9      	bne.n	80088ae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4618      	mov	r0, r3
 80088c0:	f7ff ff64 	bl	800878c <LL_ADC_IsInternalRegulatorEnabled>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d10d      	bne.n	80088e6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088ce:	f043 0210 	orr.w	r2, r3, #16
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088da:	f043 0201 	orr.w	r2, r3, #1
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4618      	mov	r0, r3
 80088ec:	f7ff ff75 	bl	80087da <LL_ADC_REG_IsConversionOngoing>
 80088f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088f6:	f003 0310 	and.w	r3, r3, #16
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	f040 8142 	bne.w	8008b84 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	2b00      	cmp	r3, #0
 8008904:	f040 813e 	bne.w	8008b84 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800890c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8008910:	f043 0202 	orr.w	r2, r3, #2
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4618      	mov	r0, r3
 800891e:	f7ff ff49 	bl	80087b4 <LL_ADC_IsEnabled>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d141      	bne.n	80089ac <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008930:	d004      	beq.n	800893c <HAL_ADC_Init+0x114>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a77      	ldr	r2, [pc, #476]	@ (8008b14 <HAL_ADC_Init+0x2ec>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d10f      	bne.n	800895c <HAL_ADC_Init+0x134>
 800893c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008940:	f7ff ff38 	bl	80087b4 <LL_ADC_IsEnabled>
 8008944:	4604      	mov	r4, r0
 8008946:	4873      	ldr	r0, [pc, #460]	@ (8008b14 <HAL_ADC_Init+0x2ec>)
 8008948:	f7ff ff34 	bl	80087b4 <LL_ADC_IsEnabled>
 800894c:	4603      	mov	r3, r0
 800894e:	4323      	orrs	r3, r4
 8008950:	2b00      	cmp	r3, #0
 8008952:	bf0c      	ite	eq
 8008954:	2301      	moveq	r3, #1
 8008956:	2300      	movne	r3, #0
 8008958:	b2db      	uxtb	r3, r3
 800895a:	e012      	b.n	8008982 <HAL_ADC_Init+0x15a>
 800895c:	486e      	ldr	r0, [pc, #440]	@ (8008b18 <HAL_ADC_Init+0x2f0>)
 800895e:	f7ff ff29 	bl	80087b4 <LL_ADC_IsEnabled>
 8008962:	4604      	mov	r4, r0
 8008964:	486d      	ldr	r0, [pc, #436]	@ (8008b1c <HAL_ADC_Init+0x2f4>)
 8008966:	f7ff ff25 	bl	80087b4 <LL_ADC_IsEnabled>
 800896a:	4603      	mov	r3, r0
 800896c:	431c      	orrs	r4, r3
 800896e:	486c      	ldr	r0, [pc, #432]	@ (8008b20 <HAL_ADC_Init+0x2f8>)
 8008970:	f7ff ff20 	bl	80087b4 <LL_ADC_IsEnabled>
 8008974:	4603      	mov	r3, r0
 8008976:	4323      	orrs	r3, r4
 8008978:	2b00      	cmp	r3, #0
 800897a:	bf0c      	ite	eq
 800897c:	2301      	moveq	r3, #1
 800897e:	2300      	movne	r3, #0
 8008980:	b2db      	uxtb	r3, r3
 8008982:	2b00      	cmp	r3, #0
 8008984:	d012      	beq.n	80089ac <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800898e:	d004      	beq.n	800899a <HAL_ADC_Init+0x172>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a5f      	ldr	r2, [pc, #380]	@ (8008b14 <HAL_ADC_Init+0x2ec>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d101      	bne.n	800899e <HAL_ADC_Init+0x176>
 800899a:	4a62      	ldr	r2, [pc, #392]	@ (8008b24 <HAL_ADC_Init+0x2fc>)
 800899c:	e000      	b.n	80089a0 <HAL_ADC_Init+0x178>
 800899e:	4a62      	ldr	r2, [pc, #392]	@ (8008b28 <HAL_ADC_Init+0x300>)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	4619      	mov	r1, r3
 80089a6:	4610      	mov	r0, r2
 80089a8:	f7ff fd68 	bl	800847c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	7f5b      	ldrb	r3, [r3, #29]
 80089b0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80089b6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80089bc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80089c2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80089ca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80089cc:	4313      	orrs	r3, r2
 80089ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d106      	bne.n	80089e8 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089de:	3b01      	subs	r3, #1
 80089e0:	045b      	lsls	r3, r3, #17
 80089e2:	69ba      	ldr	r2, [r7, #24]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d009      	beq.n	8008a04 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089f4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089fc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80089fe:	69ba      	ldr	r2, [r7, #24]
 8008a00:	4313      	orrs	r3, r2
 8008a02:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	68da      	ldr	r2, [r3, #12]
 8008a0a:	4b48      	ldr	r3, [pc, #288]	@ (8008b2c <HAL_ADC_Init+0x304>)
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	687a      	ldr	r2, [r7, #4]
 8008a10:	6812      	ldr	r2, [r2, #0]
 8008a12:	69b9      	ldr	r1, [r7, #24]
 8008a14:	430b      	orrs	r3, r1
 8008a16:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	691b      	ldr	r3, [r3, #16]
 8008a1e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	430a      	orrs	r2, r1
 8008a2c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4618      	mov	r0, r3
 8008a34:	f7ff fee4 	bl	8008800 <LL_ADC_INJ_IsConversionOngoing>
 8008a38:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d17f      	bne.n	8008b40 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d17c      	bne.n	8008b40 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008a4a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008a52:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008a54:	4313      	orrs	r3, r2
 8008a56:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	68db      	ldr	r3, [r3, #12]
 8008a5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008a62:	f023 0302 	bic.w	r3, r3, #2
 8008a66:	687a      	ldr	r2, [r7, #4]
 8008a68:	6812      	ldr	r2, [r2, #0]
 8008a6a:	69b9      	ldr	r1, [r7, #24]
 8008a6c:	430b      	orrs	r3, r1
 8008a6e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	691b      	ldr	r3, [r3, #16]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d017      	beq.n	8008aa8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	691a      	ldr	r2, [r3, #16]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008a86:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008a90:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008a94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	6911      	ldr	r1, [r2, #16]
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	6812      	ldr	r2, [r2, #0]
 8008aa0:	430b      	orrs	r3, r1
 8008aa2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8008aa6:	e013      	b.n	8008ad0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	691a      	ldr	r2, [r3, #16]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008ab6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008ac0:	687a      	ldr	r2, [r7, #4]
 8008ac2:	6812      	ldr	r2, [r2, #0]
 8008ac4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008ac8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008acc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008ad6:	2b01      	cmp	r3, #1
 8008ad8:	d12a      	bne.n	8008b30 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	691b      	ldr	r3, [r3, #16]
 8008ae0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008ae4:	f023 0304 	bic.w	r3, r3, #4
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8008aec:	687a      	ldr	r2, [r7, #4]
 8008aee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008af0:	4311      	orrs	r1, r2
 8008af2:	687a      	ldr	r2, [r7, #4]
 8008af4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008af6:	4311      	orrs	r1, r2
 8008af8:	687a      	ldr	r2, [r7, #4]
 8008afa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008afc:	430a      	orrs	r2, r1
 8008afe:	431a      	orrs	r2, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f042 0201 	orr.w	r2, r2, #1
 8008b08:	611a      	str	r2, [r3, #16]
 8008b0a:	e019      	b.n	8008b40 <HAL_ADC_Init+0x318>
 8008b0c:	20000024 	.word	0x20000024
 8008b10:	053e2d63 	.word	0x053e2d63
 8008b14:	50000100 	.word	0x50000100
 8008b18:	50000400 	.word	0x50000400
 8008b1c:	50000500 	.word	0x50000500
 8008b20:	50000600 	.word	0x50000600
 8008b24:	50000300 	.word	0x50000300
 8008b28:	50000700 	.word	0x50000700
 8008b2c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	691a      	ldr	r2, [r3, #16]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f022 0201 	bic.w	r2, r2, #1
 8008b3e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	695b      	ldr	r3, [r3, #20]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d10c      	bne.n	8008b62 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b4e:	f023 010f 	bic.w	r1, r3, #15
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6a1b      	ldr	r3, [r3, #32]
 8008b56:	1e5a      	subs	r2, r3, #1
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	430a      	orrs	r2, r1
 8008b5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8008b60:	e007      	b.n	8008b72 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f022 020f 	bic.w	r2, r2, #15
 8008b70:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b76:	f023 0303 	bic.w	r3, r3, #3
 8008b7a:	f043 0201 	orr.w	r2, r3, #1
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b82:	e007      	b.n	8008b94 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b88:	f043 0210 	orr.w	r2, r3, #16
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008b90:	2301      	movs	r3, #1
 8008b92:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008b94:	7ffb      	ldrb	r3, [r7, #31]
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3724      	adds	r7, #36	@ 0x24
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd90      	pop	{r4, r7, pc}
 8008b9e:	bf00      	nop

08008ba0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b0b6      	sub	sp, #216	@ 0xd8
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008baa:	2300      	movs	r3, #0
 8008bac:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	d102      	bne.n	8008bc4 <HAL_ADC_ConfigChannel+0x24>
 8008bbe:	2302      	movs	r3, #2
 8008bc0:	f000 bc13 	b.w	80093ea <HAL_ADC_ConfigChannel+0x84a>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f7ff fe02 	bl	80087da <LL_ADC_REG_IsConversionOngoing>
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	f040 83f3 	bne.w	80093c4 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6818      	ldr	r0, [r3, #0]
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	6859      	ldr	r1, [r3, #4]
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	461a      	mov	r2, r3
 8008bec:	f7ff fd18 	bl	8008620 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f7ff fdf0 	bl	80087da <LL_ADC_REG_IsConversionOngoing>
 8008bfa:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7ff fdfc 	bl	8008800 <LL_ADC_INJ_IsConversionOngoing>
 8008c08:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008c0c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f040 81d9 	bne.w	8008fc8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008c16:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	f040 81d4 	bne.w	8008fc8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c28:	d10f      	bne.n	8008c4a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6818      	ldr	r0, [r3, #0]
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	2200      	movs	r2, #0
 8008c34:	4619      	mov	r1, r3
 8008c36:	f7ff fd1f 	bl	8008678 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8008c42:	4618      	mov	r0, r3
 8008c44:	f7ff fcd9 	bl	80085fa <LL_ADC_SetSamplingTimeCommonConfig>
 8008c48:	e00e      	b.n	8008c68 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6818      	ldr	r0, [r3, #0]
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	6819      	ldr	r1, [r3, #0]
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	689b      	ldr	r3, [r3, #8]
 8008c56:	461a      	mov	r2, r3
 8008c58:	f7ff fd0e 	bl	8008678 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2100      	movs	r1, #0
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7ff fcc9 	bl	80085fa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	695a      	ldr	r2, [r3, #20]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	68db      	ldr	r3, [r3, #12]
 8008c72:	08db      	lsrs	r3, r3, #3
 8008c74:	f003 0303 	and.w	r3, r3, #3
 8008c78:	005b      	lsls	r3, r3, #1
 8008c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	691b      	ldr	r3, [r3, #16]
 8008c86:	2b04      	cmp	r3, #4
 8008c88:	d022      	beq.n	8008cd0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6818      	ldr	r0, [r3, #0]
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	6919      	ldr	r1, [r3, #16]
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008c9a:	f7ff fc23 	bl	80084e4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6818      	ldr	r0, [r3, #0]
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	6919      	ldr	r1, [r3, #16]
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	699b      	ldr	r3, [r3, #24]
 8008caa:	461a      	mov	r2, r3
 8008cac:	f7ff fc6f 	bl	800858e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6818      	ldr	r0, [r3, #0]
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d102      	bne.n	8008cc6 <HAL_ADC_ConfigChannel+0x126>
 8008cc0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008cc4:	e000      	b.n	8008cc8 <HAL_ADC_ConfigChannel+0x128>
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	461a      	mov	r2, r3
 8008cca:	f7ff fc7b 	bl	80085c4 <LL_ADC_SetOffsetSaturation>
 8008cce:	e17b      	b.n	8008fc8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2100      	movs	r1, #0
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7ff fc28 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d10a      	bne.n	8008cfc <HAL_ADC_ConfigChannel+0x15c>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2100      	movs	r1, #0
 8008cec:	4618      	mov	r0, r3
 8008cee:	f7ff fc1d 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	0e9b      	lsrs	r3, r3, #26
 8008cf6:	f003 021f 	and.w	r2, r3, #31
 8008cfa:	e01e      	b.n	8008d3a <HAL_ADC_ConfigChannel+0x19a>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2100      	movs	r1, #0
 8008d02:	4618      	mov	r0, r3
 8008d04:	f7ff fc12 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d0e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d12:	fa93 f3a3 	rbit	r3, r3
 8008d16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008d1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008d1e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8008d22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d101      	bne.n	8008d2e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8008d2a:	2320      	movs	r3, #32
 8008d2c:	e004      	b.n	8008d38 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8008d2e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008d32:	fab3 f383 	clz	r3, r3
 8008d36:	b2db      	uxtb	r3, r3
 8008d38:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d105      	bne.n	8008d52 <HAL_ADC_ConfigChannel+0x1b2>
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	0e9b      	lsrs	r3, r3, #26
 8008d4c:	f003 031f 	and.w	r3, r3, #31
 8008d50:	e018      	b.n	8008d84 <HAL_ADC_ConfigChannel+0x1e4>
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d5a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008d5e:	fa93 f3a3 	rbit	r3, r3
 8008d62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8008d66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8008d6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d101      	bne.n	8008d7a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8008d76:	2320      	movs	r3, #32
 8008d78:	e004      	b.n	8008d84 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8008d7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008d7e:	fab3 f383 	clz	r3, r3
 8008d82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d106      	bne.n	8008d96 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	2100      	movs	r1, #0
 8008d90:	4618      	mov	r0, r3
 8008d92:	f7ff fbe1 	bl	8008558 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	2101      	movs	r1, #1
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f7ff fbc5 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008da2:	4603      	mov	r3, r0
 8008da4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d10a      	bne.n	8008dc2 <HAL_ADC_ConfigChannel+0x222>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2101      	movs	r1, #1
 8008db2:	4618      	mov	r0, r3
 8008db4:	f7ff fbba 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008db8:	4603      	mov	r3, r0
 8008dba:	0e9b      	lsrs	r3, r3, #26
 8008dbc:	f003 021f 	and.w	r2, r3, #31
 8008dc0:	e01e      	b.n	8008e00 <HAL_ADC_ConfigChannel+0x260>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2101      	movs	r1, #1
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f7ff fbaf 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008dd4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008dd8:	fa93 f3a3 	rbit	r3, r3
 8008ddc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8008de0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008de4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8008de8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d101      	bne.n	8008df4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8008df0:	2320      	movs	r3, #32
 8008df2:	e004      	b.n	8008dfe <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8008df4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008df8:	fab3 f383 	clz	r3, r3
 8008dfc:	b2db      	uxtb	r3, r3
 8008dfe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d105      	bne.n	8008e18 <HAL_ADC_ConfigChannel+0x278>
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	0e9b      	lsrs	r3, r3, #26
 8008e12:	f003 031f 	and.w	r3, r3, #31
 8008e16:	e018      	b.n	8008e4a <HAL_ADC_ConfigChannel+0x2aa>
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e24:	fa93 f3a3 	rbit	r3, r3
 8008e28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8008e2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008e30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8008e34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d101      	bne.n	8008e40 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8008e3c:	2320      	movs	r3, #32
 8008e3e:	e004      	b.n	8008e4a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8008e40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008e44:	fab3 f383 	clz	r3, r3
 8008e48:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d106      	bne.n	8008e5c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2200      	movs	r2, #0
 8008e54:	2101      	movs	r1, #1
 8008e56:	4618      	mov	r0, r3
 8008e58:	f7ff fb7e 	bl	8008558 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	2102      	movs	r1, #2
 8008e62:	4618      	mov	r0, r3
 8008e64:	f7ff fb62 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d10a      	bne.n	8008e88 <HAL_ADC_ConfigChannel+0x2e8>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	2102      	movs	r1, #2
 8008e78:	4618      	mov	r0, r3
 8008e7a:	f7ff fb57 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	0e9b      	lsrs	r3, r3, #26
 8008e82:	f003 021f 	and.w	r2, r3, #31
 8008e86:	e01e      	b.n	8008ec6 <HAL_ADC_ConfigChannel+0x326>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	2102      	movs	r1, #2
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f7ff fb4c 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008e94:	4603      	mov	r3, r0
 8008e96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008e9e:	fa93 f3a3 	rbit	r3, r3
 8008ea2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8008ea6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008eaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8008eae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d101      	bne.n	8008eba <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8008eb6:	2320      	movs	r3, #32
 8008eb8:	e004      	b.n	8008ec4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8008eba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008ebe:	fab3 f383 	clz	r3, r3
 8008ec2:	b2db      	uxtb	r3, r3
 8008ec4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d105      	bne.n	8008ede <HAL_ADC_ConfigChannel+0x33e>
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	0e9b      	lsrs	r3, r3, #26
 8008ed8:	f003 031f 	and.w	r3, r3, #31
 8008edc:	e016      	b.n	8008f0c <HAL_ADC_ConfigChannel+0x36c>
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ee6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008eea:	fa93 f3a3 	rbit	r3, r3
 8008eee:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8008ef0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ef2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8008ef6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d101      	bne.n	8008f02 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8008efe:	2320      	movs	r3, #32
 8008f00:	e004      	b.n	8008f0c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8008f02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f06:	fab3 f383 	clz	r3, r3
 8008f0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d106      	bne.n	8008f1e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2200      	movs	r2, #0
 8008f16:	2102      	movs	r1, #2
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f7ff fb1d 	bl	8008558 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	2103      	movs	r1, #3
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7ff fb01 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d10a      	bne.n	8008f4a <HAL_ADC_ConfigChannel+0x3aa>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2103      	movs	r1, #3
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f7ff faf6 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008f40:	4603      	mov	r3, r0
 8008f42:	0e9b      	lsrs	r3, r3, #26
 8008f44:	f003 021f 	and.w	r2, r3, #31
 8008f48:	e017      	b.n	8008f7a <HAL_ADC_ConfigChannel+0x3da>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	2103      	movs	r1, #3
 8008f50:	4618      	mov	r0, r3
 8008f52:	f7ff faeb 	bl	800852c <LL_ADC_GetOffsetChannel>
 8008f56:	4603      	mov	r3, r0
 8008f58:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f5c:	fa93 f3a3 	rbit	r3, r3
 8008f60:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8008f62:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f64:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8008f66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d101      	bne.n	8008f70 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8008f6c:	2320      	movs	r3, #32
 8008f6e:	e003      	b.n	8008f78 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8008f70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f72:	fab3 f383 	clz	r3, r3
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d105      	bne.n	8008f92 <HAL_ADC_ConfigChannel+0x3f2>
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	0e9b      	lsrs	r3, r3, #26
 8008f8c:	f003 031f 	and.w	r3, r3, #31
 8008f90:	e011      	b.n	8008fb6 <HAL_ADC_ConfigChannel+0x416>
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008f9a:	fa93 f3a3 	rbit	r3, r3
 8008f9e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8008fa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fa2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8008fa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d101      	bne.n	8008fae <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8008faa:	2320      	movs	r3, #32
 8008fac:	e003      	b.n	8008fb6 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8008fae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008fb0:	fab3 f383 	clz	r3, r3
 8008fb4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d106      	bne.n	8008fc8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	2103      	movs	r1, #3
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f7ff fac8 	bl	8008558 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f7ff fbf1 	bl	80087b4 <LL_ADC_IsEnabled>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	f040 813d 	bne.w	8009254 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6818      	ldr	r0, [r3, #0]
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	6819      	ldr	r1, [r3, #0]
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	68db      	ldr	r3, [r3, #12]
 8008fe6:	461a      	mov	r2, r3
 8008fe8:	f7ff fb72 	bl	80086d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	4aa2      	ldr	r2, [pc, #648]	@ (800927c <HAL_ADC_ConfigChannel+0x6dc>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	f040 812e 	bne.w	8009254 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009004:	2b00      	cmp	r3, #0
 8009006:	d10b      	bne.n	8009020 <HAL_ADC_ConfigChannel+0x480>
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	0e9b      	lsrs	r3, r3, #26
 800900e:	3301      	adds	r3, #1
 8009010:	f003 031f 	and.w	r3, r3, #31
 8009014:	2b09      	cmp	r3, #9
 8009016:	bf94      	ite	ls
 8009018:	2301      	movls	r3, #1
 800901a:	2300      	movhi	r3, #0
 800901c:	b2db      	uxtb	r3, r3
 800901e:	e019      	b.n	8009054 <HAL_ADC_ConfigChannel+0x4b4>
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009026:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009028:	fa93 f3a3 	rbit	r3, r3
 800902c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800902e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009030:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009032:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009034:	2b00      	cmp	r3, #0
 8009036:	d101      	bne.n	800903c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8009038:	2320      	movs	r3, #32
 800903a:	e003      	b.n	8009044 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800903c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800903e:	fab3 f383 	clz	r3, r3
 8009042:	b2db      	uxtb	r3, r3
 8009044:	3301      	adds	r3, #1
 8009046:	f003 031f 	and.w	r3, r3, #31
 800904a:	2b09      	cmp	r3, #9
 800904c:	bf94      	ite	ls
 800904e:	2301      	movls	r3, #1
 8009050:	2300      	movhi	r3, #0
 8009052:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009054:	2b00      	cmp	r3, #0
 8009056:	d079      	beq.n	800914c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009060:	2b00      	cmp	r3, #0
 8009062:	d107      	bne.n	8009074 <HAL_ADC_ConfigChannel+0x4d4>
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	0e9b      	lsrs	r3, r3, #26
 800906a:	3301      	adds	r3, #1
 800906c:	069b      	lsls	r3, r3, #26
 800906e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009072:	e015      	b.n	80090a0 <HAL_ADC_ConfigChannel+0x500>
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800907a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800907c:	fa93 f3a3 	rbit	r3, r3
 8009080:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009084:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8009086:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009088:	2b00      	cmp	r3, #0
 800908a:	d101      	bne.n	8009090 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800908c:	2320      	movs	r3, #32
 800908e:	e003      	b.n	8009098 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8009090:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009092:	fab3 f383 	clz	r3, r3
 8009096:	b2db      	uxtb	r3, r3
 8009098:	3301      	adds	r3, #1
 800909a:	069b      	lsls	r3, r3, #26
 800909c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d109      	bne.n	80090c0 <HAL_ADC_ConfigChannel+0x520>
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	0e9b      	lsrs	r3, r3, #26
 80090b2:	3301      	adds	r3, #1
 80090b4:	f003 031f 	and.w	r3, r3, #31
 80090b8:	2101      	movs	r1, #1
 80090ba:	fa01 f303 	lsl.w	r3, r1, r3
 80090be:	e017      	b.n	80090f0 <HAL_ADC_ConfigChannel+0x550>
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090c8:	fa93 f3a3 	rbit	r3, r3
 80090cc:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80090ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80090d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d101      	bne.n	80090dc <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80090d8:	2320      	movs	r3, #32
 80090da:	e003      	b.n	80090e4 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80090dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090de:	fab3 f383 	clz	r3, r3
 80090e2:	b2db      	uxtb	r3, r3
 80090e4:	3301      	adds	r3, #1
 80090e6:	f003 031f 	and.w	r3, r3, #31
 80090ea:	2101      	movs	r1, #1
 80090ec:	fa01 f303 	lsl.w	r3, r1, r3
 80090f0:	ea42 0103 	orr.w	r1, r2, r3
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d10a      	bne.n	8009116 <HAL_ADC_ConfigChannel+0x576>
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	0e9b      	lsrs	r3, r3, #26
 8009106:	3301      	adds	r3, #1
 8009108:	f003 021f 	and.w	r2, r3, #31
 800910c:	4613      	mov	r3, r2
 800910e:	005b      	lsls	r3, r3, #1
 8009110:	4413      	add	r3, r2
 8009112:	051b      	lsls	r3, r3, #20
 8009114:	e018      	b.n	8009148 <HAL_ADC_ConfigChannel+0x5a8>
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800911c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800911e:	fa93 f3a3 	rbit	r3, r3
 8009122:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8009124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009126:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8009128:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800912a:	2b00      	cmp	r3, #0
 800912c:	d101      	bne.n	8009132 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800912e:	2320      	movs	r3, #32
 8009130:	e003      	b.n	800913a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8009132:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009134:	fab3 f383 	clz	r3, r3
 8009138:	b2db      	uxtb	r3, r3
 800913a:	3301      	adds	r3, #1
 800913c:	f003 021f 	and.w	r2, r3, #31
 8009140:	4613      	mov	r3, r2
 8009142:	005b      	lsls	r3, r3, #1
 8009144:	4413      	add	r3, r2
 8009146:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009148:	430b      	orrs	r3, r1
 800914a:	e07e      	b.n	800924a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009154:	2b00      	cmp	r3, #0
 8009156:	d107      	bne.n	8009168 <HAL_ADC_ConfigChannel+0x5c8>
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	0e9b      	lsrs	r3, r3, #26
 800915e:	3301      	adds	r3, #1
 8009160:	069b      	lsls	r3, r3, #26
 8009162:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009166:	e015      	b.n	8009194 <HAL_ADC_ConfigChannel+0x5f4>
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800916e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009170:	fa93 f3a3 	rbit	r3, r3
 8009174:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8009176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009178:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800917a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917c:	2b00      	cmp	r3, #0
 800917e:	d101      	bne.n	8009184 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8009180:	2320      	movs	r3, #32
 8009182:	e003      	b.n	800918c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8009184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009186:	fab3 f383 	clz	r3, r3
 800918a:	b2db      	uxtb	r3, r3
 800918c:	3301      	adds	r3, #1
 800918e:	069b      	lsls	r3, r3, #26
 8009190:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800919c:	2b00      	cmp	r3, #0
 800919e:	d109      	bne.n	80091b4 <HAL_ADC_ConfigChannel+0x614>
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	0e9b      	lsrs	r3, r3, #26
 80091a6:	3301      	adds	r3, #1
 80091a8:	f003 031f 	and.w	r3, r3, #31
 80091ac:	2101      	movs	r1, #1
 80091ae:	fa01 f303 	lsl.w	r3, r1, r3
 80091b2:	e017      	b.n	80091e4 <HAL_ADC_ConfigChannel+0x644>
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091ba:	6a3b      	ldr	r3, [r7, #32]
 80091bc:	fa93 f3a3 	rbit	r3, r3
 80091c0:	61fb      	str	r3, [r7, #28]
  return result;
 80091c2:	69fb      	ldr	r3, [r7, #28]
 80091c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80091c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d101      	bne.n	80091d0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80091cc:	2320      	movs	r3, #32
 80091ce:	e003      	b.n	80091d8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80091d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d2:	fab3 f383 	clz	r3, r3
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	3301      	adds	r3, #1
 80091da:	f003 031f 	and.w	r3, r3, #31
 80091de:	2101      	movs	r1, #1
 80091e0:	fa01 f303 	lsl.w	r3, r1, r3
 80091e4:	ea42 0103 	orr.w	r1, r2, r3
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d10d      	bne.n	8009210 <HAL_ADC_ConfigChannel+0x670>
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	0e9b      	lsrs	r3, r3, #26
 80091fa:	3301      	adds	r3, #1
 80091fc:	f003 021f 	and.w	r2, r3, #31
 8009200:	4613      	mov	r3, r2
 8009202:	005b      	lsls	r3, r3, #1
 8009204:	4413      	add	r3, r2
 8009206:	3b1e      	subs	r3, #30
 8009208:	051b      	lsls	r3, r3, #20
 800920a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800920e:	e01b      	b.n	8009248 <HAL_ADC_ConfigChannel+0x6a8>
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	fa93 f3a3 	rbit	r3, r3
 800921c:	613b      	str	r3, [r7, #16]
  return result;
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d101      	bne.n	800922c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8009228:	2320      	movs	r3, #32
 800922a:	e003      	b.n	8009234 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800922c:	69bb      	ldr	r3, [r7, #24]
 800922e:	fab3 f383 	clz	r3, r3
 8009232:	b2db      	uxtb	r3, r3
 8009234:	3301      	adds	r3, #1
 8009236:	f003 021f 	and.w	r2, r3, #31
 800923a:	4613      	mov	r3, r2
 800923c:	005b      	lsls	r3, r3, #1
 800923e:	4413      	add	r3, r2
 8009240:	3b1e      	subs	r3, #30
 8009242:	051b      	lsls	r3, r3, #20
 8009244:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009248:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800924a:	683a      	ldr	r2, [r7, #0]
 800924c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800924e:	4619      	mov	r1, r3
 8009250:	f7ff fa12 	bl	8008678 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	681a      	ldr	r2, [r3, #0]
 8009258:	4b09      	ldr	r3, [pc, #36]	@ (8009280 <HAL_ADC_ConfigChannel+0x6e0>)
 800925a:	4013      	ands	r3, r2
 800925c:	2b00      	cmp	r3, #0
 800925e:	f000 80be 	beq.w	80093de <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800926a:	d004      	beq.n	8009276 <HAL_ADC_ConfigChannel+0x6d6>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4a04      	ldr	r2, [pc, #16]	@ (8009284 <HAL_ADC_ConfigChannel+0x6e4>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d10a      	bne.n	800928c <HAL_ADC_ConfigChannel+0x6ec>
 8009276:	4b04      	ldr	r3, [pc, #16]	@ (8009288 <HAL_ADC_ConfigChannel+0x6e8>)
 8009278:	e009      	b.n	800928e <HAL_ADC_ConfigChannel+0x6ee>
 800927a:	bf00      	nop
 800927c:	407f0000 	.word	0x407f0000
 8009280:	80080000 	.word	0x80080000
 8009284:	50000100 	.word	0x50000100
 8009288:	50000300 	.word	0x50000300
 800928c:	4b59      	ldr	r3, [pc, #356]	@ (80093f4 <HAL_ADC_ConfigChannel+0x854>)
 800928e:	4618      	mov	r0, r3
 8009290:	f7ff f91a 	bl	80084c8 <LL_ADC_GetCommonPathInternalCh>
 8009294:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a56      	ldr	r2, [pc, #344]	@ (80093f8 <HAL_ADC_ConfigChannel+0x858>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d004      	beq.n	80092ac <HAL_ADC_ConfigChannel+0x70c>
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a55      	ldr	r2, [pc, #340]	@ (80093fc <HAL_ADC_ConfigChannel+0x85c>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d13a      	bne.n	8009322 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80092ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80092b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d134      	bne.n	8009322 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80092c0:	d005      	beq.n	80092ce <HAL_ADC_ConfigChannel+0x72e>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a4e      	ldr	r2, [pc, #312]	@ (8009400 <HAL_ADC_ConfigChannel+0x860>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	f040 8085 	bne.w	80093d8 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80092d6:	d004      	beq.n	80092e2 <HAL_ADC_ConfigChannel+0x742>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a49      	ldr	r2, [pc, #292]	@ (8009404 <HAL_ADC_ConfigChannel+0x864>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d101      	bne.n	80092e6 <HAL_ADC_ConfigChannel+0x746>
 80092e2:	4a49      	ldr	r2, [pc, #292]	@ (8009408 <HAL_ADC_ConfigChannel+0x868>)
 80092e4:	e000      	b.n	80092e8 <HAL_ADC_ConfigChannel+0x748>
 80092e6:	4a43      	ldr	r2, [pc, #268]	@ (80093f4 <HAL_ADC_ConfigChannel+0x854>)
 80092e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80092ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80092f0:	4619      	mov	r1, r3
 80092f2:	4610      	mov	r0, r2
 80092f4:	f7ff f8d5 	bl	80084a2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80092f8:	4b44      	ldr	r3, [pc, #272]	@ (800940c <HAL_ADC_ConfigChannel+0x86c>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	099b      	lsrs	r3, r3, #6
 80092fe:	4a44      	ldr	r2, [pc, #272]	@ (8009410 <HAL_ADC_ConfigChannel+0x870>)
 8009300:	fba2 2303 	umull	r2, r3, r2, r3
 8009304:	099b      	lsrs	r3, r3, #6
 8009306:	1c5a      	adds	r2, r3, #1
 8009308:	4613      	mov	r3, r2
 800930a:	005b      	lsls	r3, r3, #1
 800930c:	4413      	add	r3, r2
 800930e:	009b      	lsls	r3, r3, #2
 8009310:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009312:	e002      	b.n	800931a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	3b01      	subs	r3, #1
 8009318:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d1f9      	bne.n	8009314 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009320:	e05a      	b.n	80093d8 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a3b      	ldr	r2, [pc, #236]	@ (8009414 <HAL_ADC_ConfigChannel+0x874>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d125      	bne.n	8009378 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800932c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009330:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009334:	2b00      	cmp	r3, #0
 8009336:	d11f      	bne.n	8009378 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a31      	ldr	r2, [pc, #196]	@ (8009404 <HAL_ADC_ConfigChannel+0x864>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d104      	bne.n	800934c <HAL_ADC_ConfigChannel+0x7ac>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a34      	ldr	r2, [pc, #208]	@ (8009418 <HAL_ADC_ConfigChannel+0x878>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d047      	beq.n	80093dc <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009354:	d004      	beq.n	8009360 <HAL_ADC_ConfigChannel+0x7c0>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a2a      	ldr	r2, [pc, #168]	@ (8009404 <HAL_ADC_ConfigChannel+0x864>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d101      	bne.n	8009364 <HAL_ADC_ConfigChannel+0x7c4>
 8009360:	4a29      	ldr	r2, [pc, #164]	@ (8009408 <HAL_ADC_ConfigChannel+0x868>)
 8009362:	e000      	b.n	8009366 <HAL_ADC_ConfigChannel+0x7c6>
 8009364:	4a23      	ldr	r2, [pc, #140]	@ (80093f4 <HAL_ADC_ConfigChannel+0x854>)
 8009366:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800936a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800936e:	4619      	mov	r1, r3
 8009370:	4610      	mov	r0, r2
 8009372:	f7ff f896 	bl	80084a2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009376:	e031      	b.n	80093dc <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4a27      	ldr	r2, [pc, #156]	@ (800941c <HAL_ADC_ConfigChannel+0x87c>)
 800937e:	4293      	cmp	r3, r2
 8009380:	d12d      	bne.n	80093de <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009382:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009386:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800938a:	2b00      	cmp	r3, #0
 800938c:	d127      	bne.n	80093de <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	4a1c      	ldr	r2, [pc, #112]	@ (8009404 <HAL_ADC_ConfigChannel+0x864>)
 8009394:	4293      	cmp	r3, r2
 8009396:	d022      	beq.n	80093de <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80093a0:	d004      	beq.n	80093ac <HAL_ADC_ConfigChannel+0x80c>
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4a17      	ldr	r2, [pc, #92]	@ (8009404 <HAL_ADC_ConfigChannel+0x864>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d101      	bne.n	80093b0 <HAL_ADC_ConfigChannel+0x810>
 80093ac:	4a16      	ldr	r2, [pc, #88]	@ (8009408 <HAL_ADC_ConfigChannel+0x868>)
 80093ae:	e000      	b.n	80093b2 <HAL_ADC_ConfigChannel+0x812>
 80093b0:	4a10      	ldr	r2, [pc, #64]	@ (80093f4 <HAL_ADC_ConfigChannel+0x854>)
 80093b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80093b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80093ba:	4619      	mov	r1, r3
 80093bc:	4610      	mov	r0, r2
 80093be:	f7ff f870 	bl	80084a2 <LL_ADC_SetCommonPathInternalCh>
 80093c2:	e00c      	b.n	80093de <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093c8:	f043 0220 	orr.w	r2, r3, #32
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80093d0:	2301      	movs	r3, #1
 80093d2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80093d6:	e002      	b.n	80093de <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80093d8:	bf00      	nop
 80093da:	e000      	b.n	80093de <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80093dc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2200      	movs	r2, #0
 80093e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80093e6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	37d8      	adds	r7, #216	@ 0xd8
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}
 80093f2:	bf00      	nop
 80093f4:	50000700 	.word	0x50000700
 80093f8:	c3210000 	.word	0xc3210000
 80093fc:	90c00010 	.word	0x90c00010
 8009400:	50000600 	.word	0x50000600
 8009404:	50000100 	.word	0x50000100
 8009408:	50000300 	.word	0x50000300
 800940c:	20000024 	.word	0x20000024
 8009410:	053e2d63 	.word	0x053e2d63
 8009414:	c7520000 	.word	0xc7520000
 8009418:	50000500 	.word	0x50000500
 800941c:	cb840000 	.word	0xcb840000

08009420 <LL_ADC_IsEnabled>:
{
 8009420:	b480      	push	{r7}
 8009422:	b083      	sub	sp, #12
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	f003 0301 	and.w	r3, r3, #1
 8009430:	2b01      	cmp	r3, #1
 8009432:	d101      	bne.n	8009438 <LL_ADC_IsEnabled+0x18>
 8009434:	2301      	movs	r3, #1
 8009436:	e000      	b.n	800943a <LL_ADC_IsEnabled+0x1a>
 8009438:	2300      	movs	r3, #0
}
 800943a:	4618      	mov	r0, r3
 800943c:	370c      	adds	r7, #12
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr

08009446 <LL_ADC_REG_IsConversionOngoing>:
{
 8009446:	b480      	push	{r7}
 8009448:	b083      	sub	sp, #12
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	f003 0304 	and.w	r3, r3, #4
 8009456:	2b04      	cmp	r3, #4
 8009458:	d101      	bne.n	800945e <LL_ADC_REG_IsConversionOngoing+0x18>
 800945a:	2301      	movs	r3, #1
 800945c:	e000      	b.n	8009460 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800945e:	2300      	movs	r3, #0
}
 8009460:	4618      	mov	r0, r3
 8009462:	370c      	adds	r7, #12
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr

0800946c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800946c:	b590      	push	{r4, r7, lr}
 800946e:	b0a1      	sub	sp, #132	@ 0x84
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009476:	2300      	movs	r3, #0
 8009478:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009482:	2b01      	cmp	r3, #1
 8009484:	d101      	bne.n	800948a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009486:	2302      	movs	r3, #2
 8009488:	e0e7      	b.n	800965a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2201      	movs	r2, #1
 800948e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8009492:	2300      	movs	r3, #0
 8009494:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8009496:	2300      	movs	r3, #0
 8009498:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80094a2:	d102      	bne.n	80094aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80094a4:	4b6f      	ldr	r3, [pc, #444]	@ (8009664 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80094a6:	60bb      	str	r3, [r7, #8]
 80094a8:	e009      	b.n	80094be <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a6e      	ldr	r2, [pc, #440]	@ (8009668 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d102      	bne.n	80094ba <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80094b4:	4b6d      	ldr	r3, [pc, #436]	@ (800966c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80094b6:	60bb      	str	r3, [r7, #8]
 80094b8:	e001      	b.n	80094be <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80094ba:	2300      	movs	r3, #0
 80094bc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d10b      	bne.n	80094dc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80094c8:	f043 0220 	orr.w	r2, r3, #32
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2200      	movs	r2, #0
 80094d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80094d8:	2301      	movs	r3, #1
 80094da:	e0be      	b.n	800965a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	4618      	mov	r0, r3
 80094e0:	f7ff ffb1 	bl	8009446 <LL_ADC_REG_IsConversionOngoing>
 80094e4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7ff ffab 	bl	8009446 <LL_ADC_REG_IsConversionOngoing>
 80094f0:	4603      	mov	r3, r0
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	f040 80a0 	bne.w	8009638 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80094f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f040 809c 	bne.w	8009638 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009508:	d004      	beq.n	8009514 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a55      	ldr	r2, [pc, #340]	@ (8009664 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d101      	bne.n	8009518 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8009514:	4b56      	ldr	r3, [pc, #344]	@ (8009670 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8009516:	e000      	b.n	800951a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8009518:	4b56      	ldr	r3, [pc, #344]	@ (8009674 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800951a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d04b      	beq.n	80095bc <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8009524:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009526:	689b      	ldr	r3, [r3, #8]
 8009528:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	6859      	ldr	r1, [r3, #4]
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009536:	035b      	lsls	r3, r3, #13
 8009538:	430b      	orrs	r3, r1
 800953a:	431a      	orrs	r2, r3
 800953c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800953e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009548:	d004      	beq.n	8009554 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4a45      	ldr	r2, [pc, #276]	@ (8009664 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d10f      	bne.n	8009574 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8009554:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009558:	f7ff ff62 	bl	8009420 <LL_ADC_IsEnabled>
 800955c:	4604      	mov	r4, r0
 800955e:	4841      	ldr	r0, [pc, #260]	@ (8009664 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009560:	f7ff ff5e 	bl	8009420 <LL_ADC_IsEnabled>
 8009564:	4603      	mov	r3, r0
 8009566:	4323      	orrs	r3, r4
 8009568:	2b00      	cmp	r3, #0
 800956a:	bf0c      	ite	eq
 800956c:	2301      	moveq	r3, #1
 800956e:	2300      	movne	r3, #0
 8009570:	b2db      	uxtb	r3, r3
 8009572:	e012      	b.n	800959a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8009574:	483c      	ldr	r0, [pc, #240]	@ (8009668 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8009576:	f7ff ff53 	bl	8009420 <LL_ADC_IsEnabled>
 800957a:	4604      	mov	r4, r0
 800957c:	483b      	ldr	r0, [pc, #236]	@ (800966c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800957e:	f7ff ff4f 	bl	8009420 <LL_ADC_IsEnabled>
 8009582:	4603      	mov	r3, r0
 8009584:	431c      	orrs	r4, r3
 8009586:	483c      	ldr	r0, [pc, #240]	@ (8009678 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8009588:	f7ff ff4a 	bl	8009420 <LL_ADC_IsEnabled>
 800958c:	4603      	mov	r3, r0
 800958e:	4323      	orrs	r3, r4
 8009590:	2b00      	cmp	r3, #0
 8009592:	bf0c      	ite	eq
 8009594:	2301      	moveq	r3, #1
 8009596:	2300      	movne	r3, #0
 8009598:	b2db      	uxtb	r3, r3
 800959a:	2b00      	cmp	r3, #0
 800959c:	d056      	beq.n	800964c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800959e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80095a6:	f023 030f 	bic.w	r3, r3, #15
 80095aa:	683a      	ldr	r2, [r7, #0]
 80095ac:	6811      	ldr	r1, [r2, #0]
 80095ae:	683a      	ldr	r2, [r7, #0]
 80095b0:	6892      	ldr	r2, [r2, #8]
 80095b2:	430a      	orrs	r2, r1
 80095b4:	431a      	orrs	r2, r3
 80095b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80095b8:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80095ba:	e047      	b.n	800964c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80095bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80095c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80095c6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095d0:	d004      	beq.n	80095dc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a23      	ldr	r2, [pc, #140]	@ (8009664 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d10f      	bne.n	80095fc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80095dc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80095e0:	f7ff ff1e 	bl	8009420 <LL_ADC_IsEnabled>
 80095e4:	4604      	mov	r4, r0
 80095e6:	481f      	ldr	r0, [pc, #124]	@ (8009664 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80095e8:	f7ff ff1a 	bl	8009420 <LL_ADC_IsEnabled>
 80095ec:	4603      	mov	r3, r0
 80095ee:	4323      	orrs	r3, r4
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	bf0c      	ite	eq
 80095f4:	2301      	moveq	r3, #1
 80095f6:	2300      	movne	r3, #0
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	e012      	b.n	8009622 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80095fc:	481a      	ldr	r0, [pc, #104]	@ (8009668 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80095fe:	f7ff ff0f 	bl	8009420 <LL_ADC_IsEnabled>
 8009602:	4604      	mov	r4, r0
 8009604:	4819      	ldr	r0, [pc, #100]	@ (800966c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8009606:	f7ff ff0b 	bl	8009420 <LL_ADC_IsEnabled>
 800960a:	4603      	mov	r3, r0
 800960c:	431c      	orrs	r4, r3
 800960e:	481a      	ldr	r0, [pc, #104]	@ (8009678 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8009610:	f7ff ff06 	bl	8009420 <LL_ADC_IsEnabled>
 8009614:	4603      	mov	r3, r0
 8009616:	4323      	orrs	r3, r4
 8009618:	2b00      	cmp	r3, #0
 800961a:	bf0c      	ite	eq
 800961c:	2301      	moveq	r3, #1
 800961e:	2300      	movne	r3, #0
 8009620:	b2db      	uxtb	r3, r3
 8009622:	2b00      	cmp	r3, #0
 8009624:	d012      	beq.n	800964c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009626:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009628:	689b      	ldr	r3, [r3, #8]
 800962a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800962e:	f023 030f 	bic.w	r3, r3, #15
 8009632:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009634:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009636:	e009      	b.n	800964c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800963c:	f043 0220 	orr.w	r2, r3, #32
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009644:	2301      	movs	r3, #1
 8009646:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800964a:	e000      	b.n	800964e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800964c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2200      	movs	r2, #0
 8009652:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009656:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800965a:	4618      	mov	r0, r3
 800965c:	3784      	adds	r7, #132	@ 0x84
 800965e:	46bd      	mov	sp, r7
 8009660:	bd90      	pop	{r4, r7, pc}
 8009662:	bf00      	nop
 8009664:	50000100 	.word	0x50000100
 8009668:	50000400 	.word	0x50000400
 800966c:	50000500 	.word	0x50000500
 8009670:	50000300 	.word	0x50000300
 8009674:	50000700 	.word	0x50000700
 8009678:	50000600 	.word	0x50000600

0800967c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800967c:	b480      	push	{r7}
 800967e:	b085      	sub	sp, #20
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	f003 0307 	and.w	r3, r3, #7
 800968a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800968c:	4b0c      	ldr	r3, [pc, #48]	@ (80096c0 <__NVIC_SetPriorityGrouping+0x44>)
 800968e:	68db      	ldr	r3, [r3, #12]
 8009690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009692:	68ba      	ldr	r2, [r7, #8]
 8009694:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009698:	4013      	ands	r3, r2
 800969a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80096a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80096a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80096ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80096ae:	4a04      	ldr	r2, [pc, #16]	@ (80096c0 <__NVIC_SetPriorityGrouping+0x44>)
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	60d3      	str	r3, [r2, #12]
}
 80096b4:	bf00      	nop
 80096b6:	3714      	adds	r7, #20
 80096b8:	46bd      	mov	sp, r7
 80096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096be:	4770      	bx	lr
 80096c0:	e000ed00 	.word	0xe000ed00

080096c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80096c4:	b480      	push	{r7}
 80096c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80096c8:	4b04      	ldr	r3, [pc, #16]	@ (80096dc <__NVIC_GetPriorityGrouping+0x18>)
 80096ca:	68db      	ldr	r3, [r3, #12]
 80096cc:	0a1b      	lsrs	r3, r3, #8
 80096ce:	f003 0307 	and.w	r3, r3, #7
}
 80096d2:	4618      	mov	r0, r3
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr
 80096dc:	e000ed00 	.word	0xe000ed00

080096e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	4603      	mov	r3, r0
 80096e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80096ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	db0b      	blt.n	800970a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80096f2:	79fb      	ldrb	r3, [r7, #7]
 80096f4:	f003 021f 	and.w	r2, r3, #31
 80096f8:	4907      	ldr	r1, [pc, #28]	@ (8009718 <__NVIC_EnableIRQ+0x38>)
 80096fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096fe:	095b      	lsrs	r3, r3, #5
 8009700:	2001      	movs	r0, #1
 8009702:	fa00 f202 	lsl.w	r2, r0, r2
 8009706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800970a:	bf00      	nop
 800970c:	370c      	adds	r7, #12
 800970e:	46bd      	mov	sp, r7
 8009710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009714:	4770      	bx	lr
 8009716:	bf00      	nop
 8009718:	e000e100 	.word	0xe000e100

0800971c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
 8009722:	4603      	mov	r3, r0
 8009724:	6039      	str	r1, [r7, #0]
 8009726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800972c:	2b00      	cmp	r3, #0
 800972e:	db0a      	blt.n	8009746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	b2da      	uxtb	r2, r3
 8009734:	490c      	ldr	r1, [pc, #48]	@ (8009768 <__NVIC_SetPriority+0x4c>)
 8009736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800973a:	0112      	lsls	r2, r2, #4
 800973c:	b2d2      	uxtb	r2, r2
 800973e:	440b      	add	r3, r1
 8009740:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009744:	e00a      	b.n	800975c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	b2da      	uxtb	r2, r3
 800974a:	4908      	ldr	r1, [pc, #32]	@ (800976c <__NVIC_SetPriority+0x50>)
 800974c:	79fb      	ldrb	r3, [r7, #7]
 800974e:	f003 030f 	and.w	r3, r3, #15
 8009752:	3b04      	subs	r3, #4
 8009754:	0112      	lsls	r2, r2, #4
 8009756:	b2d2      	uxtb	r2, r2
 8009758:	440b      	add	r3, r1
 800975a:	761a      	strb	r2, [r3, #24]
}
 800975c:	bf00      	nop
 800975e:	370c      	adds	r7, #12
 8009760:	46bd      	mov	sp, r7
 8009762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009766:	4770      	bx	lr
 8009768:	e000e100 	.word	0xe000e100
 800976c:	e000ed00 	.word	0xe000ed00

08009770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009770:	b480      	push	{r7}
 8009772:	b089      	sub	sp, #36	@ 0x24
 8009774:	af00      	add	r7, sp, #0
 8009776:	60f8      	str	r0, [r7, #12]
 8009778:	60b9      	str	r1, [r7, #8]
 800977a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f003 0307 	and.w	r3, r3, #7
 8009782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009784:	69fb      	ldr	r3, [r7, #28]
 8009786:	f1c3 0307 	rsb	r3, r3, #7
 800978a:	2b04      	cmp	r3, #4
 800978c:	bf28      	it	cs
 800978e:	2304      	movcs	r3, #4
 8009790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009792:	69fb      	ldr	r3, [r7, #28]
 8009794:	3304      	adds	r3, #4
 8009796:	2b06      	cmp	r3, #6
 8009798:	d902      	bls.n	80097a0 <NVIC_EncodePriority+0x30>
 800979a:	69fb      	ldr	r3, [r7, #28]
 800979c:	3b03      	subs	r3, #3
 800979e:	e000      	b.n	80097a2 <NVIC_EncodePriority+0x32>
 80097a0:	2300      	movs	r3, #0
 80097a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80097a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097a8:	69bb      	ldr	r3, [r7, #24]
 80097aa:	fa02 f303 	lsl.w	r3, r2, r3
 80097ae:	43da      	mvns	r2, r3
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	401a      	ands	r2, r3
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80097b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	fa01 f303 	lsl.w	r3, r1, r3
 80097c2:	43d9      	mvns	r1, r3
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80097c8:	4313      	orrs	r3, r2
         );
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3724      	adds	r7, #36	@ 0x24
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr
	...

080097d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b082      	sub	sp, #8
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	3b01      	subs	r3, #1
 80097e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80097e8:	d301      	bcc.n	80097ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80097ea:	2301      	movs	r3, #1
 80097ec:	e00f      	b.n	800980e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80097ee:	4a0a      	ldr	r2, [pc, #40]	@ (8009818 <SysTick_Config+0x40>)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	3b01      	subs	r3, #1
 80097f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80097f6:	210f      	movs	r1, #15
 80097f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80097fc:	f7ff ff8e 	bl	800971c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009800:	4b05      	ldr	r3, [pc, #20]	@ (8009818 <SysTick_Config+0x40>)
 8009802:	2200      	movs	r2, #0
 8009804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009806:	4b04      	ldr	r3, [pc, #16]	@ (8009818 <SysTick_Config+0x40>)
 8009808:	2207      	movs	r2, #7
 800980a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800980c:	2300      	movs	r3, #0
}
 800980e:	4618      	mov	r0, r3
 8009810:	3708      	adds	r7, #8
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}
 8009816:	bf00      	nop
 8009818:	e000e010 	.word	0xe000e010

0800981c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b082      	sub	sp, #8
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f7ff ff29 	bl	800967c <__NVIC_SetPriorityGrouping>
}
 800982a:	bf00      	nop
 800982c:	3708      	adds	r7, #8
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}

08009832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009832:	b580      	push	{r7, lr}
 8009834:	b086      	sub	sp, #24
 8009836:	af00      	add	r7, sp, #0
 8009838:	4603      	mov	r3, r0
 800983a:	60b9      	str	r1, [r7, #8]
 800983c:	607a      	str	r2, [r7, #4]
 800983e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009840:	f7ff ff40 	bl	80096c4 <__NVIC_GetPriorityGrouping>
 8009844:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009846:	687a      	ldr	r2, [r7, #4]
 8009848:	68b9      	ldr	r1, [r7, #8]
 800984a:	6978      	ldr	r0, [r7, #20]
 800984c:	f7ff ff90 	bl	8009770 <NVIC_EncodePriority>
 8009850:	4602      	mov	r2, r0
 8009852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009856:	4611      	mov	r1, r2
 8009858:	4618      	mov	r0, r3
 800985a:	f7ff ff5f 	bl	800971c <__NVIC_SetPriority>
}
 800985e:	bf00      	nop
 8009860:	3718      	adds	r7, #24
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}

08009866 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009866:	b580      	push	{r7, lr}
 8009868:	b082      	sub	sp, #8
 800986a:	af00      	add	r7, sp, #0
 800986c:	4603      	mov	r3, r0
 800986e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009874:	4618      	mov	r0, r3
 8009876:	f7ff ff33 	bl	80096e0 <__NVIC_EnableIRQ>
}
 800987a:	bf00      	nop
 800987c:	3708      	adds	r7, #8
 800987e:	46bd      	mov	sp, r7
 8009880:	bd80      	pop	{r7, pc}

08009882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009882:	b580      	push	{r7, lr}
 8009884:	b082      	sub	sp, #8
 8009886:	af00      	add	r7, sp, #0
 8009888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f7ff ffa4 	bl	80097d8 <SysTick_Config>
 8009890:	4603      	mov	r3, r0
}
 8009892:	4618      	mov	r0, r3
 8009894:	3708      	adds	r7, #8
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
	...

0800989c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d101      	bne.n	80098ae <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80098aa:	2301      	movs	r3, #1
 80098ac:	e147      	b.n	8009b3e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80098b4:	b2db      	uxtb	r3, r3
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d106      	bne.n	80098c8 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2200      	movs	r2, #0
 80098be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f7fe f9b4 	bl	8007c30 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	699a      	ldr	r2, [r3, #24]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f022 0210 	bic.w	r2, r2, #16
 80098d6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80098d8:	f7fe fda2 	bl	8008420 <HAL_GetTick>
 80098dc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80098de:	e012      	b.n	8009906 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80098e0:	f7fe fd9e 	bl	8008420 <HAL_GetTick>
 80098e4:	4602      	mov	r2, r0
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	1ad3      	subs	r3, r2, r3
 80098ea:	2b0a      	cmp	r3, #10
 80098ec:	d90b      	bls.n	8009906 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098f2:	f043 0201 	orr.w	r2, r3, #1
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2203      	movs	r2, #3
 80098fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8009902:	2301      	movs	r3, #1
 8009904:	e11b      	b.n	8009b3e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	699b      	ldr	r3, [r3, #24]
 800990c:	f003 0308 	and.w	r3, r3, #8
 8009910:	2b08      	cmp	r3, #8
 8009912:	d0e5      	beq.n	80098e0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	699a      	ldr	r2, [r3, #24]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f042 0201 	orr.w	r2, r2, #1
 8009922:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009924:	f7fe fd7c 	bl	8008420 <HAL_GetTick>
 8009928:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800992a:	e012      	b.n	8009952 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800992c:	f7fe fd78 	bl	8008420 <HAL_GetTick>
 8009930:	4602      	mov	r2, r0
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	1ad3      	subs	r3, r2, r3
 8009936:	2b0a      	cmp	r3, #10
 8009938:	d90b      	bls.n	8009952 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800993e:	f043 0201 	orr.w	r2, r3, #1
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2203      	movs	r2, #3
 800994a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800994e:	2301      	movs	r3, #1
 8009950:	e0f5      	b.n	8009b3e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	699b      	ldr	r3, [r3, #24]
 8009958:	f003 0301 	and.w	r3, r3, #1
 800995c:	2b00      	cmp	r3, #0
 800995e:	d0e5      	beq.n	800992c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	699a      	ldr	r2, [r3, #24]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f042 0202 	orr.w	r2, r2, #2
 800996e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4a74      	ldr	r2, [pc, #464]	@ (8009b48 <HAL_FDCAN_Init+0x2ac>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d103      	bne.n	8009982 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800997a:	4a74      	ldr	r2, [pc, #464]	@ (8009b4c <HAL_FDCAN_Init+0x2b0>)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	685b      	ldr	r3, [r3, #4]
 8009980:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	7c1b      	ldrb	r3, [r3, #16]
 8009986:	2b01      	cmp	r3, #1
 8009988:	d108      	bne.n	800999c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	699a      	ldr	r2, [r3, #24]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009998:	619a      	str	r2, [r3, #24]
 800999a:	e007      	b.n	80099ac <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	699a      	ldr	r2, [r3, #24]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80099aa:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	7c5b      	ldrb	r3, [r3, #17]
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d108      	bne.n	80099c6 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	699a      	ldr	r2, [r3, #24]
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80099c2:	619a      	str	r2, [r3, #24]
 80099c4:	e007      	b.n	80099d6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	699a      	ldr	r2, [r3, #24]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80099d4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	7c9b      	ldrb	r3, [r3, #18]
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d108      	bne.n	80099f0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	699a      	ldr	r2, [r3, #24]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80099ec:	619a      	str	r2, [r3, #24]
 80099ee:	e007      	b.n	8009a00 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	699a      	ldr	r2, [r3, #24]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80099fe:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	699b      	ldr	r3, [r3, #24]
 8009a06:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	689a      	ldr	r2, [r3, #8]
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	430a      	orrs	r2, r1
 8009a14:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	699a      	ldr	r2, [r3, #24]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8009a24:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	691a      	ldr	r2, [r3, #16]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f022 0210 	bic.w	r2, r2, #16
 8009a34:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	68db      	ldr	r3, [r3, #12]
 8009a3a:	2b01      	cmp	r3, #1
 8009a3c:	d108      	bne.n	8009a50 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	699a      	ldr	r2, [r3, #24]
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f042 0204 	orr.w	r2, r2, #4
 8009a4c:	619a      	str	r2, [r3, #24]
 8009a4e:	e02c      	b.n	8009aaa <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	68db      	ldr	r3, [r3, #12]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d028      	beq.n	8009aaa <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	2b02      	cmp	r3, #2
 8009a5e:	d01c      	beq.n	8009a9a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	699a      	ldr	r2, [r3, #24]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009a6e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	691a      	ldr	r2, [r3, #16]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f042 0210 	orr.w	r2, r2, #16
 8009a7e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	68db      	ldr	r3, [r3, #12]
 8009a84:	2b03      	cmp	r3, #3
 8009a86:	d110      	bne.n	8009aaa <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	699a      	ldr	r2, [r3, #24]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f042 0220 	orr.w	r2, r2, #32
 8009a96:	619a      	str	r2, [r3, #24]
 8009a98:	e007      	b.n	8009aaa <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	699a      	ldr	r2, [r3, #24]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f042 0220 	orr.w	r2, r2, #32
 8009aa8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	699b      	ldr	r3, [r3, #24]
 8009aae:	3b01      	subs	r3, #1
 8009ab0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	69db      	ldr	r3, [r3, #28]
 8009ab6:	3b01      	subs	r3, #1
 8009ab8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009aba:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6a1b      	ldr	r3, [r3, #32]
 8009ac0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8009ac2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	695b      	ldr	r3, [r3, #20]
 8009aca:	3b01      	subs	r3, #1
 8009acc:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8009ad2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009ad4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	689b      	ldr	r3, [r3, #8]
 8009ada:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ade:	d115      	bne.n	8009b0c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aea:	3b01      	subs	r3, #1
 8009aec:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8009aee:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009af4:	3b01      	subs	r3, #1
 8009af6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8009af8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b00:	3b01      	subs	r3, #1
 8009b02:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8009b08:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8009b0a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	430a      	orrs	r2, r1
 8009b1e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f000 fb24 	bl	800a170 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2200      	movs	r2, #0
 8009b32:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2201      	movs	r2, #1
 8009b38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3710      	adds	r7, #16
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}
 8009b46:	bf00      	nop
 8009b48:	40006400 	.word	0x40006400
 8009b4c:	40006500 	.word	0x40006500

08009b50 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8009b50:	b480      	push	{r7}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009b5e:	b2db      	uxtb	r3, r3
 8009b60:	2b01      	cmp	r3, #1
 8009b62:	d110      	bne.n	8009b86 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2202      	movs	r2, #2
 8009b68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	699a      	ldr	r2, [r3, #24]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f022 0201 	bic.w	r2, r2, #1
 8009b7a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8009b82:	2300      	movs	r3, #0
 8009b84:	e006      	b.n	8009b94 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b8a:	f043 0204 	orr.w	r2, r3, #4
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8009b92:	2301      	movs	r3, #1
  }
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	370c      	adds	r7, #12
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr

08009ba0 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b086      	sub	sp, #24
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	60f8      	str	r0, [r7, #12]
 8009ba8:	60b9      	str	r1, [r7, #8]
 8009baa:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009bb2:	b2db      	uxtb	r3, r3
 8009bb4:	2b02      	cmp	r3, #2
 8009bb6:	d12c      	bne.n	8009c12 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009bc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d007      	beq.n	8009bd8 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bcc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	e023      	b.n	8009c20 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009be0:	0c1b      	lsrs	r3, r3, #16
 8009be2:	f003 0303 	and.w	r3, r3, #3
 8009be6:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	687a      	ldr	r2, [r7, #4]
 8009bec:	68b9      	ldr	r1, [r7, #8]
 8009bee:	68f8      	ldr	r0, [r7, #12]
 8009bf0:	f000 fb2a 	bl	800a248 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	2101      	movs	r1, #1
 8009bfa:	697a      	ldr	r2, [r7, #20]
 8009bfc:	fa01 f202 	lsl.w	r2, r1, r2
 8009c00:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8009c04:	2201      	movs	r2, #1
 8009c06:	697b      	ldr	r3, [r7, #20]
 8009c08:	409a      	lsls	r2, r3
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	e006      	b.n	8009c20 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c16:	f043 0208 	orr.w	r2, r3, #8
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8009c1e:	2301      	movs	r3, #1
  }
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	3718      	adds	r7, #24
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}

08009c28 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b08b      	sub	sp, #44	@ 0x2c
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	60f8      	str	r0, [r7, #12]
 8009c30:	60b9      	str	r1, [r7, #8]
 8009c32:	607a      	str	r2, [r7, #4]
 8009c34:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8009c36:	2300      	movs	r3, #0
 8009c38:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009c40:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8009c42:	7efb      	ldrb	r3, [r7, #27]
 8009c44:	2b02      	cmp	r3, #2
 8009c46:	f040 80e8 	bne.w	8009e1a <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	2b40      	cmp	r3, #64	@ 0x40
 8009c4e:	d137      	bne.n	8009cc0 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c58:	f003 030f 	and.w	r3, r3, #15
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d107      	bne.n	8009c70 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c64:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	e0db      	b.n	8009e28 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009c7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009c80:	d10a      	bne.n	8009c98 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c92:	d101      	bne.n	8009c98 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8009c94:	2301      	movs	r3, #1
 8009c96:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ca0:	0a1b      	lsrs	r3, r3, #8
 8009ca2:	f003 0303 	and.w	r3, r3, #3
 8009ca6:	69fa      	ldr	r2, [r7, #28]
 8009ca8:	4413      	add	r3, r2
 8009caa:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8009cb0:	69fa      	ldr	r2, [r7, #28]
 8009cb2:	4613      	mov	r3, r2
 8009cb4:	00db      	lsls	r3, r3, #3
 8009cb6:	4413      	add	r3, r2
 8009cb8:	00db      	lsls	r3, r3, #3
 8009cba:	440b      	add	r3, r1
 8009cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cbe:	e036      	b.n	8009d2e <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009cc8:	f003 030f 	and.w	r3, r3, #15
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d107      	bne.n	8009ce0 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cd4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	e0a3      	b.n	8009e28 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ce8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009cec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009cf0:	d10a      	bne.n	8009d08 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d02:	d101      	bne.n	8009d08 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8009d04:	2301      	movs	r3, #1
 8009d06:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009d10:	0a1b      	lsrs	r3, r3, #8
 8009d12:	f003 0303 	and.w	r3, r3, #3
 8009d16:	69fa      	ldr	r2, [r7, #28]
 8009d18:	4413      	add	r3, r2
 8009d1a:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009d20:	69fa      	ldr	r2, [r7, #28]
 8009d22:	4613      	mov	r3, r2
 8009d24:	00db      	lsls	r3, r3, #3
 8009d26:	4413      	add	r3, r2
 8009d28:	00db      	lsls	r3, r3, #3
 8009d2a:	440b      	add	r3, r1
 8009d2c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8009d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d107      	bne.n	8009d52 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8009d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	0c9b      	lsrs	r3, r3, #18
 8009d48:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	601a      	str	r2, [r3, #0]
 8009d50:	e005      	b.n	8009d5e <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8009d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8009d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8009d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8009d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d78:	3304      	adds	r3, #4
 8009d7a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8009d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	b29a      	uxth	r2, r3
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8009d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	0c1b      	lsrs	r3, r3, #16
 8009d8c:	f003 020f 	and.w	r2, r3, #15
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8009d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8009da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8009dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	0e1b      	lsrs	r3, r3, #24
 8009db2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8009dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	0fda      	lsrs	r2, r3, #31
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8009dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dc6:	3304      	adds	r3, #4
 8009dc8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8009dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dcc:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8009dce:	2300      	movs	r3, #0
 8009dd0:	623b      	str	r3, [r7, #32]
 8009dd2:	e00a      	b.n	8009dea <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8009dd4:	697a      	ldr	r2, [r7, #20]
 8009dd6:	6a3b      	ldr	r3, [r7, #32]
 8009dd8:	441a      	add	r2, r3
 8009dda:	6839      	ldr	r1, [r7, #0]
 8009ddc:	6a3b      	ldr	r3, [r7, #32]
 8009dde:	440b      	add	r3, r1
 8009de0:	7812      	ldrb	r2, [r2, #0]
 8009de2:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8009de4:	6a3b      	ldr	r3, [r7, #32]
 8009de6:	3301      	adds	r3, #1
 8009de8:	623b      	str	r3, [r7, #32]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	68db      	ldr	r3, [r3, #12]
 8009dee:	4a11      	ldr	r2, [pc, #68]	@ (8009e34 <HAL_FDCAN_GetRxMessage+0x20c>)
 8009df0:	5cd3      	ldrb	r3, [r2, r3]
 8009df2:	461a      	mov	r2, r3
 8009df4:	6a3b      	ldr	r3, [r7, #32]
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d3ec      	bcc.n	8009dd4 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	2b40      	cmp	r3, #64	@ 0x40
 8009dfe:	d105      	bne.n	8009e0c <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	69fa      	ldr	r2, [r7, #28]
 8009e06:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8009e0a:	e004      	b.n	8009e16 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	69fa      	ldr	r2, [r7, #28]
 8009e12:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8009e16:	2300      	movs	r3, #0
 8009e18:	e006      	b.n	8009e28 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e1e:	f043 0208 	orr.w	r2, r3, #8
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8009e26:	2301      	movs	r3, #1
  }
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	372c      	adds	r7, #44	@ 0x2c
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr
 8009e34:	08014448 	.word	0x08014448

08009e38 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b08c      	sub	sp, #48	@ 0x30
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e46:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8009e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e54:	4013      	ands	r3, r2
 8009e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e5e:	f003 0307 	and.w	r3, r3, #7
 8009e62:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e6c:	4013      	ands	r3, r2
 8009e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009e7a:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e84:	4013      	ands	r3, r2
 8009e86:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e8e:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8009e92:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e9a:	6a3a      	ldr	r2, [r7, #32]
 8009e9c:	4013      	ands	r3, r2
 8009e9e:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ea6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8009eaa:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eb2:	69fa      	ldr	r2, [r7, #28]
 8009eb4:	4013      	ands	r3, r2
 8009eb6:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ebe:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ec6:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	099b      	lsrs	r3, r3, #6
 8009ecc:	f003 0301 	and.w	r3, r3, #1
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d00c      	beq.n	8009eee <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	099b      	lsrs	r3, r3, #6
 8009ed8:	f003 0301 	and.w	r3, r3, #1
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d006      	beq.n	8009eee <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	2240      	movs	r2, #64	@ 0x40
 8009ee6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f000 f922 	bl	800a132 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	0a1b      	lsrs	r3, r3, #8
 8009ef2:	f003 0301 	and.w	r3, r3, #1
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d01a      	beq.n	8009f30 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8009efa:	69bb      	ldr	r3, [r7, #24]
 8009efc:	0a1b      	lsrs	r3, r3, #8
 8009efe:	f003 0301 	and.w	r3, r3, #1
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d014      	beq.n	8009f30 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009f0e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009f18:	693a      	ldr	r2, [r7, #16]
 8009f1a:	4013      	ands	r3, r2
 8009f1c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009f26:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8009f28:	6939      	ldr	r1, [r7, #16]
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f000 f8e2 	bl	800a0f4 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8009f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d007      	beq.n	8009f46 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f3c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8009f3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 f8ac 	bl	800a09e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8009f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d007      	beq.n	8009f5c <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f52:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8009f54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f7fd fd72 	bl	8007a40 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8009f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d007      	beq.n	8009f72 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f68:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8009f6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 f8a1 	bl	800a0b4 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	0a5b      	lsrs	r3, r3, #9
 8009f76:	f003 0301 	and.w	r3, r3, #1
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d00d      	beq.n	8009f9a <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8009f7e:	69bb      	ldr	r3, [r7, #24]
 8009f80:	0a5b      	lsrs	r3, r3, #9
 8009f82:	f003 0301 	and.w	r3, r3, #1
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d007      	beq.n	8009f9a <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f92:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f000 f898 	bl	800a0ca <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	09db      	lsrs	r3, r3, #7
 8009f9e:	f003 0301 	and.w	r3, r3, #1
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d019      	beq.n	8009fda <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8009fa6:	69bb      	ldr	r3, [r7, #24]
 8009fa8:	09db      	lsrs	r3, r3, #7
 8009faa:	f003 0301 	and.w	r3, r3, #1
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d013      	beq.n	8009fda <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8009fba:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009fc4:	68fa      	ldr	r2, [r7, #12]
 8009fc6:	4013      	ands	r3, r2
 8009fc8:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	2280      	movs	r2, #128	@ 0x80
 8009fd0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8009fd2:	68f9      	ldr	r1, [r7, #12]
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f000 f882 	bl	800a0de <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	0b5b      	lsrs	r3, r3, #13
 8009fde:	f003 0301 	and.w	r3, r3, #1
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d00d      	beq.n	800a002 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8009fe6:	69bb      	ldr	r3, [r7, #24]
 8009fe8:	0b5b      	lsrs	r3, r3, #13
 8009fea:	f003 0301 	and.w	r3, r3, #1
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d007      	beq.n	800a002 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009ffa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f000 f884 	bl	800a10a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	0bdb      	lsrs	r3, r3, #15
 800a006:	f003 0301 	and.w	r3, r3, #1
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d00d      	beq.n	800a02a <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800a00e:	69bb      	ldr	r3, [r7, #24]
 800a010:	0bdb      	lsrs	r3, r3, #15
 800a012:	f003 0301 	and.w	r3, r3, #1
 800a016:	2b00      	cmp	r3, #0
 800a018:	d007      	beq.n	800a02a <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800a022:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f000 f87a 	bl	800a11e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	0b9b      	lsrs	r3, r3, #14
 800a02e:	f003 0301 	and.w	r3, r3, #1
 800a032:	2b00      	cmp	r3, #0
 800a034:	d010      	beq.n	800a058 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800a036:	69bb      	ldr	r3, [r7, #24]
 800a038:	0b9b      	lsrs	r3, r3, #14
 800a03a:	f003 0301 	and.w	r3, r3, #1
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d00a      	beq.n	800a058 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a04a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a050:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800a058:	69fb      	ldr	r3, [r7, #28]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d007      	beq.n	800a06e <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	69fa      	ldr	r2, [r7, #28]
 800a064:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800a066:	69f9      	ldr	r1, [r7, #28]
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 f876 	bl	800a15a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800a06e:	6a3b      	ldr	r3, [r7, #32]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d009      	beq.n	800a088 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	6a3a      	ldr	r2, [r7, #32]
 800a07a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a080:	6a3b      	ldr	r3, [r7, #32]
 800a082:	431a      	orrs	r2, r3
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d002      	beq.n	800a096 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 f858 	bl	800a146 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800a096:	bf00      	nop
 800a098:	3730      	adds	r7, #48	@ 0x30
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}

0800a09e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800a09e:	b480      	push	{r7}
 800a0a0:	b083      	sub	sp, #12
 800a0a2:	af00      	add	r7, sp, #0
 800a0a4:	6078      	str	r0, [r7, #4]
 800a0a6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800a0a8:	bf00      	nop
 800a0aa:	370c      	adds	r7, #12
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b2:	4770      	bx	lr

0800a0b4 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
 800a0bc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800a0be:	bf00      	nop
 800a0c0:	370c      	adds	r7, #12
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c8:	4770      	bx	lr

0800a0ca <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800a0ca:	b480      	push	{r7}
 800a0cc:	b083      	sub	sp, #12
 800a0ce:	af00      	add	r7, sp, #0
 800a0d0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800a0d2:	bf00      	nop
 800a0d4:	370c      	adds	r7, #12
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr

0800a0de <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800a0de:	b480      	push	{r7}
 800a0e0:	b083      	sub	sp, #12
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
 800a0e6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800a0e8:	bf00      	nop
 800a0ea:	370c      	adds	r7, #12
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f2:	4770      	bx	lr

0800a0f4 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b083      	sub	sp, #12
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800a0fe:	bf00      	nop
 800a100:	370c      	adds	r7, #12
 800a102:	46bd      	mov	sp, r7
 800a104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a108:	4770      	bx	lr

0800a10a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800a10a:	b480      	push	{r7}
 800a10c:	b083      	sub	sp, #12
 800a10e:	af00      	add	r7, sp, #0
 800a110:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800a112:	bf00      	nop
 800a114:	370c      	adds	r7, #12
 800a116:	46bd      	mov	sp, r7
 800a118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11c:	4770      	bx	lr

0800a11e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800a11e:	b480      	push	{r7}
 800a120:	b083      	sub	sp, #12
 800a122:	af00      	add	r7, sp, #0
 800a124:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800a126:	bf00      	nop
 800a128:	370c      	adds	r7, #12
 800a12a:	46bd      	mov	sp, r7
 800a12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a130:	4770      	bx	lr

0800a132 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800a132:	b480      	push	{r7}
 800a134:	b083      	sub	sp, #12
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800a13a:	bf00      	nop
 800a13c:	370c      	adds	r7, #12
 800a13e:	46bd      	mov	sp, r7
 800a140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a144:	4770      	bx	lr

0800a146 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800a146:	b480      	push	{r7}
 800a148:	b083      	sub	sp, #12
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800a14e:	bf00      	nop
 800a150:	370c      	adds	r7, #12
 800a152:	46bd      	mov	sp, r7
 800a154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a158:	4770      	bx	lr

0800a15a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800a15a:	b480      	push	{r7}
 800a15c:	b083      	sub	sp, #12
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
 800a162:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800a164:	bf00      	nop
 800a166:	370c      	adds	r7, #12
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr

0800a170 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800a170:	b480      	push	{r7}
 800a172:	b085      	sub	sp, #20
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800a178:	4b30      	ldr	r3, [pc, #192]	@ (800a23c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800a17a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a2f      	ldr	r2, [pc, #188]	@ (800a240 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d103      	bne.n	800a18e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a18c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	4a2c      	ldr	r2, [pc, #176]	@ (800a244 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d103      	bne.n	800a1a0 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800a19e:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	68ba      	ldr	r2, [r7, #8]
 800a1a4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1ae:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1b6:	041a      	lsls	r2, r3, #16
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	430a      	orrs	r2, r1
 800a1be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1d4:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1dc:	061a      	lsls	r2, r3, #24
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	430a      	orrs	r2, r1
 800a1e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	e005      	b.n	800a222 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2200      	movs	r2, #0
 800a21a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	3304      	adds	r3, #4
 800a220:	60fb      	str	r3, [r7, #12]
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a228:	68fa      	ldr	r2, [r7, #12]
 800a22a:	429a      	cmp	r2, r3
 800a22c:	d3f3      	bcc.n	800a216 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800a22e:	bf00      	nop
 800a230:	bf00      	nop
 800a232:	3714      	adds	r7, #20
 800a234:	46bd      	mov	sp, r7
 800a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23a:	4770      	bx	lr
 800a23c:	4000a400 	.word	0x4000a400
 800a240:	40006800 	.word	0x40006800
 800a244:	40006c00 	.word	0x40006c00

0800a248 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800a248:	b480      	push	{r7}
 800a24a:	b089      	sub	sp, #36	@ 0x24
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	60f8      	str	r0, [r7, #12]
 800a250:	60b9      	str	r1, [r7, #8]
 800a252:	607a      	str	r2, [r7, #4]
 800a254:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	685b      	ldr	r3, [r3, #4]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d10a      	bne.n	800a274 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800a266:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800a26e:	4313      	orrs	r3, r2
 800a270:	61fb      	str	r3, [r7, #28]
 800a272:	e00a      	b.n	800a28a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800a27c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800a282:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800a284:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a288:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	6a1b      	ldr	r3, [r3, #32]
 800a28e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800a294:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800a296:	68bb      	ldr	r3, [r7, #8]
 800a298:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800a29a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800a2a0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	68db      	ldr	r3, [r3, #12]
 800a2a6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a2b0:	683a      	ldr	r2, [r7, #0]
 800a2b2:	4613      	mov	r3, r2
 800a2b4:	00db      	lsls	r3, r3, #3
 800a2b6:	4413      	add	r3, r2
 800a2b8:	00db      	lsls	r3, r3, #3
 800a2ba:	440b      	add	r3, r1
 800a2bc:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800a2be:	69bb      	ldr	r3, [r7, #24]
 800a2c0:	69fa      	ldr	r2, [r7, #28]
 800a2c2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800a2c4:	69bb      	ldr	r3, [r7, #24]
 800a2c6:	3304      	adds	r3, #4
 800a2c8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800a2ca:	69bb      	ldr	r3, [r7, #24]
 800a2cc:	693a      	ldr	r2, [r7, #16]
 800a2ce:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	3304      	adds	r3, #4
 800a2d4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	617b      	str	r3, [r7, #20]
 800a2da:	e020      	b.n	800a31e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	3303      	adds	r3, #3
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	4413      	add	r3, r2
 800a2e4:	781b      	ldrb	r3, [r3, #0]
 800a2e6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	3302      	adds	r3, #2
 800a2ec:	6879      	ldr	r1, [r7, #4]
 800a2ee:	440b      	add	r3, r1
 800a2f0:	781b      	ldrb	r3, [r3, #0]
 800a2f2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800a2f4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	3301      	adds	r3, #1
 800a2fa:	6879      	ldr	r1, [r7, #4]
 800a2fc:	440b      	add	r3, r1
 800a2fe:	781b      	ldrb	r3, [r3, #0]
 800a300:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800a302:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800a304:	6879      	ldr	r1, [r7, #4]
 800a306:	697a      	ldr	r2, [r7, #20]
 800a308:	440a      	add	r2, r1
 800a30a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800a30c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800a30e:	69bb      	ldr	r3, [r7, #24]
 800a310:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800a312:	69bb      	ldr	r3, [r7, #24]
 800a314:	3304      	adds	r3, #4
 800a316:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	3304      	adds	r3, #4
 800a31c:	617b      	str	r3, [r7, #20]
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	4a06      	ldr	r2, [pc, #24]	@ (800a33c <FDCAN_CopyMessageToRAM+0xf4>)
 800a324:	5cd3      	ldrb	r3, [r2, r3]
 800a326:	461a      	mov	r2, r3
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d3d6      	bcc.n	800a2dc <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800a32e:	bf00      	nop
 800a330:	bf00      	nop
 800a332:	3724      	adds	r7, #36	@ 0x24
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr
 800a33c:	08014448 	.word	0x08014448

0800a340 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a340:	b480      	push	{r7}
 800a342:	b087      	sub	sp, #28
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a34a:	2300      	movs	r3, #0
 800a34c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a34e:	e15a      	b.n	800a606 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	681a      	ldr	r2, [r3, #0]
 800a354:	2101      	movs	r1, #1
 800a356:	697b      	ldr	r3, [r7, #20]
 800a358:	fa01 f303 	lsl.w	r3, r1, r3
 800a35c:	4013      	ands	r3, r2
 800a35e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2b00      	cmp	r3, #0
 800a364:	f000 814c 	beq.w	800a600 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	685b      	ldr	r3, [r3, #4]
 800a36c:	f003 0303 	and.w	r3, r3, #3
 800a370:	2b01      	cmp	r3, #1
 800a372:	d005      	beq.n	800a380 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a37c:	2b02      	cmp	r3, #2
 800a37e:	d130      	bne.n	800a3e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	005b      	lsls	r3, r3, #1
 800a38a:	2203      	movs	r2, #3
 800a38c:	fa02 f303 	lsl.w	r3, r2, r3
 800a390:	43db      	mvns	r3, r3
 800a392:	693a      	ldr	r2, [r7, #16]
 800a394:	4013      	ands	r3, r2
 800a396:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	68da      	ldr	r2, [r3, #12]
 800a39c:	697b      	ldr	r3, [r7, #20]
 800a39e:	005b      	lsls	r3, r3, #1
 800a3a0:	fa02 f303 	lsl.w	r3, r2, r3
 800a3a4:	693a      	ldr	r2, [r7, #16]
 800a3a6:	4313      	orrs	r3, r2
 800a3a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	693a      	ldr	r2, [r7, #16]
 800a3ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	685b      	ldr	r3, [r3, #4]
 800a3b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	697b      	ldr	r3, [r7, #20]
 800a3ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a3be:	43db      	mvns	r3, r3
 800a3c0:	693a      	ldr	r2, [r7, #16]
 800a3c2:	4013      	ands	r3, r2
 800a3c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	091b      	lsrs	r3, r3, #4
 800a3cc:	f003 0201 	and.w	r2, r3, #1
 800a3d0:	697b      	ldr	r3, [r7, #20]
 800a3d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a3d6:	693a      	ldr	r2, [r7, #16]
 800a3d8:	4313      	orrs	r3, r2
 800a3da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	693a      	ldr	r2, [r7, #16]
 800a3e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	f003 0303 	and.w	r3, r3, #3
 800a3ea:	2b03      	cmp	r3, #3
 800a3ec:	d017      	beq.n	800a41e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	68db      	ldr	r3, [r3, #12]
 800a3f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	005b      	lsls	r3, r3, #1
 800a3f8:	2203      	movs	r2, #3
 800a3fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a3fe:	43db      	mvns	r3, r3
 800a400:	693a      	ldr	r2, [r7, #16]
 800a402:	4013      	ands	r3, r2
 800a404:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	689a      	ldr	r2, [r3, #8]
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	005b      	lsls	r3, r3, #1
 800a40e:	fa02 f303 	lsl.w	r3, r2, r3
 800a412:	693a      	ldr	r2, [r7, #16]
 800a414:	4313      	orrs	r3, r2
 800a416:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	693a      	ldr	r2, [r7, #16]
 800a41c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	f003 0303 	and.w	r3, r3, #3
 800a426:	2b02      	cmp	r3, #2
 800a428:	d123      	bne.n	800a472 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a42a:	697b      	ldr	r3, [r7, #20]
 800a42c:	08da      	lsrs	r2, r3, #3
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	3208      	adds	r2, #8
 800a432:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a436:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	f003 0307 	and.w	r3, r3, #7
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	220f      	movs	r2, #15
 800a442:	fa02 f303 	lsl.w	r3, r2, r3
 800a446:	43db      	mvns	r3, r3
 800a448:	693a      	ldr	r2, [r7, #16]
 800a44a:	4013      	ands	r3, r2
 800a44c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	691a      	ldr	r2, [r3, #16]
 800a452:	697b      	ldr	r3, [r7, #20]
 800a454:	f003 0307 	and.w	r3, r3, #7
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	fa02 f303 	lsl.w	r3, r2, r3
 800a45e:	693a      	ldr	r2, [r7, #16]
 800a460:	4313      	orrs	r3, r2
 800a462:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	08da      	lsrs	r2, r3, #3
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	3208      	adds	r2, #8
 800a46c:	6939      	ldr	r1, [r7, #16]
 800a46e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	005b      	lsls	r3, r3, #1
 800a47c:	2203      	movs	r2, #3
 800a47e:	fa02 f303 	lsl.w	r3, r2, r3
 800a482:	43db      	mvns	r3, r3
 800a484:	693a      	ldr	r2, [r7, #16]
 800a486:	4013      	ands	r3, r2
 800a488:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	f003 0203 	and.w	r2, r3, #3
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	005b      	lsls	r3, r3, #1
 800a496:	fa02 f303 	lsl.w	r3, r2, r3
 800a49a:	693a      	ldr	r2, [r7, #16]
 800a49c:	4313      	orrs	r3, r2
 800a49e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	693a      	ldr	r2, [r7, #16]
 800a4a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	685b      	ldr	r3, [r3, #4]
 800a4aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	f000 80a6 	beq.w	800a600 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a4b4:	4b5b      	ldr	r3, [pc, #364]	@ (800a624 <HAL_GPIO_Init+0x2e4>)
 800a4b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4b8:	4a5a      	ldr	r2, [pc, #360]	@ (800a624 <HAL_GPIO_Init+0x2e4>)
 800a4ba:	f043 0301 	orr.w	r3, r3, #1
 800a4be:	6613      	str	r3, [r2, #96]	@ 0x60
 800a4c0:	4b58      	ldr	r3, [pc, #352]	@ (800a624 <HAL_GPIO_Init+0x2e4>)
 800a4c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4c4:	f003 0301 	and.w	r3, r3, #1
 800a4c8:	60bb      	str	r3, [r7, #8]
 800a4ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a4cc:	4a56      	ldr	r2, [pc, #344]	@ (800a628 <HAL_GPIO_Init+0x2e8>)
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	089b      	lsrs	r3, r3, #2
 800a4d2:	3302      	adds	r3, #2
 800a4d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a4da:	697b      	ldr	r3, [r7, #20]
 800a4dc:	f003 0303 	and.w	r3, r3, #3
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	220f      	movs	r2, #15
 800a4e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a4e8:	43db      	mvns	r3, r3
 800a4ea:	693a      	ldr	r2, [r7, #16]
 800a4ec:	4013      	ands	r3, r2
 800a4ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a4f6:	d01f      	beq.n	800a538 <HAL_GPIO_Init+0x1f8>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	4a4c      	ldr	r2, [pc, #304]	@ (800a62c <HAL_GPIO_Init+0x2ec>)
 800a4fc:	4293      	cmp	r3, r2
 800a4fe:	d019      	beq.n	800a534 <HAL_GPIO_Init+0x1f4>
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	4a4b      	ldr	r2, [pc, #300]	@ (800a630 <HAL_GPIO_Init+0x2f0>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d013      	beq.n	800a530 <HAL_GPIO_Init+0x1f0>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	4a4a      	ldr	r2, [pc, #296]	@ (800a634 <HAL_GPIO_Init+0x2f4>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d00d      	beq.n	800a52c <HAL_GPIO_Init+0x1ec>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	4a49      	ldr	r2, [pc, #292]	@ (800a638 <HAL_GPIO_Init+0x2f8>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d007      	beq.n	800a528 <HAL_GPIO_Init+0x1e8>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	4a48      	ldr	r2, [pc, #288]	@ (800a63c <HAL_GPIO_Init+0x2fc>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d101      	bne.n	800a524 <HAL_GPIO_Init+0x1e4>
 800a520:	2305      	movs	r3, #5
 800a522:	e00a      	b.n	800a53a <HAL_GPIO_Init+0x1fa>
 800a524:	2306      	movs	r3, #6
 800a526:	e008      	b.n	800a53a <HAL_GPIO_Init+0x1fa>
 800a528:	2304      	movs	r3, #4
 800a52a:	e006      	b.n	800a53a <HAL_GPIO_Init+0x1fa>
 800a52c:	2303      	movs	r3, #3
 800a52e:	e004      	b.n	800a53a <HAL_GPIO_Init+0x1fa>
 800a530:	2302      	movs	r3, #2
 800a532:	e002      	b.n	800a53a <HAL_GPIO_Init+0x1fa>
 800a534:	2301      	movs	r3, #1
 800a536:	e000      	b.n	800a53a <HAL_GPIO_Init+0x1fa>
 800a538:	2300      	movs	r3, #0
 800a53a:	697a      	ldr	r2, [r7, #20]
 800a53c:	f002 0203 	and.w	r2, r2, #3
 800a540:	0092      	lsls	r2, r2, #2
 800a542:	4093      	lsls	r3, r2
 800a544:	693a      	ldr	r2, [r7, #16]
 800a546:	4313      	orrs	r3, r2
 800a548:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a54a:	4937      	ldr	r1, [pc, #220]	@ (800a628 <HAL_GPIO_Init+0x2e8>)
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	089b      	lsrs	r3, r3, #2
 800a550:	3302      	adds	r3, #2
 800a552:	693a      	ldr	r2, [r7, #16]
 800a554:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a558:	4b39      	ldr	r3, [pc, #228]	@ (800a640 <HAL_GPIO_Init+0x300>)
 800a55a:	689b      	ldr	r3, [r3, #8]
 800a55c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	43db      	mvns	r3, r3
 800a562:	693a      	ldr	r2, [r7, #16]
 800a564:	4013      	ands	r3, r2
 800a566:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	685b      	ldr	r3, [r3, #4]
 800a56c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a570:	2b00      	cmp	r3, #0
 800a572:	d003      	beq.n	800a57c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a574:	693a      	ldr	r2, [r7, #16]
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	4313      	orrs	r3, r2
 800a57a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a57c:	4a30      	ldr	r2, [pc, #192]	@ (800a640 <HAL_GPIO_Init+0x300>)
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a582:	4b2f      	ldr	r3, [pc, #188]	@ (800a640 <HAL_GPIO_Init+0x300>)
 800a584:	68db      	ldr	r3, [r3, #12]
 800a586:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	43db      	mvns	r3, r3
 800a58c:	693a      	ldr	r2, [r7, #16]
 800a58e:	4013      	ands	r3, r2
 800a590:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d003      	beq.n	800a5a6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a59e:	693a      	ldr	r2, [r7, #16]
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a5a6:	4a26      	ldr	r2, [pc, #152]	@ (800a640 <HAL_GPIO_Init+0x300>)
 800a5a8:	693b      	ldr	r3, [r7, #16]
 800a5aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a5ac:	4b24      	ldr	r3, [pc, #144]	@ (800a640 <HAL_GPIO_Init+0x300>)
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	43db      	mvns	r3, r3
 800a5b6:	693a      	ldr	r2, [r7, #16]
 800a5b8:	4013      	ands	r3, r2
 800a5ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d003      	beq.n	800a5d0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a5c8:	693a      	ldr	r2, [r7, #16]
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	4313      	orrs	r3, r2
 800a5ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a5d0:	4a1b      	ldr	r2, [pc, #108]	@ (800a640 <HAL_GPIO_Init+0x300>)
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a5d6:	4b1a      	ldr	r3, [pc, #104]	@ (800a640 <HAL_GPIO_Init+0x300>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	43db      	mvns	r3, r3
 800a5e0:	693a      	ldr	r2, [r7, #16]
 800a5e2:	4013      	ands	r3, r2
 800a5e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	685b      	ldr	r3, [r3, #4]
 800a5ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d003      	beq.n	800a5fa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a5f2:	693a      	ldr	r2, [r7, #16]
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a5fa:	4a11      	ldr	r2, [pc, #68]	@ (800a640 <HAL_GPIO_Init+0x300>)
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	3301      	adds	r3, #1
 800a604:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	681a      	ldr	r2, [r3, #0]
 800a60a:	697b      	ldr	r3, [r7, #20]
 800a60c:	fa22 f303 	lsr.w	r3, r2, r3
 800a610:	2b00      	cmp	r3, #0
 800a612:	f47f ae9d 	bne.w	800a350 <HAL_GPIO_Init+0x10>
  }
}
 800a616:	bf00      	nop
 800a618:	bf00      	nop
 800a61a:	371c      	adds	r7, #28
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr
 800a624:	40021000 	.word	0x40021000
 800a628:	40010000 	.word	0x40010000
 800a62c:	48000400 	.word	0x48000400
 800a630:	48000800 	.word	0x48000800
 800a634:	48000c00 	.word	0x48000c00
 800a638:	48001000 	.word	0x48001000
 800a63c:	48001400 	.word	0x48001400
 800a640:	40010400 	.word	0x40010400

0800a644 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a644:	b480      	push	{r7}
 800a646:	b083      	sub	sp, #12
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	460b      	mov	r3, r1
 800a64e:	807b      	strh	r3, [r7, #2]
 800a650:	4613      	mov	r3, r2
 800a652:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a654:	787b      	ldrb	r3, [r7, #1]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d003      	beq.n	800a662 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a65a:	887a      	ldrh	r2, [r7, #2]
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a660:	e002      	b.n	800a668 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a662:	887a      	ldrh	r2, [r7, #2]
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800a668:	bf00      	nop
 800a66a:	370c      	adds	r7, #12
 800a66c:	46bd      	mov	sp, r7
 800a66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a672:	4770      	bx	lr

0800a674 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b082      	sub	sp, #8
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d101      	bne.n	800a686 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a682:	2301      	movs	r3, #1
 800a684:	e08d      	b.n	800a7a2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d106      	bne.n	800a6a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2200      	movs	r2, #0
 800a696:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f7fd fb2c 	bl	8007cf8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2224      	movs	r2, #36	@ 0x24
 800a6a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	681a      	ldr	r2, [r3, #0]
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f022 0201 	bic.w	r2, r2, #1
 800a6b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	685a      	ldr	r2, [r3, #4]
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a6c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	689a      	ldr	r2, [r3, #8]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a6d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	68db      	ldr	r3, [r3, #12]
 800a6da:	2b01      	cmp	r3, #1
 800a6dc:	d107      	bne.n	800a6ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	689a      	ldr	r2, [r3, #8]
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a6ea:	609a      	str	r2, [r3, #8]
 800a6ec:	e006      	b.n	800a6fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	689a      	ldr	r2, [r3, #8]
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a6fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	68db      	ldr	r3, [r3, #12]
 800a700:	2b02      	cmp	r3, #2
 800a702:	d108      	bne.n	800a716 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	685a      	ldr	r2, [r3, #4]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a712:	605a      	str	r2, [r3, #4]
 800a714:	e007      	b.n	800a726 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	685a      	ldr	r2, [r3, #4]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a724:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	687a      	ldr	r2, [r7, #4]
 800a72e:	6812      	ldr	r2, [r2, #0]
 800a730:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a734:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a738:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	68da      	ldr	r2, [r3, #12]
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a748:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	691a      	ldr	r2, [r3, #16]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	695b      	ldr	r3, [r3, #20]
 800a752:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	699b      	ldr	r3, [r3, #24]
 800a75a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	430a      	orrs	r2, r1
 800a762:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	69d9      	ldr	r1, [r3, #28]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6a1a      	ldr	r2, [r3, #32]
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	430a      	orrs	r2, r1
 800a772:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	681a      	ldr	r2, [r3, #0]
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f042 0201 	orr.w	r2, r2, #1
 800a782:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2200      	movs	r2, #0
 800a788:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2220      	movs	r2, #32
 800a78e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2200      	movs	r2, #0
 800a796:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2200      	movs	r2, #0
 800a79c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a7a0:	2300      	movs	r3, #0
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3708      	adds	r7, #8
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}

0800a7aa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a7aa:	b480      	push	{r7}
 800a7ac:	b083      	sub	sp, #12
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	6078      	str	r0, [r7, #4]
 800a7b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	2b20      	cmp	r3, #32
 800a7be:	d138      	bne.n	800a832 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a7c6:	2b01      	cmp	r3, #1
 800a7c8:	d101      	bne.n	800a7ce <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a7ca:	2302      	movs	r3, #2
 800a7cc:	e032      	b.n	800a834 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2201      	movs	r2, #1
 800a7d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2224      	movs	r2, #36	@ 0x24
 800a7da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	681a      	ldr	r2, [r3, #0]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f022 0201 	bic.w	r2, r2, #1
 800a7ec:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a7fc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	6819      	ldr	r1, [r3, #0]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	683a      	ldr	r2, [r7, #0]
 800a80a:	430a      	orrs	r2, r1
 800a80c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f042 0201 	orr.w	r2, r2, #1
 800a81c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2220      	movs	r2, #32
 800a822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2200      	movs	r2, #0
 800a82a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a82e:	2300      	movs	r3, #0
 800a830:	e000      	b.n	800a834 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a832:	2302      	movs	r3, #2
  }
}
 800a834:	4618      	mov	r0, r3
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr

0800a840 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a840:	b480      	push	{r7}
 800a842:	b085      	sub	sp, #20
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a850:	b2db      	uxtb	r3, r3
 800a852:	2b20      	cmp	r3, #32
 800a854:	d139      	bne.n	800a8ca <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a85c:	2b01      	cmp	r3, #1
 800a85e:	d101      	bne.n	800a864 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a860:	2302      	movs	r3, #2
 800a862:	e033      	b.n	800a8cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2201      	movs	r2, #1
 800a868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2224      	movs	r2, #36	@ 0x24
 800a870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f022 0201 	bic.w	r2, r2, #1
 800a882:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a892:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	021b      	lsls	r3, r3, #8
 800a898:	68fa      	ldr	r2, [r7, #12]
 800a89a:	4313      	orrs	r3, r2
 800a89c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	68fa      	ldr	r2, [r7, #12]
 800a8a4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	681a      	ldr	r2, [r3, #0]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f042 0201 	orr.w	r2, r2, #1
 800a8b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2220      	movs	r2, #32
 800a8ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	e000      	b.n	800a8cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a8ca:	2302      	movs	r3, #2
  }
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3714      	adds	r7, #20
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b085      	sub	sp, #20
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d141      	bne.n	800a96a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a8e6:	4b4b      	ldr	r3, [pc, #300]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a8ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a8f2:	d131      	bne.n	800a958 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a8f4:	4b47      	ldr	r3, [pc, #284]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8fa:	4a46      	ldr	r2, [pc, #280]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a900:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a904:	4b43      	ldr	r3, [pc, #268]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a90c:	4a41      	ldr	r2, [pc, #260]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a90e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a912:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a914:	4b40      	ldr	r3, [pc, #256]	@ (800aa18 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	2232      	movs	r2, #50	@ 0x32
 800a91a:	fb02 f303 	mul.w	r3, r2, r3
 800a91e:	4a3f      	ldr	r2, [pc, #252]	@ (800aa1c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a920:	fba2 2303 	umull	r2, r3, r2, r3
 800a924:	0c9b      	lsrs	r3, r3, #18
 800a926:	3301      	adds	r3, #1
 800a928:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a92a:	e002      	b.n	800a932 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	3b01      	subs	r3, #1
 800a930:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a932:	4b38      	ldr	r3, [pc, #224]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a934:	695b      	ldr	r3, [r3, #20]
 800a936:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a93a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a93e:	d102      	bne.n	800a946 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d1f2      	bne.n	800a92c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a946:	4b33      	ldr	r3, [pc, #204]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a948:	695b      	ldr	r3, [r3, #20]
 800a94a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a94e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a952:	d158      	bne.n	800aa06 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a954:	2303      	movs	r3, #3
 800a956:	e057      	b.n	800aa08 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a958:	4b2e      	ldr	r3, [pc, #184]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a95a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a95e:	4a2d      	ldr	r2, [pc, #180]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a960:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a964:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a968:	e04d      	b.n	800aa06 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a970:	d141      	bne.n	800a9f6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a972:	4b28      	ldr	r3, [pc, #160]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a97a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a97e:	d131      	bne.n	800a9e4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a980:	4b24      	ldr	r3, [pc, #144]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a982:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a986:	4a23      	ldr	r2, [pc, #140]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a988:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a98c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a990:	4b20      	ldr	r3, [pc, #128]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a998:	4a1e      	ldr	r2, [pc, #120]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a99a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a99e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a9a0:	4b1d      	ldr	r3, [pc, #116]	@ (800aa18 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	2232      	movs	r2, #50	@ 0x32
 800a9a6:	fb02 f303 	mul.w	r3, r2, r3
 800a9aa:	4a1c      	ldr	r2, [pc, #112]	@ (800aa1c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a9ac:	fba2 2303 	umull	r2, r3, r2, r3
 800a9b0:	0c9b      	lsrs	r3, r3, #18
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a9b6:	e002      	b.n	800a9be <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	3b01      	subs	r3, #1
 800a9bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a9be:	4b15      	ldr	r3, [pc, #84]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9c0:	695b      	ldr	r3, [r3, #20]
 800a9c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a9c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a9ca:	d102      	bne.n	800a9d2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d1f2      	bne.n	800a9b8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a9d2:	4b10      	ldr	r3, [pc, #64]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9d4:	695b      	ldr	r3, [r3, #20]
 800a9d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a9da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a9de:	d112      	bne.n	800aa06 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a9e0:	2303      	movs	r3, #3
 800a9e2:	e011      	b.n	800aa08 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a9e4:	4b0b      	ldr	r3, [pc, #44]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a9ea:	4a0a      	ldr	r2, [pc, #40]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a9f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a9f4:	e007      	b.n	800aa06 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a9f6:	4b07      	ldr	r3, [pc, #28]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a9fe:	4a05      	ldr	r2, [pc, #20]	@ (800aa14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa00:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800aa04:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800aa06:	2300      	movs	r3, #0
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	3714      	adds	r7, #20
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa12:	4770      	bx	lr
 800aa14:	40007000 	.word	0x40007000
 800aa18:	20000024 	.word	0x20000024
 800aa1c:	431bde83 	.word	0x431bde83

0800aa20 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800aa20:	b480      	push	{r7}
 800aa22:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800aa24:	4b05      	ldr	r3, [pc, #20]	@ (800aa3c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800aa26:	689b      	ldr	r3, [r3, #8]
 800aa28:	4a04      	ldr	r2, [pc, #16]	@ (800aa3c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800aa2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aa2e:	6093      	str	r3, [r2, #8]
}
 800aa30:	bf00      	nop
 800aa32:	46bd      	mov	sp, r7
 800aa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa38:	4770      	bx	lr
 800aa3a:	bf00      	nop
 800aa3c:	40007000 	.word	0x40007000

0800aa40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b088      	sub	sp, #32
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d101      	bne.n	800aa52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800aa4e:	2301      	movs	r3, #1
 800aa50:	e2fe      	b.n	800b050 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f003 0301 	and.w	r3, r3, #1
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d075      	beq.n	800ab4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa5e:	4b97      	ldr	r3, [pc, #604]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aa60:	689b      	ldr	r3, [r3, #8]
 800aa62:	f003 030c 	and.w	r3, r3, #12
 800aa66:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800aa68:	4b94      	ldr	r3, [pc, #592]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aa6a:	68db      	ldr	r3, [r3, #12]
 800aa6c:	f003 0303 	and.w	r3, r3, #3
 800aa70:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800aa72:	69bb      	ldr	r3, [r7, #24]
 800aa74:	2b0c      	cmp	r3, #12
 800aa76:	d102      	bne.n	800aa7e <HAL_RCC_OscConfig+0x3e>
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	2b03      	cmp	r3, #3
 800aa7c:	d002      	beq.n	800aa84 <HAL_RCC_OscConfig+0x44>
 800aa7e:	69bb      	ldr	r3, [r7, #24]
 800aa80:	2b08      	cmp	r3, #8
 800aa82:	d10b      	bne.n	800aa9c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aa84:	4b8d      	ldr	r3, [pc, #564]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d05b      	beq.n	800ab48 <HAL_RCC_OscConfig+0x108>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	685b      	ldr	r3, [r3, #4]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d157      	bne.n	800ab48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	e2d9      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aaa4:	d106      	bne.n	800aab4 <HAL_RCC_OscConfig+0x74>
 800aaa6:	4b85      	ldr	r3, [pc, #532]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	4a84      	ldr	r2, [pc, #528]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aaac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aab0:	6013      	str	r3, [r2, #0]
 800aab2:	e01d      	b.n	800aaf0 <HAL_RCC_OscConfig+0xb0>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	685b      	ldr	r3, [r3, #4]
 800aab8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aabc:	d10c      	bne.n	800aad8 <HAL_RCC_OscConfig+0x98>
 800aabe:	4b7f      	ldr	r3, [pc, #508]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4a7e      	ldr	r2, [pc, #504]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aac4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800aac8:	6013      	str	r3, [r2, #0]
 800aaca:	4b7c      	ldr	r3, [pc, #496]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4a7b      	ldr	r2, [pc, #492]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aad0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aad4:	6013      	str	r3, [r2, #0]
 800aad6:	e00b      	b.n	800aaf0 <HAL_RCC_OscConfig+0xb0>
 800aad8:	4b78      	ldr	r3, [pc, #480]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a77      	ldr	r2, [pc, #476]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aade:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aae2:	6013      	str	r3, [r2, #0]
 800aae4:	4b75      	ldr	r3, [pc, #468]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a74      	ldr	r2, [pc, #464]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aaea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aaee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d013      	beq.n	800ab20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aaf8:	f7fd fc92 	bl	8008420 <HAL_GetTick>
 800aafc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aafe:	e008      	b.n	800ab12 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ab00:	f7fd fc8e 	bl	8008420 <HAL_GetTick>
 800ab04:	4602      	mov	r2, r0
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	1ad3      	subs	r3, r2, r3
 800ab0a:	2b64      	cmp	r3, #100	@ 0x64
 800ab0c:	d901      	bls.n	800ab12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ab0e:	2303      	movs	r3, #3
 800ab10:	e29e      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ab12:	4b6a      	ldr	r3, [pc, #424]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d0f0      	beq.n	800ab00 <HAL_RCC_OscConfig+0xc0>
 800ab1e:	e014      	b.n	800ab4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab20:	f7fd fc7e 	bl	8008420 <HAL_GetTick>
 800ab24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ab26:	e008      	b.n	800ab3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ab28:	f7fd fc7a 	bl	8008420 <HAL_GetTick>
 800ab2c:	4602      	mov	r2, r0
 800ab2e:	693b      	ldr	r3, [r7, #16]
 800ab30:	1ad3      	subs	r3, r2, r3
 800ab32:	2b64      	cmp	r3, #100	@ 0x64
 800ab34:	d901      	bls.n	800ab3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ab36:	2303      	movs	r3, #3
 800ab38:	e28a      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ab3a:	4b60      	ldr	r3, [pc, #384]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d1f0      	bne.n	800ab28 <HAL_RCC_OscConfig+0xe8>
 800ab46:	e000      	b.n	800ab4a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ab48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f003 0302 	and.w	r3, r3, #2
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d075      	beq.n	800ac42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab56:	4b59      	ldr	r3, [pc, #356]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ab58:	689b      	ldr	r3, [r3, #8]
 800ab5a:	f003 030c 	and.w	r3, r3, #12
 800ab5e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ab60:	4b56      	ldr	r3, [pc, #344]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ab62:	68db      	ldr	r3, [r3, #12]
 800ab64:	f003 0303 	and.w	r3, r3, #3
 800ab68:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800ab6a:	69bb      	ldr	r3, [r7, #24]
 800ab6c:	2b0c      	cmp	r3, #12
 800ab6e:	d102      	bne.n	800ab76 <HAL_RCC_OscConfig+0x136>
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	2b02      	cmp	r3, #2
 800ab74:	d002      	beq.n	800ab7c <HAL_RCC_OscConfig+0x13c>
 800ab76:	69bb      	ldr	r3, [r7, #24]
 800ab78:	2b04      	cmp	r3, #4
 800ab7a:	d11f      	bne.n	800abbc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab7c:	4b4f      	ldr	r3, [pc, #316]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d005      	beq.n	800ab94 <HAL_RCC_OscConfig+0x154>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	68db      	ldr	r3, [r3, #12]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d101      	bne.n	800ab94 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800ab90:	2301      	movs	r3, #1
 800ab92:	e25d      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ab94:	4b49      	ldr	r3, [pc, #292]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ab96:	685b      	ldr	r3, [r3, #4]
 800ab98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	691b      	ldr	r3, [r3, #16]
 800aba0:	061b      	lsls	r3, r3, #24
 800aba2:	4946      	ldr	r1, [pc, #280]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800aba4:	4313      	orrs	r3, r2
 800aba6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800aba8:	4b45      	ldr	r3, [pc, #276]	@ (800acc0 <HAL_RCC_OscConfig+0x280>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4618      	mov	r0, r3
 800abae:	f7fd fbeb 	bl	8008388 <HAL_InitTick>
 800abb2:	4603      	mov	r3, r0
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d043      	beq.n	800ac40 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800abb8:	2301      	movs	r3, #1
 800abba:	e249      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	68db      	ldr	r3, [r3, #12]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d023      	beq.n	800ac0c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800abc4:	4b3d      	ldr	r3, [pc, #244]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	4a3c      	ldr	r2, [pc, #240]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800abca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800abce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abd0:	f7fd fc26 	bl	8008420 <HAL_GetTick>
 800abd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800abd6:	e008      	b.n	800abea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800abd8:	f7fd fc22 	bl	8008420 <HAL_GetTick>
 800abdc:	4602      	mov	r2, r0
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	1ad3      	subs	r3, r2, r3
 800abe2:	2b02      	cmp	r3, #2
 800abe4:	d901      	bls.n	800abea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800abe6:	2303      	movs	r3, #3
 800abe8:	e232      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800abea:	4b34      	ldr	r3, [pc, #208]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d0f0      	beq.n	800abd8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800abf6:	4b31      	ldr	r3, [pc, #196]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800abf8:	685b      	ldr	r3, [r3, #4]
 800abfa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	691b      	ldr	r3, [r3, #16]
 800ac02:	061b      	lsls	r3, r3, #24
 800ac04:	492d      	ldr	r1, [pc, #180]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ac06:	4313      	orrs	r3, r2
 800ac08:	604b      	str	r3, [r1, #4]
 800ac0a:	e01a      	b.n	800ac42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ac0c:	4b2b      	ldr	r3, [pc, #172]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4a2a      	ldr	r2, [pc, #168]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ac12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ac16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac18:	f7fd fc02 	bl	8008420 <HAL_GetTick>
 800ac1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ac1e:	e008      	b.n	800ac32 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ac20:	f7fd fbfe 	bl	8008420 <HAL_GetTick>
 800ac24:	4602      	mov	r2, r0
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	1ad3      	subs	r3, r2, r3
 800ac2a:	2b02      	cmp	r3, #2
 800ac2c:	d901      	bls.n	800ac32 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ac2e:	2303      	movs	r3, #3
 800ac30:	e20e      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ac32:	4b22      	ldr	r3, [pc, #136]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d1f0      	bne.n	800ac20 <HAL_RCC_OscConfig+0x1e0>
 800ac3e:	e000      	b.n	800ac42 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ac40:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f003 0308 	and.w	r3, r3, #8
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d041      	beq.n	800acd2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	695b      	ldr	r3, [r3, #20]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d01c      	beq.n	800ac90 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ac56:	4b19      	ldr	r3, [pc, #100]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ac58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ac5c:	4a17      	ldr	r2, [pc, #92]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ac5e:	f043 0301 	orr.w	r3, r3, #1
 800ac62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac66:	f7fd fbdb 	bl	8008420 <HAL_GetTick>
 800ac6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ac6c:	e008      	b.n	800ac80 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac6e:	f7fd fbd7 	bl	8008420 <HAL_GetTick>
 800ac72:	4602      	mov	r2, r0
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	1ad3      	subs	r3, r2, r3
 800ac78:	2b02      	cmp	r3, #2
 800ac7a:	d901      	bls.n	800ac80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800ac7c:	2303      	movs	r3, #3
 800ac7e:	e1e7      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ac80:	4b0e      	ldr	r3, [pc, #56]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ac82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ac86:	f003 0302 	and.w	r3, r3, #2
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d0ef      	beq.n	800ac6e <HAL_RCC_OscConfig+0x22e>
 800ac8e:	e020      	b.n	800acd2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ac90:	4b0a      	ldr	r3, [pc, #40]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ac92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ac96:	4a09      	ldr	r2, [pc, #36]	@ (800acbc <HAL_RCC_OscConfig+0x27c>)
 800ac98:	f023 0301 	bic.w	r3, r3, #1
 800ac9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aca0:	f7fd fbbe 	bl	8008420 <HAL_GetTick>
 800aca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800aca6:	e00d      	b.n	800acc4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aca8:	f7fd fbba 	bl	8008420 <HAL_GetTick>
 800acac:	4602      	mov	r2, r0
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	1ad3      	subs	r3, r2, r3
 800acb2:	2b02      	cmp	r3, #2
 800acb4:	d906      	bls.n	800acc4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800acb6:	2303      	movs	r3, #3
 800acb8:	e1ca      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
 800acba:	bf00      	nop
 800acbc:	40021000 	.word	0x40021000
 800acc0:	20000028 	.word	0x20000028
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800acc4:	4b8c      	ldr	r3, [pc, #560]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800acc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800acca:	f003 0302 	and.w	r3, r3, #2
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d1ea      	bne.n	800aca8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f003 0304 	and.w	r3, r3, #4
 800acda:	2b00      	cmp	r3, #0
 800acdc:	f000 80a6 	beq.w	800ae2c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ace0:	2300      	movs	r3, #0
 800ace2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800ace4:	4b84      	ldr	r3, [pc, #528]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ace6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ace8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800acec:	2b00      	cmp	r3, #0
 800acee:	d101      	bne.n	800acf4 <HAL_RCC_OscConfig+0x2b4>
 800acf0:	2301      	movs	r3, #1
 800acf2:	e000      	b.n	800acf6 <HAL_RCC_OscConfig+0x2b6>
 800acf4:	2300      	movs	r3, #0
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d00d      	beq.n	800ad16 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800acfa:	4b7f      	ldr	r3, [pc, #508]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800acfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800acfe:	4a7e      	ldr	r2, [pc, #504]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ad00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ad04:	6593      	str	r3, [r2, #88]	@ 0x58
 800ad06:	4b7c      	ldr	r3, [pc, #496]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ad08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad0e:	60fb      	str	r3, [r7, #12]
 800ad10:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ad12:	2301      	movs	r3, #1
 800ad14:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad16:	4b79      	ldr	r3, [pc, #484]	@ (800aefc <HAL_RCC_OscConfig+0x4bc>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d118      	bne.n	800ad54 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ad22:	4b76      	ldr	r3, [pc, #472]	@ (800aefc <HAL_RCC_OscConfig+0x4bc>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	4a75      	ldr	r2, [pc, #468]	@ (800aefc <HAL_RCC_OscConfig+0x4bc>)
 800ad28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ad2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ad2e:	f7fd fb77 	bl	8008420 <HAL_GetTick>
 800ad32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad34:	e008      	b.n	800ad48 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ad36:	f7fd fb73 	bl	8008420 <HAL_GetTick>
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	1ad3      	subs	r3, r2, r3
 800ad40:	2b02      	cmp	r3, #2
 800ad42:	d901      	bls.n	800ad48 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800ad44:	2303      	movs	r3, #3
 800ad46:	e183      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad48:	4b6c      	ldr	r3, [pc, #432]	@ (800aefc <HAL_RCC_OscConfig+0x4bc>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d0f0      	beq.n	800ad36 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	689b      	ldr	r3, [r3, #8]
 800ad58:	2b01      	cmp	r3, #1
 800ad5a:	d108      	bne.n	800ad6e <HAL_RCC_OscConfig+0x32e>
 800ad5c:	4b66      	ldr	r3, [pc, #408]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ad5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad62:	4a65      	ldr	r2, [pc, #404]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ad64:	f043 0301 	orr.w	r3, r3, #1
 800ad68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ad6c:	e024      	b.n	800adb8 <HAL_RCC_OscConfig+0x378>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	689b      	ldr	r3, [r3, #8]
 800ad72:	2b05      	cmp	r3, #5
 800ad74:	d110      	bne.n	800ad98 <HAL_RCC_OscConfig+0x358>
 800ad76:	4b60      	ldr	r3, [pc, #384]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ad78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad7c:	4a5e      	ldr	r2, [pc, #376]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ad7e:	f043 0304 	orr.w	r3, r3, #4
 800ad82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ad86:	4b5c      	ldr	r3, [pc, #368]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ad88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad8c:	4a5a      	ldr	r2, [pc, #360]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ad8e:	f043 0301 	orr.w	r3, r3, #1
 800ad92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ad96:	e00f      	b.n	800adb8 <HAL_RCC_OscConfig+0x378>
 800ad98:	4b57      	ldr	r3, [pc, #348]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ad9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad9e:	4a56      	ldr	r2, [pc, #344]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ada0:	f023 0301 	bic.w	r3, r3, #1
 800ada4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ada8:	4b53      	ldr	r3, [pc, #332]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800adaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adae:	4a52      	ldr	r2, [pc, #328]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800adb0:	f023 0304 	bic.w	r3, r3, #4
 800adb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	689b      	ldr	r3, [r3, #8]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d016      	beq.n	800adee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adc0:	f7fd fb2e 	bl	8008420 <HAL_GetTick>
 800adc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800adc6:	e00a      	b.n	800adde <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800adc8:	f7fd fb2a 	bl	8008420 <HAL_GetTick>
 800adcc:	4602      	mov	r2, r0
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	1ad3      	subs	r3, r2, r3
 800add2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800add6:	4293      	cmp	r3, r2
 800add8:	d901      	bls.n	800adde <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800adda:	2303      	movs	r3, #3
 800addc:	e138      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800adde:	4b46      	ldr	r3, [pc, #280]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ade0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ade4:	f003 0302 	and.w	r3, r3, #2
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d0ed      	beq.n	800adc8 <HAL_RCC_OscConfig+0x388>
 800adec:	e015      	b.n	800ae1a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adee:	f7fd fb17 	bl	8008420 <HAL_GetTick>
 800adf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800adf4:	e00a      	b.n	800ae0c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800adf6:	f7fd fb13 	bl	8008420 <HAL_GetTick>
 800adfa:	4602      	mov	r2, r0
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	1ad3      	subs	r3, r2, r3
 800ae00:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d901      	bls.n	800ae0c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800ae08:	2303      	movs	r3, #3
 800ae0a:	e121      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ae0c:	4b3a      	ldr	r3, [pc, #232]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ae0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae12:	f003 0302 	and.w	r3, r3, #2
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d1ed      	bne.n	800adf6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ae1a:	7ffb      	ldrb	r3, [r7, #31]
 800ae1c:	2b01      	cmp	r3, #1
 800ae1e:	d105      	bne.n	800ae2c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ae20:	4b35      	ldr	r3, [pc, #212]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ae22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae24:	4a34      	ldr	r2, [pc, #208]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ae26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae2a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	f003 0320 	and.w	r3, r3, #32
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d03c      	beq.n	800aeb2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	699b      	ldr	r3, [r3, #24]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d01c      	beq.n	800ae7a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ae40:	4b2d      	ldr	r3, [pc, #180]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ae42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ae46:	4a2c      	ldr	r2, [pc, #176]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ae48:	f043 0301 	orr.w	r3, r3, #1
 800ae4c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae50:	f7fd fae6 	bl	8008420 <HAL_GetTick>
 800ae54:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ae56:	e008      	b.n	800ae6a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ae58:	f7fd fae2 	bl	8008420 <HAL_GetTick>
 800ae5c:	4602      	mov	r2, r0
 800ae5e:	693b      	ldr	r3, [r7, #16]
 800ae60:	1ad3      	subs	r3, r2, r3
 800ae62:	2b02      	cmp	r3, #2
 800ae64:	d901      	bls.n	800ae6a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ae66:	2303      	movs	r3, #3
 800ae68:	e0f2      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ae6a:	4b23      	ldr	r3, [pc, #140]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ae6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ae70:	f003 0302 	and.w	r3, r3, #2
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d0ef      	beq.n	800ae58 <HAL_RCC_OscConfig+0x418>
 800ae78:	e01b      	b.n	800aeb2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ae7a:	4b1f      	ldr	r3, [pc, #124]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ae7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ae80:	4a1d      	ldr	r2, [pc, #116]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800ae82:	f023 0301 	bic.w	r3, r3, #1
 800ae86:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae8a:	f7fd fac9 	bl	8008420 <HAL_GetTick>
 800ae8e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ae90:	e008      	b.n	800aea4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ae92:	f7fd fac5 	bl	8008420 <HAL_GetTick>
 800ae96:	4602      	mov	r2, r0
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	1ad3      	subs	r3, r2, r3
 800ae9c:	2b02      	cmp	r3, #2
 800ae9e:	d901      	bls.n	800aea4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800aea0:	2303      	movs	r3, #3
 800aea2:	e0d5      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800aea4:	4b14      	ldr	r3, [pc, #80]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800aea6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aeaa:	f003 0302 	and.w	r3, r3, #2
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d1ef      	bne.n	800ae92 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	69db      	ldr	r3, [r3, #28]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	f000 80c9 	beq.w	800b04e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800aebc:	4b0e      	ldr	r3, [pc, #56]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800aebe:	689b      	ldr	r3, [r3, #8]
 800aec0:	f003 030c 	and.w	r3, r3, #12
 800aec4:	2b0c      	cmp	r3, #12
 800aec6:	f000 8083 	beq.w	800afd0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	69db      	ldr	r3, [r3, #28]
 800aece:	2b02      	cmp	r3, #2
 800aed0:	d15e      	bne.n	800af90 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aed2:	4b09      	ldr	r3, [pc, #36]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	4a08      	ldr	r2, [pc, #32]	@ (800aef8 <HAL_RCC_OscConfig+0x4b8>)
 800aed8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aedc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aede:	f7fd fa9f 	bl	8008420 <HAL_GetTick>
 800aee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aee4:	e00c      	b.n	800af00 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aee6:	f7fd fa9b 	bl	8008420 <HAL_GetTick>
 800aeea:	4602      	mov	r2, r0
 800aeec:	693b      	ldr	r3, [r7, #16]
 800aeee:	1ad3      	subs	r3, r2, r3
 800aef0:	2b02      	cmp	r3, #2
 800aef2:	d905      	bls.n	800af00 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800aef4:	2303      	movs	r3, #3
 800aef6:	e0ab      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
 800aef8:	40021000 	.word	0x40021000
 800aefc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800af00:	4b55      	ldr	r3, [pc, #340]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d1ec      	bne.n	800aee6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800af0c:	4b52      	ldr	r3, [pc, #328]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800af0e:	68da      	ldr	r2, [r3, #12]
 800af10:	4b52      	ldr	r3, [pc, #328]	@ (800b05c <HAL_RCC_OscConfig+0x61c>)
 800af12:	4013      	ands	r3, r2
 800af14:	687a      	ldr	r2, [r7, #4]
 800af16:	6a11      	ldr	r1, [r2, #32]
 800af18:	687a      	ldr	r2, [r7, #4]
 800af1a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800af1c:	3a01      	subs	r2, #1
 800af1e:	0112      	lsls	r2, r2, #4
 800af20:	4311      	orrs	r1, r2
 800af22:	687a      	ldr	r2, [r7, #4]
 800af24:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800af26:	0212      	lsls	r2, r2, #8
 800af28:	4311      	orrs	r1, r2
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800af2e:	0852      	lsrs	r2, r2, #1
 800af30:	3a01      	subs	r2, #1
 800af32:	0552      	lsls	r2, r2, #21
 800af34:	4311      	orrs	r1, r2
 800af36:	687a      	ldr	r2, [r7, #4]
 800af38:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800af3a:	0852      	lsrs	r2, r2, #1
 800af3c:	3a01      	subs	r2, #1
 800af3e:	0652      	lsls	r2, r2, #25
 800af40:	4311      	orrs	r1, r2
 800af42:	687a      	ldr	r2, [r7, #4]
 800af44:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800af46:	06d2      	lsls	r2, r2, #27
 800af48:	430a      	orrs	r2, r1
 800af4a:	4943      	ldr	r1, [pc, #268]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800af4c:	4313      	orrs	r3, r2
 800af4e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800af50:	4b41      	ldr	r3, [pc, #260]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	4a40      	ldr	r2, [pc, #256]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800af56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800af5a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800af5c:	4b3e      	ldr	r3, [pc, #248]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	4a3d      	ldr	r2, [pc, #244]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800af62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800af66:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af68:	f7fd fa5a 	bl	8008420 <HAL_GetTick>
 800af6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800af6e:	e008      	b.n	800af82 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af70:	f7fd fa56 	bl	8008420 <HAL_GetTick>
 800af74:	4602      	mov	r2, r0
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	1ad3      	subs	r3, r2, r3
 800af7a:	2b02      	cmp	r3, #2
 800af7c:	d901      	bls.n	800af82 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800af7e:	2303      	movs	r3, #3
 800af80:	e066      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800af82:	4b35      	ldr	r3, [pc, #212]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d0f0      	beq.n	800af70 <HAL_RCC_OscConfig+0x530>
 800af8e:	e05e      	b.n	800b04e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800af90:	4b31      	ldr	r3, [pc, #196]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	4a30      	ldr	r2, [pc, #192]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800af96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800af9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af9c:	f7fd fa40 	bl	8008420 <HAL_GetTick>
 800afa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800afa2:	e008      	b.n	800afb6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800afa4:	f7fd fa3c 	bl	8008420 <HAL_GetTick>
 800afa8:	4602      	mov	r2, r0
 800afaa:	693b      	ldr	r3, [r7, #16]
 800afac:	1ad3      	subs	r3, r2, r3
 800afae:	2b02      	cmp	r3, #2
 800afb0:	d901      	bls.n	800afb6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800afb2:	2303      	movs	r3, #3
 800afb4:	e04c      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800afb6:	4b28      	ldr	r3, [pc, #160]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d1f0      	bne.n	800afa4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800afc2:	4b25      	ldr	r3, [pc, #148]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800afc4:	68da      	ldr	r2, [r3, #12]
 800afc6:	4924      	ldr	r1, [pc, #144]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800afc8:	4b25      	ldr	r3, [pc, #148]	@ (800b060 <HAL_RCC_OscConfig+0x620>)
 800afca:	4013      	ands	r3, r2
 800afcc:	60cb      	str	r3, [r1, #12]
 800afce:	e03e      	b.n	800b04e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	69db      	ldr	r3, [r3, #28]
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d101      	bne.n	800afdc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800afd8:	2301      	movs	r3, #1
 800afda:	e039      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800afdc:	4b1e      	ldr	r3, [pc, #120]	@ (800b058 <HAL_RCC_OscConfig+0x618>)
 800afde:	68db      	ldr	r3, [r3, #12]
 800afe0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800afe2:	697b      	ldr	r3, [r7, #20]
 800afe4:	f003 0203 	and.w	r2, r3, #3
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	6a1b      	ldr	r3, [r3, #32]
 800afec:	429a      	cmp	r2, r3
 800afee:	d12c      	bne.n	800b04a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800affa:	3b01      	subs	r3, #1
 800affc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800affe:	429a      	cmp	r2, r3
 800b000:	d123      	bne.n	800b04a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b002:	697b      	ldr	r3, [r7, #20]
 800b004:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b00c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b00e:	429a      	cmp	r2, r3
 800b010:	d11b      	bne.n	800b04a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b01c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b01e:	429a      	cmp	r2, r3
 800b020:	d113      	bne.n	800b04a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b02c:	085b      	lsrs	r3, r3, #1
 800b02e:	3b01      	subs	r3, #1
 800b030:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b032:	429a      	cmp	r2, r3
 800b034:	d109      	bne.n	800b04a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b036:	697b      	ldr	r3, [r7, #20]
 800b038:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b040:	085b      	lsrs	r3, r3, #1
 800b042:	3b01      	subs	r3, #1
 800b044:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b046:	429a      	cmp	r2, r3
 800b048:	d001      	beq.n	800b04e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800b04a:	2301      	movs	r3, #1
 800b04c:	e000      	b.n	800b050 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800b04e:	2300      	movs	r3, #0
}
 800b050:	4618      	mov	r0, r3
 800b052:	3720      	adds	r7, #32
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}
 800b058:	40021000 	.word	0x40021000
 800b05c:	019f800c 	.word	0x019f800c
 800b060:	feeefffc 	.word	0xfeeefffc

0800b064 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b086      	sub	sp, #24
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b06e:	2300      	movs	r3, #0
 800b070:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d101      	bne.n	800b07c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b078:	2301      	movs	r3, #1
 800b07a:	e11e      	b.n	800b2ba <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b07c:	4b91      	ldr	r3, [pc, #580]	@ (800b2c4 <HAL_RCC_ClockConfig+0x260>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f003 030f 	and.w	r3, r3, #15
 800b084:	683a      	ldr	r2, [r7, #0]
 800b086:	429a      	cmp	r2, r3
 800b088:	d910      	bls.n	800b0ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b08a:	4b8e      	ldr	r3, [pc, #568]	@ (800b2c4 <HAL_RCC_ClockConfig+0x260>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f023 020f 	bic.w	r2, r3, #15
 800b092:	498c      	ldr	r1, [pc, #560]	@ (800b2c4 <HAL_RCC_ClockConfig+0x260>)
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	4313      	orrs	r3, r2
 800b098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b09a:	4b8a      	ldr	r3, [pc, #552]	@ (800b2c4 <HAL_RCC_ClockConfig+0x260>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f003 030f 	and.w	r3, r3, #15
 800b0a2:	683a      	ldr	r2, [r7, #0]
 800b0a4:	429a      	cmp	r2, r3
 800b0a6:	d001      	beq.n	800b0ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b0a8:	2301      	movs	r3, #1
 800b0aa:	e106      	b.n	800b2ba <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	f003 0301 	and.w	r3, r3, #1
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d073      	beq.n	800b1a0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	685b      	ldr	r3, [r3, #4]
 800b0bc:	2b03      	cmp	r3, #3
 800b0be:	d129      	bne.n	800b114 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b0c0:	4b81      	ldr	r3, [pc, #516]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d101      	bne.n	800b0d0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b0cc:	2301      	movs	r3, #1
 800b0ce:	e0f4      	b.n	800b2ba <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b0d0:	f000 f99e 	bl	800b410 <RCC_GetSysClockFreqFromPLLSource>
 800b0d4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b0d6:	693b      	ldr	r3, [r7, #16]
 800b0d8:	4a7c      	ldr	r2, [pc, #496]	@ (800b2cc <HAL_RCC_ClockConfig+0x268>)
 800b0da:	4293      	cmp	r3, r2
 800b0dc:	d93f      	bls.n	800b15e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b0de:	4b7a      	ldr	r3, [pc, #488]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b0e0:	689b      	ldr	r3, [r3, #8]
 800b0e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d009      	beq.n	800b0fe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d033      	beq.n	800b15e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d12f      	bne.n	800b15e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b0fe:	4b72      	ldr	r3, [pc, #456]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b100:	689b      	ldr	r3, [r3, #8]
 800b102:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b106:	4a70      	ldr	r2, [pc, #448]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b10c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b10e:	2380      	movs	r3, #128	@ 0x80
 800b110:	617b      	str	r3, [r7, #20]
 800b112:	e024      	b.n	800b15e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	685b      	ldr	r3, [r3, #4]
 800b118:	2b02      	cmp	r3, #2
 800b11a:	d107      	bne.n	800b12c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b11c:	4b6a      	ldr	r3, [pc, #424]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b124:	2b00      	cmp	r3, #0
 800b126:	d109      	bne.n	800b13c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b128:	2301      	movs	r3, #1
 800b12a:	e0c6      	b.n	800b2ba <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b12c:	4b66      	ldr	r3, [pc, #408]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b134:	2b00      	cmp	r3, #0
 800b136:	d101      	bne.n	800b13c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b138:	2301      	movs	r3, #1
 800b13a:	e0be      	b.n	800b2ba <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b13c:	f000 f8ce 	bl	800b2dc <HAL_RCC_GetSysClockFreq>
 800b140:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	4a61      	ldr	r2, [pc, #388]	@ (800b2cc <HAL_RCC_ClockConfig+0x268>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d909      	bls.n	800b15e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b14a:	4b5f      	ldr	r3, [pc, #380]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b14c:	689b      	ldr	r3, [r3, #8]
 800b14e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b152:	4a5d      	ldr	r2, [pc, #372]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b158:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b15a:	2380      	movs	r3, #128	@ 0x80
 800b15c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b15e:	4b5a      	ldr	r3, [pc, #360]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b160:	689b      	ldr	r3, [r3, #8]
 800b162:	f023 0203 	bic.w	r2, r3, #3
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	685b      	ldr	r3, [r3, #4]
 800b16a:	4957      	ldr	r1, [pc, #348]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b16c:	4313      	orrs	r3, r2
 800b16e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b170:	f7fd f956 	bl	8008420 <HAL_GetTick>
 800b174:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b176:	e00a      	b.n	800b18e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b178:	f7fd f952 	bl	8008420 <HAL_GetTick>
 800b17c:	4602      	mov	r2, r0
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	1ad3      	subs	r3, r2, r3
 800b182:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b186:	4293      	cmp	r3, r2
 800b188:	d901      	bls.n	800b18e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b18a:	2303      	movs	r3, #3
 800b18c:	e095      	b.n	800b2ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b18e:	4b4e      	ldr	r3, [pc, #312]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b190:	689b      	ldr	r3, [r3, #8]
 800b192:	f003 020c 	and.w	r2, r3, #12
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	685b      	ldr	r3, [r3, #4]
 800b19a:	009b      	lsls	r3, r3, #2
 800b19c:	429a      	cmp	r2, r3
 800b19e:	d1eb      	bne.n	800b178 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f003 0302 	and.w	r3, r3, #2
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d023      	beq.n	800b1f4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f003 0304 	and.w	r3, r3, #4
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d005      	beq.n	800b1c4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b1b8:	4b43      	ldr	r3, [pc, #268]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b1ba:	689b      	ldr	r3, [r3, #8]
 800b1bc:	4a42      	ldr	r2, [pc, #264]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b1be:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b1c2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	f003 0308 	and.w	r3, r3, #8
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d007      	beq.n	800b1e0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b1d0:	4b3d      	ldr	r3, [pc, #244]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b1d2:	689b      	ldr	r3, [r3, #8]
 800b1d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b1d8:	4a3b      	ldr	r2, [pc, #236]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b1da:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b1de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b1e0:	4b39      	ldr	r3, [pc, #228]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b1e2:	689b      	ldr	r3, [r3, #8]
 800b1e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	689b      	ldr	r3, [r3, #8]
 800b1ec:	4936      	ldr	r1, [pc, #216]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	608b      	str	r3, [r1, #8]
 800b1f2:	e008      	b.n	800b206 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	2b80      	cmp	r3, #128	@ 0x80
 800b1f8:	d105      	bne.n	800b206 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b1fa:	4b33      	ldr	r3, [pc, #204]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b1fc:	689b      	ldr	r3, [r3, #8]
 800b1fe:	4a32      	ldr	r2, [pc, #200]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b200:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b204:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b206:	4b2f      	ldr	r3, [pc, #188]	@ (800b2c4 <HAL_RCC_ClockConfig+0x260>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f003 030f 	and.w	r3, r3, #15
 800b20e:	683a      	ldr	r2, [r7, #0]
 800b210:	429a      	cmp	r2, r3
 800b212:	d21d      	bcs.n	800b250 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b214:	4b2b      	ldr	r3, [pc, #172]	@ (800b2c4 <HAL_RCC_ClockConfig+0x260>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f023 020f 	bic.w	r2, r3, #15
 800b21c:	4929      	ldr	r1, [pc, #164]	@ (800b2c4 <HAL_RCC_ClockConfig+0x260>)
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	4313      	orrs	r3, r2
 800b222:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b224:	f7fd f8fc 	bl	8008420 <HAL_GetTick>
 800b228:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b22a:	e00a      	b.n	800b242 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b22c:	f7fd f8f8 	bl	8008420 <HAL_GetTick>
 800b230:	4602      	mov	r2, r0
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	1ad3      	subs	r3, r2, r3
 800b236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b23a:	4293      	cmp	r3, r2
 800b23c:	d901      	bls.n	800b242 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b23e:	2303      	movs	r3, #3
 800b240:	e03b      	b.n	800b2ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b242:	4b20      	ldr	r3, [pc, #128]	@ (800b2c4 <HAL_RCC_ClockConfig+0x260>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f003 030f 	and.w	r3, r3, #15
 800b24a:	683a      	ldr	r2, [r7, #0]
 800b24c:	429a      	cmp	r2, r3
 800b24e:	d1ed      	bne.n	800b22c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	f003 0304 	and.w	r3, r3, #4
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d008      	beq.n	800b26e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b25c:	4b1a      	ldr	r3, [pc, #104]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b25e:	689b      	ldr	r3, [r3, #8]
 800b260:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	68db      	ldr	r3, [r3, #12]
 800b268:	4917      	ldr	r1, [pc, #92]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b26a:	4313      	orrs	r3, r2
 800b26c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f003 0308 	and.w	r3, r3, #8
 800b276:	2b00      	cmp	r3, #0
 800b278:	d009      	beq.n	800b28e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b27a:	4b13      	ldr	r3, [pc, #76]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b27c:	689b      	ldr	r3, [r3, #8]
 800b27e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	691b      	ldr	r3, [r3, #16]
 800b286:	00db      	lsls	r3, r3, #3
 800b288:	490f      	ldr	r1, [pc, #60]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b28a:	4313      	orrs	r3, r2
 800b28c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b28e:	f000 f825 	bl	800b2dc <HAL_RCC_GetSysClockFreq>
 800b292:	4602      	mov	r2, r0
 800b294:	4b0c      	ldr	r3, [pc, #48]	@ (800b2c8 <HAL_RCC_ClockConfig+0x264>)
 800b296:	689b      	ldr	r3, [r3, #8]
 800b298:	091b      	lsrs	r3, r3, #4
 800b29a:	f003 030f 	and.w	r3, r3, #15
 800b29e:	490c      	ldr	r1, [pc, #48]	@ (800b2d0 <HAL_RCC_ClockConfig+0x26c>)
 800b2a0:	5ccb      	ldrb	r3, [r1, r3]
 800b2a2:	f003 031f 	and.w	r3, r3, #31
 800b2a6:	fa22 f303 	lsr.w	r3, r2, r3
 800b2aa:	4a0a      	ldr	r2, [pc, #40]	@ (800b2d4 <HAL_RCC_ClockConfig+0x270>)
 800b2ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b2ae:	4b0a      	ldr	r3, [pc, #40]	@ (800b2d8 <HAL_RCC_ClockConfig+0x274>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	f7fd f868 	bl	8008388 <HAL_InitTick>
 800b2b8:	4603      	mov	r3, r0
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3718      	adds	r7, #24
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}
 800b2c2:	bf00      	nop
 800b2c4:	40022000 	.word	0x40022000
 800b2c8:	40021000 	.word	0x40021000
 800b2cc:	04c4b400 	.word	0x04c4b400
 800b2d0:	08014430 	.word	0x08014430
 800b2d4:	20000024 	.word	0x20000024
 800b2d8:	20000028 	.word	0x20000028

0800b2dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b087      	sub	sp, #28
 800b2e0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b2e2:	4b2c      	ldr	r3, [pc, #176]	@ (800b394 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b2e4:	689b      	ldr	r3, [r3, #8]
 800b2e6:	f003 030c 	and.w	r3, r3, #12
 800b2ea:	2b04      	cmp	r3, #4
 800b2ec:	d102      	bne.n	800b2f4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b2ee:	4b2a      	ldr	r3, [pc, #168]	@ (800b398 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b2f0:	613b      	str	r3, [r7, #16]
 800b2f2:	e047      	b.n	800b384 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b2f4:	4b27      	ldr	r3, [pc, #156]	@ (800b394 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b2f6:	689b      	ldr	r3, [r3, #8]
 800b2f8:	f003 030c 	and.w	r3, r3, #12
 800b2fc:	2b08      	cmp	r3, #8
 800b2fe:	d102      	bne.n	800b306 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b300:	4b26      	ldr	r3, [pc, #152]	@ (800b39c <HAL_RCC_GetSysClockFreq+0xc0>)
 800b302:	613b      	str	r3, [r7, #16]
 800b304:	e03e      	b.n	800b384 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b306:	4b23      	ldr	r3, [pc, #140]	@ (800b394 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b308:	689b      	ldr	r3, [r3, #8]
 800b30a:	f003 030c 	and.w	r3, r3, #12
 800b30e:	2b0c      	cmp	r3, #12
 800b310:	d136      	bne.n	800b380 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b312:	4b20      	ldr	r3, [pc, #128]	@ (800b394 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b314:	68db      	ldr	r3, [r3, #12]
 800b316:	f003 0303 	and.w	r3, r3, #3
 800b31a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b31c:	4b1d      	ldr	r3, [pc, #116]	@ (800b394 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b31e:	68db      	ldr	r3, [r3, #12]
 800b320:	091b      	lsrs	r3, r3, #4
 800b322:	f003 030f 	and.w	r3, r3, #15
 800b326:	3301      	adds	r3, #1
 800b328:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	2b03      	cmp	r3, #3
 800b32e:	d10c      	bne.n	800b34a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b330:	4a1a      	ldr	r2, [pc, #104]	@ (800b39c <HAL_RCC_GetSysClockFreq+0xc0>)
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	fbb2 f3f3 	udiv	r3, r2, r3
 800b338:	4a16      	ldr	r2, [pc, #88]	@ (800b394 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b33a:	68d2      	ldr	r2, [r2, #12]
 800b33c:	0a12      	lsrs	r2, r2, #8
 800b33e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b342:	fb02 f303 	mul.w	r3, r2, r3
 800b346:	617b      	str	r3, [r7, #20]
      break;
 800b348:	e00c      	b.n	800b364 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b34a:	4a13      	ldr	r2, [pc, #76]	@ (800b398 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b352:	4a10      	ldr	r2, [pc, #64]	@ (800b394 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b354:	68d2      	ldr	r2, [r2, #12]
 800b356:	0a12      	lsrs	r2, r2, #8
 800b358:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b35c:	fb02 f303 	mul.w	r3, r2, r3
 800b360:	617b      	str	r3, [r7, #20]
      break;
 800b362:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b364:	4b0b      	ldr	r3, [pc, #44]	@ (800b394 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b366:	68db      	ldr	r3, [r3, #12]
 800b368:	0e5b      	lsrs	r3, r3, #25
 800b36a:	f003 0303 	and.w	r3, r3, #3
 800b36e:	3301      	adds	r3, #1
 800b370:	005b      	lsls	r3, r3, #1
 800b372:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b374:	697a      	ldr	r2, [r7, #20]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	fbb2 f3f3 	udiv	r3, r2, r3
 800b37c:	613b      	str	r3, [r7, #16]
 800b37e:	e001      	b.n	800b384 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b380:	2300      	movs	r3, #0
 800b382:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b384:	693b      	ldr	r3, [r7, #16]
}
 800b386:	4618      	mov	r0, r3
 800b388:	371c      	adds	r7, #28
 800b38a:	46bd      	mov	sp, r7
 800b38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b390:	4770      	bx	lr
 800b392:	bf00      	nop
 800b394:	40021000 	.word	0x40021000
 800b398:	00f42400 	.word	0x00f42400
 800b39c:	016e3600 	.word	0x016e3600

0800b3a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b3a0:	b480      	push	{r7}
 800b3a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b3a4:	4b03      	ldr	r3, [pc, #12]	@ (800b3b4 <HAL_RCC_GetHCLKFreq+0x14>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
}
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr
 800b3b2:	bf00      	nop
 800b3b4:	20000024 	.word	0x20000024

0800b3b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b3bc:	f7ff fff0 	bl	800b3a0 <HAL_RCC_GetHCLKFreq>
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	4b06      	ldr	r3, [pc, #24]	@ (800b3dc <HAL_RCC_GetPCLK1Freq+0x24>)
 800b3c4:	689b      	ldr	r3, [r3, #8]
 800b3c6:	0a1b      	lsrs	r3, r3, #8
 800b3c8:	f003 0307 	and.w	r3, r3, #7
 800b3cc:	4904      	ldr	r1, [pc, #16]	@ (800b3e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b3ce:	5ccb      	ldrb	r3, [r1, r3]
 800b3d0:	f003 031f 	and.w	r3, r3, #31
 800b3d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	bd80      	pop	{r7, pc}
 800b3dc:	40021000 	.word	0x40021000
 800b3e0:	08014440 	.word	0x08014440

0800b3e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b3e8:	f7ff ffda 	bl	800b3a0 <HAL_RCC_GetHCLKFreq>
 800b3ec:	4602      	mov	r2, r0
 800b3ee:	4b06      	ldr	r3, [pc, #24]	@ (800b408 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b3f0:	689b      	ldr	r3, [r3, #8]
 800b3f2:	0adb      	lsrs	r3, r3, #11
 800b3f4:	f003 0307 	and.w	r3, r3, #7
 800b3f8:	4904      	ldr	r1, [pc, #16]	@ (800b40c <HAL_RCC_GetPCLK2Freq+0x28>)
 800b3fa:	5ccb      	ldrb	r3, [r1, r3]
 800b3fc:	f003 031f 	and.w	r3, r3, #31
 800b400:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b404:	4618      	mov	r0, r3
 800b406:	bd80      	pop	{r7, pc}
 800b408:	40021000 	.word	0x40021000
 800b40c:	08014440 	.word	0x08014440

0800b410 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b410:	b480      	push	{r7}
 800b412:	b087      	sub	sp, #28
 800b414:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b416:	4b1e      	ldr	r3, [pc, #120]	@ (800b490 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b418:	68db      	ldr	r3, [r3, #12]
 800b41a:	f003 0303 	and.w	r3, r3, #3
 800b41e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b420:	4b1b      	ldr	r3, [pc, #108]	@ (800b490 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b422:	68db      	ldr	r3, [r3, #12]
 800b424:	091b      	lsrs	r3, r3, #4
 800b426:	f003 030f 	and.w	r3, r3, #15
 800b42a:	3301      	adds	r3, #1
 800b42c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	2b03      	cmp	r3, #3
 800b432:	d10c      	bne.n	800b44e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b434:	4a17      	ldr	r2, [pc, #92]	@ (800b494 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	fbb2 f3f3 	udiv	r3, r2, r3
 800b43c:	4a14      	ldr	r2, [pc, #80]	@ (800b490 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b43e:	68d2      	ldr	r2, [r2, #12]
 800b440:	0a12      	lsrs	r2, r2, #8
 800b442:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b446:	fb02 f303 	mul.w	r3, r2, r3
 800b44a:	617b      	str	r3, [r7, #20]
    break;
 800b44c:	e00c      	b.n	800b468 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b44e:	4a12      	ldr	r2, [pc, #72]	@ (800b498 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	fbb2 f3f3 	udiv	r3, r2, r3
 800b456:	4a0e      	ldr	r2, [pc, #56]	@ (800b490 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b458:	68d2      	ldr	r2, [r2, #12]
 800b45a:	0a12      	lsrs	r2, r2, #8
 800b45c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b460:	fb02 f303 	mul.w	r3, r2, r3
 800b464:	617b      	str	r3, [r7, #20]
    break;
 800b466:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b468:	4b09      	ldr	r3, [pc, #36]	@ (800b490 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b46a:	68db      	ldr	r3, [r3, #12]
 800b46c:	0e5b      	lsrs	r3, r3, #25
 800b46e:	f003 0303 	and.w	r3, r3, #3
 800b472:	3301      	adds	r3, #1
 800b474:	005b      	lsls	r3, r3, #1
 800b476:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b478:	697a      	ldr	r2, [r7, #20]
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b480:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b482:	687b      	ldr	r3, [r7, #4]
}
 800b484:	4618      	mov	r0, r3
 800b486:	371c      	adds	r7, #28
 800b488:	46bd      	mov	sp, r7
 800b48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48e:	4770      	bx	lr
 800b490:	40021000 	.word	0x40021000
 800b494:	016e3600 	.word	0x016e3600
 800b498:	00f42400 	.word	0x00f42400

0800b49c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b086      	sub	sp, #24
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	f000 8098 	beq.w	800b5ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b4be:	4b43      	ldr	r3, [pc, #268]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d10d      	bne.n	800b4e6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b4ca:	4b40      	ldr	r3, [pc, #256]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4ce:	4a3f      	ldr	r2, [pc, #252]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b4d4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b4d6:	4b3d      	ldr	r3, [pc, #244]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b4de:	60bb      	str	r3, [r7, #8]
 800b4e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b4e6:	4b3a      	ldr	r3, [pc, #232]	@ (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	4a39      	ldr	r2, [pc, #228]	@ (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b4ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b4f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b4f2:	f7fc ff95 	bl	8008420 <HAL_GetTick>
 800b4f6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b4f8:	e009      	b.n	800b50e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b4fa:	f7fc ff91 	bl	8008420 <HAL_GetTick>
 800b4fe:	4602      	mov	r2, r0
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	1ad3      	subs	r3, r2, r3
 800b504:	2b02      	cmp	r3, #2
 800b506:	d902      	bls.n	800b50e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b508:	2303      	movs	r3, #3
 800b50a:	74fb      	strb	r3, [r7, #19]
        break;
 800b50c:	e005      	b.n	800b51a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b50e:	4b30      	ldr	r3, [pc, #192]	@ (800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b516:	2b00      	cmp	r3, #0
 800b518:	d0ef      	beq.n	800b4fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b51a:	7cfb      	ldrb	r3, [r7, #19]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d159      	bne.n	800b5d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b520:	4b2a      	ldr	r3, [pc, #168]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b526:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b52a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d01e      	beq.n	800b570 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b536:	697a      	ldr	r2, [r7, #20]
 800b538:	429a      	cmp	r2, r3
 800b53a:	d019      	beq.n	800b570 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b53c:	4b23      	ldr	r3, [pc, #140]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b53e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b542:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b546:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b548:	4b20      	ldr	r3, [pc, #128]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b54a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b54e:	4a1f      	ldr	r2, [pc, #124]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b554:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b558:	4b1c      	ldr	r3, [pc, #112]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b55a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b55e:	4a1b      	ldr	r2, [pc, #108]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b560:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b564:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b568:	4a18      	ldr	r2, [pc, #96]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b570:	697b      	ldr	r3, [r7, #20]
 800b572:	f003 0301 	and.w	r3, r3, #1
 800b576:	2b00      	cmp	r3, #0
 800b578:	d016      	beq.n	800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b57a:	f7fc ff51 	bl	8008420 <HAL_GetTick>
 800b57e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b580:	e00b      	b.n	800b59a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b582:	f7fc ff4d 	bl	8008420 <HAL_GetTick>
 800b586:	4602      	mov	r2, r0
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	1ad3      	subs	r3, r2, r3
 800b58c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b590:	4293      	cmp	r3, r2
 800b592:	d902      	bls.n	800b59a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b594:	2303      	movs	r3, #3
 800b596:	74fb      	strb	r3, [r7, #19]
            break;
 800b598:	e006      	b.n	800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b59a:	4b0c      	ldr	r3, [pc, #48]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b59c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5a0:	f003 0302 	and.w	r3, r3, #2
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d0ec      	beq.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b5a8:	7cfb      	ldrb	r3, [r7, #19]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d10b      	bne.n	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b5ae:	4b07      	ldr	r3, [pc, #28]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b5b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5bc:	4903      	ldr	r1, [pc, #12]	@ (800b5cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b5be:	4313      	orrs	r3, r2
 800b5c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b5c4:	e008      	b.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b5c6:	7cfb      	ldrb	r3, [r7, #19]
 800b5c8:	74bb      	strb	r3, [r7, #18]
 800b5ca:	e005      	b.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b5cc:	40021000 	.word	0x40021000
 800b5d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5d4:	7cfb      	ldrb	r3, [r7, #19]
 800b5d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b5d8:	7c7b      	ldrb	r3, [r7, #17]
 800b5da:	2b01      	cmp	r3, #1
 800b5dc:	d105      	bne.n	800b5ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b5de:	4ba7      	ldr	r3, [pc, #668]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b5e2:	4aa6      	ldr	r2, [pc, #664]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b5e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f003 0301 	and.w	r3, r3, #1
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d00a      	beq.n	800b60c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b5f6:	4ba1      	ldr	r3, [pc, #644]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b5f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5fc:	f023 0203 	bic.w	r2, r3, #3
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	685b      	ldr	r3, [r3, #4]
 800b604:	499d      	ldr	r1, [pc, #628]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b606:	4313      	orrs	r3, r2
 800b608:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f003 0302 	and.w	r3, r3, #2
 800b614:	2b00      	cmp	r3, #0
 800b616:	d00a      	beq.n	800b62e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b618:	4b98      	ldr	r3, [pc, #608]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b61a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b61e:	f023 020c 	bic.w	r2, r3, #12
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	689b      	ldr	r3, [r3, #8]
 800b626:	4995      	ldr	r1, [pc, #596]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b628:	4313      	orrs	r3, r2
 800b62a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f003 0304 	and.w	r3, r3, #4
 800b636:	2b00      	cmp	r3, #0
 800b638:	d00a      	beq.n	800b650 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b63a:	4b90      	ldr	r3, [pc, #576]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b63c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b640:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	68db      	ldr	r3, [r3, #12]
 800b648:	498c      	ldr	r1, [pc, #560]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b64a:	4313      	orrs	r3, r2
 800b64c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f003 0308 	and.w	r3, r3, #8
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d00a      	beq.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b65c:	4b87      	ldr	r3, [pc, #540]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b65e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b662:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	691b      	ldr	r3, [r3, #16]
 800b66a:	4984      	ldr	r1, [pc, #528]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b66c:	4313      	orrs	r3, r2
 800b66e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	f003 0310 	and.w	r3, r3, #16
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00a      	beq.n	800b694 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b67e:	4b7f      	ldr	r3, [pc, #508]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b684:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	695b      	ldr	r3, [r3, #20]
 800b68c:	497b      	ldr	r1, [pc, #492]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b68e:	4313      	orrs	r3, r2
 800b690:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f003 0320 	and.w	r3, r3, #32
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d00a      	beq.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b6a0:	4b76      	ldr	r3, [pc, #472]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	699b      	ldr	r3, [r3, #24]
 800b6ae:	4973      	ldr	r1, [pc, #460]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d00a      	beq.n	800b6d8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b6c2:	4b6e      	ldr	r3, [pc, #440]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6c8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	69db      	ldr	r3, [r3, #28]
 800b6d0:	496a      	ldr	r1, [pc, #424]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d00a      	beq.n	800b6fa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b6e4:	4b65      	ldr	r3, [pc, #404]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6ea:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6a1b      	ldr	r3, [r3, #32]
 800b6f2:	4962      	ldr	r1, [pc, #392]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b6f4:	4313      	orrs	r3, r2
 800b6f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b702:	2b00      	cmp	r3, #0
 800b704:	d00a      	beq.n	800b71c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b706:	4b5d      	ldr	r3, [pc, #372]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b70c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b714:	4959      	ldr	r1, [pc, #356]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b716:	4313      	orrs	r3, r2
 800b718:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b724:	2b00      	cmp	r3, #0
 800b726:	d00a      	beq.n	800b73e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b728:	4b54      	ldr	r3, [pc, #336]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b72a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b72e:	f023 0203 	bic.w	r2, r3, #3
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b736:	4951      	ldr	r1, [pc, #324]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b738:	4313      	orrs	r3, r2
 800b73a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b746:	2b00      	cmp	r3, #0
 800b748:	d00a      	beq.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b74a:	4b4c      	ldr	r3, [pc, #304]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b74c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b750:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b758:	4948      	ldr	r1, [pc, #288]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b75a:	4313      	orrs	r3, r2
 800b75c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d015      	beq.n	800b798 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b76c:	4b43      	ldr	r3, [pc, #268]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b76e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b772:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b77a:	4940      	ldr	r1, [pc, #256]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b77c:	4313      	orrs	r3, r2
 800b77e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b786:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b78a:	d105      	bne.n	800b798 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b78c:	4b3b      	ldr	r3, [pc, #236]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	4a3a      	ldr	r2, [pc, #232]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b792:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b796:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d015      	beq.n	800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b7a4:	4b35      	ldr	r3, [pc, #212]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7b2:	4932      	ldr	r1, [pc, #200]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7b4:	4313      	orrs	r3, r2
 800b7b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b7c2:	d105      	bne.n	800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b7c4:	4b2d      	ldr	r3, [pc, #180]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7c6:	68db      	ldr	r3, [r3, #12]
 800b7c8:	4a2c      	ldr	r2, [pc, #176]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b7ce:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d015      	beq.n	800b808 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b7dc:	4b27      	ldr	r3, [pc, #156]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7e2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7ea:	4924      	ldr	r1, [pc, #144]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b7fa:	d105      	bne.n	800b808 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b7fc:	4b1f      	ldr	r3, [pc, #124]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b7fe:	68db      	ldr	r3, [r3, #12]
 800b800:	4a1e      	ldr	r2, [pc, #120]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b802:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b806:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b810:	2b00      	cmp	r3, #0
 800b812:	d015      	beq.n	800b840 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b814:	4b19      	ldr	r3, [pc, #100]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b81a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b822:	4916      	ldr	r1, [pc, #88]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b824:	4313      	orrs	r3, r2
 800b826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b82e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b832:	d105      	bne.n	800b840 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b834:	4b11      	ldr	r3, [pc, #68]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b836:	68db      	ldr	r3, [r3, #12]
 800b838:	4a10      	ldr	r2, [pc, #64]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b83a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b83e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d019      	beq.n	800b880 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b84c:	4b0b      	ldr	r3, [pc, #44]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b84e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b852:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b85a:	4908      	ldr	r1, [pc, #32]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b85c:	4313      	orrs	r3, r2
 800b85e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b866:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b86a:	d109      	bne.n	800b880 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b86c:	4b03      	ldr	r3, [pc, #12]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b86e:	68db      	ldr	r3, [r3, #12]
 800b870:	4a02      	ldr	r2, [pc, #8]	@ (800b87c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b872:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b876:	60d3      	str	r3, [r2, #12]
 800b878:	e002      	b.n	800b880 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b87a:	bf00      	nop
 800b87c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d015      	beq.n	800b8b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b88c:	4b29      	ldr	r3, [pc, #164]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b88e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b892:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b89a:	4926      	ldr	r1, [pc, #152]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b89c:	4313      	orrs	r3, r2
 800b89e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8aa:	d105      	bne.n	800b8b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b8ac:	4b21      	ldr	r3, [pc, #132]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b8ae:	68db      	ldr	r3, [r3, #12]
 800b8b0:	4a20      	ldr	r2, [pc, #128]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b8b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b8b6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d015      	beq.n	800b8f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800b8c4:	4b1b      	ldr	r3, [pc, #108]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b8c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8ca:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b8d2:	4918      	ldr	r1, [pc, #96]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b8de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8e2:	d105      	bne.n	800b8f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b8e4:	4b13      	ldr	r3, [pc, #76]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b8e6:	68db      	ldr	r3, [r3, #12]
 800b8e8:	4a12      	ldr	r2, [pc, #72]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b8ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b8ee:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d015      	beq.n	800b928 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b8fc:	4b0d      	ldr	r3, [pc, #52]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b8fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b902:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b90a:	490a      	ldr	r1, [pc, #40]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b90c:	4313      	orrs	r3, r2
 800b90e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b916:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b91a:	d105      	bne.n	800b928 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b91c:	4b05      	ldr	r3, [pc, #20]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b91e:	68db      	ldr	r3, [r3, #12]
 800b920:	4a04      	ldr	r2, [pc, #16]	@ (800b934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b922:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b926:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b928:	7cbb      	ldrb	r3, [r7, #18]
}
 800b92a:	4618      	mov	r0, r3
 800b92c:	3718      	adds	r7, #24
 800b92e:	46bd      	mov	sp, r7
 800b930:	bd80      	pop	{r7, pc}
 800b932:	bf00      	nop
 800b934:	40021000 	.word	0x40021000

0800b938 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b084      	sub	sp, #16
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b940:	2301      	movs	r3, #1
 800b942:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d070      	beq.n	800ba2c <HAL_RTC_Init+0xf4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b950:	b2db      	uxtb	r3, r3
 800b952:	2b00      	cmp	r3, #0
 800b954:	d106      	bne.n	800b964 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	2200      	movs	r2, #0
 800b95a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f7fc fa7c 	bl	8007e5c <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2202      	movs	r2, #2
 800b968:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	68db      	ldr	r3, [r3, #12]
 800b972:	f003 0310 	and.w	r3, r3, #16
 800b976:	2b10      	cmp	r3, #16
 800b978:	d04f      	beq.n	800ba1a <HAL_RTC_Init+0xe2>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	22ca      	movs	r2, #202	@ 0xca
 800b980:	625a      	str	r2, [r3, #36]	@ 0x24
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	2253      	movs	r2, #83	@ 0x53
 800b988:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800b98a:	6878      	ldr	r0, [r7, #4]
 800b98c:	f000 f878 	bl	800ba80 <RTC_EnterInitMode>
 800b990:	4603      	mov	r3, r0
 800b992:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800b994:	7bfb      	ldrb	r3, [r7, #15]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d126      	bne.n	800b9e8 <HAL_RTC_Init+0xb0>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	699b      	ldr	r3, [r3, #24]
 800b9a0:	687a      	ldr	r2, [r7, #4]
 800b9a2:	6812      	ldr	r2, [r2, #0]
 800b9a4:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800b9a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9ac:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	6999      	ldr	r1, [r3, #24]
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	685a      	ldr	r2, [r3, #4]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	691b      	ldr	r3, [r3, #16]
 800b9bc:	431a      	orrs	r2, r3
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	699b      	ldr	r3, [r3, #24]
 800b9c2:	431a      	orrs	r2, r3
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	430a      	orrs	r2, r1
 800b9ca:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	68d9      	ldr	r1, [r3, #12]
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	689b      	ldr	r3, [r3, #8]
 800b9d4:	041a      	lsls	r2, r3, #16
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	430a      	orrs	r2, r1
 800b9dc:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f000 f884 	bl	800baec <RTC_ExitInitMode>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 800b9e8:	7bfb      	ldrb	r3, [r7, #15]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d110      	bne.n	800ba10 <HAL_RTC_Init+0xd8>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	699b      	ldr	r3, [r3, #24]
 800b9f4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	6a1a      	ldr	r2, [r3, #32]
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	69db      	ldr	r3, [r3, #28]
 800ba00:	431a      	orrs	r2, r3
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	695b      	ldr	r3, [r3, #20]
 800ba06:	431a      	orrs	r2, r3
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	430a      	orrs	r2, r1
 800ba0e:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	22ff      	movs	r2, #255	@ 0xff
 800ba16:	625a      	str	r2, [r3, #36]	@ 0x24
 800ba18:	e001      	b.n	800ba1e <HAL_RTC_Init+0xe6>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800ba1e:	7bfb      	ldrb	r3, [r7, #15]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d103      	bne.n	800ba2c <HAL_RTC_Init+0xf4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2201      	movs	r2, #1
 800ba28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 800ba2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	3710      	adds	r7, #16
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}
	...

0800ba38 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b084      	sub	sp, #16
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	4a0d      	ldr	r2, [pc, #52]	@ (800ba7c <HAL_RTC_WaitForSynchro+0x44>)
 800ba46:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800ba48:	f7fc fcea 	bl	8008420 <HAL_GetTick>
 800ba4c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 800ba4e:	e009      	b.n	800ba64 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ba50:	f7fc fce6 	bl	8008420 <HAL_GetTick>
 800ba54:	4602      	mov	r2, r0
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	1ad3      	subs	r3, r2, r3
 800ba5a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ba5e:	d901      	bls.n	800ba64 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800ba60:	2303      	movs	r3, #3
 800ba62:	e007      	b.n	800ba74 <HAL_RTC_WaitForSynchro+0x3c>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	68db      	ldr	r3, [r3, #12]
 800ba6a:	f003 0320 	and.w	r3, r3, #32
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d0ee      	beq.n	800ba50 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800ba72:	2300      	movs	r3, #0
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3710      	adds	r7, #16
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}
 800ba7c:	0001005f 	.word	0x0001005f

0800ba80 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b084      	sub	sp, #16
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	68db      	ldr	r3, [r3, #12]
 800ba92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d123      	bne.n	800bae2 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	68da      	ldr	r2, [r3, #12]
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800baa8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800baaa:	f7fc fcb9 	bl	8008420 <HAL_GetTick>
 800baae:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800bab0:	e00d      	b.n	800bace <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800bab2:	f7fc fcb5 	bl	8008420 <HAL_GetTick>
 800bab6:	4602      	mov	r2, r0
 800bab8:	68bb      	ldr	r3, [r7, #8]
 800baba:	1ad3      	subs	r3, r2, r3
 800babc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bac0:	d905      	bls.n	800bace <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800bac2:	2303      	movs	r3, #3
 800bac4:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2203      	movs	r2, #3
 800baca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	68db      	ldr	r3, [r3, #12]
 800bad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d102      	bne.n	800bae2 <RTC_EnterInitMode+0x62>
 800badc:	7bfb      	ldrb	r3, [r7, #15]
 800bade:	2b03      	cmp	r3, #3
 800bae0:	d1e7      	bne.n	800bab2 <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 800bae2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bae4:	4618      	mov	r0, r3
 800bae6:	3710      	adds	r7, #16
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}

0800baec <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800baf4:	2300      	movs	r3, #0
 800baf6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	68da      	ldr	r2, [r3, #12]
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bb06:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	699b      	ldr	r3, [r3, #24]
 800bb0e:	f003 0320 	and.w	r3, r3, #32
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d10c      	bne.n	800bb30 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bb16:	6878      	ldr	r0, [r7, #4]
 800bb18:	f7ff ff8e 	bl	800ba38 <HAL_RTC_WaitForSynchro>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d022      	beq.n	800bb68 <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2203      	movs	r2, #3
 800bb26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800bb2a:	2303      	movs	r3, #3
 800bb2c:	73fb      	strb	r3, [r7, #15]
 800bb2e:	e01b      	b.n	800bb68 <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	699a      	ldr	r2, [r3, #24]
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f022 0220 	bic.w	r2, r2, #32
 800bb3e:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f7ff ff79 	bl	800ba38 <HAL_RTC_WaitForSynchro>
 800bb46:	4603      	mov	r3, r0
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d005      	beq.n	800bb58 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2203      	movs	r2, #3
 800bb50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800bb54:	2303      	movs	r3, #3
 800bb56:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	699a      	ldr	r2, [r3, #24]
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	f042 0220 	orr.w	r2, r2, #32
 800bb66:	619a      	str	r2, [r3, #24]
  }

  return status;
 800bb68:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3710      	adds	r7, #16
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}

0800bb72 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bb72:	b580      	push	{r7, lr}
 800bb74:	b084      	sub	sp, #16
 800bb76:	af00      	add	r7, sp, #0
 800bb78:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d101      	bne.n	800bb84 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bb80:	2301      	movs	r3, #1
 800bb82:	e09d      	b.n	800bcc0 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d108      	bne.n	800bb9e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	685b      	ldr	r3, [r3, #4]
 800bb90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bb94:	d009      	beq.n	800bbaa <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2200      	movs	r2, #0
 800bb9a:	61da      	str	r2, [r3, #28]
 800bb9c:	e005      	b.n	800bbaa <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2200      	movs	r2, #0
 800bba2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2200      	movs	r2, #0
 800bba8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2200      	movs	r2, #0
 800bbae:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bbb6:	b2db      	uxtb	r3, r3
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d106      	bne.n	800bbca <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f7fc f985 	bl	8007ed4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	2202      	movs	r2, #2
 800bbce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	681a      	ldr	r2, [r3, #0]
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bbe0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	68db      	ldr	r3, [r3, #12]
 800bbe6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bbea:	d902      	bls.n	800bbf2 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bbec:	2300      	movs	r3, #0
 800bbee:	60fb      	str	r3, [r7, #12]
 800bbf0:	e002      	b.n	800bbf8 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bbf2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bbf6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	68db      	ldr	r3, [r3, #12]
 800bbfc:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bc00:	d007      	beq.n	800bc12 <HAL_SPI_Init+0xa0>
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	68db      	ldr	r3, [r3, #12]
 800bc06:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bc0a:	d002      	beq.n	800bc12 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2200      	movs	r2, #0
 800bc10:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	685b      	ldr	r3, [r3, #4]
 800bc16:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	689b      	ldr	r3, [r3, #8]
 800bc1e:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bc22:	431a      	orrs	r2, r3
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	691b      	ldr	r3, [r3, #16]
 800bc28:	f003 0302 	and.w	r3, r3, #2
 800bc2c:	431a      	orrs	r2, r3
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	695b      	ldr	r3, [r3, #20]
 800bc32:	f003 0301 	and.w	r3, r3, #1
 800bc36:	431a      	orrs	r2, r3
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	699b      	ldr	r3, [r3, #24]
 800bc3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bc40:	431a      	orrs	r2, r3
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	69db      	ldr	r3, [r3, #28]
 800bc46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bc4a:	431a      	orrs	r2, r3
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	6a1b      	ldr	r3, [r3, #32]
 800bc50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc54:	ea42 0103 	orr.w	r1, r2, r3
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc5c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	430a      	orrs	r2, r1
 800bc66:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	699b      	ldr	r3, [r3, #24]
 800bc6c:	0c1b      	lsrs	r3, r3, #16
 800bc6e:	f003 0204 	and.w	r2, r3, #4
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc76:	f003 0310 	and.w	r3, r3, #16
 800bc7a:	431a      	orrs	r2, r3
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc80:	f003 0308 	and.w	r3, r3, #8
 800bc84:	431a      	orrs	r2, r3
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bc8e:	ea42 0103 	orr.w	r1, r2, r3
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	430a      	orrs	r2, r1
 800bc9e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	69da      	ldr	r2, [r3, #28]
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bcae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	2201      	movs	r2, #1
 800bcba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800bcbe:	2300      	movs	r3, #0
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	3710      	adds	r7, #16
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}

0800bcc8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b088      	sub	sp, #32
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	60f8      	str	r0, [r7, #12]
 800bcd0:	60b9      	str	r1, [r7, #8]
 800bcd2:	603b      	str	r3, [r7, #0]
 800bcd4:	4613      	mov	r3, r2
 800bcd6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bcd8:	f7fc fba2 	bl	8008420 <HAL_GetTick>
 800bcdc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800bcde:	88fb      	ldrh	r3, [r7, #6]
 800bce0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bce8:	b2db      	uxtb	r3, r3
 800bcea:	2b01      	cmp	r3, #1
 800bcec:	d001      	beq.n	800bcf2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800bcee:	2302      	movs	r3, #2
 800bcf0:	e15c      	b.n	800bfac <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d002      	beq.n	800bcfe <HAL_SPI_Transmit+0x36>
 800bcf8:	88fb      	ldrh	r3, [r7, #6]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d101      	bne.n	800bd02 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800bcfe:	2301      	movs	r3, #1
 800bd00:	e154      	b.n	800bfac <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800bd08:	2b01      	cmp	r3, #1
 800bd0a:	d101      	bne.n	800bd10 <HAL_SPI_Transmit+0x48>
 800bd0c:	2302      	movs	r3, #2
 800bd0e:	e14d      	b.n	800bfac <HAL_SPI_Transmit+0x2e4>
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	2201      	movs	r2, #1
 800bd14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	2203      	movs	r2, #3
 800bd1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	2200      	movs	r2, #0
 800bd24:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	68ba      	ldr	r2, [r7, #8]
 800bd2a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	88fa      	ldrh	r2, [r7, #6]
 800bd30:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	88fa      	ldrh	r2, [r7, #6]
 800bd36:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2200      	movs	r2, #0
 800bd42:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	2200      	movs	r2, #0
 800bd52:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	2200      	movs	r2, #0
 800bd58:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	689b      	ldr	r3, [r3, #8]
 800bd5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bd62:	d10f      	bne.n	800bd84 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	681a      	ldr	r2, [r3, #0]
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bd72:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	681a      	ldr	r2, [r3, #0]
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bd82:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd8e:	2b40      	cmp	r3, #64	@ 0x40
 800bd90:	d007      	beq.n	800bda2 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	681a      	ldr	r2, [r3, #0]
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bda0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	68db      	ldr	r3, [r3, #12]
 800bda6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bdaa:	d952      	bls.n	800be52 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	685b      	ldr	r3, [r3, #4]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d002      	beq.n	800bdba <HAL_SPI_Transmit+0xf2>
 800bdb4:	8b7b      	ldrh	r3, [r7, #26]
 800bdb6:	2b01      	cmp	r3, #1
 800bdb8:	d145      	bne.n	800be46 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdbe:	881a      	ldrh	r2, [r3, #0]
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdca:	1c9a      	adds	r2, r3, #2
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bdd4:	b29b      	uxth	r3, r3
 800bdd6:	3b01      	subs	r3, #1
 800bdd8:	b29a      	uxth	r2, r3
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bdde:	e032      	b.n	800be46 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	689b      	ldr	r3, [r3, #8]
 800bde6:	f003 0302 	and.w	r3, r3, #2
 800bdea:	2b02      	cmp	r3, #2
 800bdec:	d112      	bne.n	800be14 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdf2:	881a      	ldrh	r2, [r3, #0]
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdfe:	1c9a      	adds	r2, r3, #2
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be08:	b29b      	uxth	r3, r3
 800be0a:	3b01      	subs	r3, #1
 800be0c:	b29a      	uxth	r2, r3
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800be12:	e018      	b.n	800be46 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800be14:	f7fc fb04 	bl	8008420 <HAL_GetTick>
 800be18:	4602      	mov	r2, r0
 800be1a:	69fb      	ldr	r3, [r7, #28]
 800be1c:	1ad3      	subs	r3, r2, r3
 800be1e:	683a      	ldr	r2, [r7, #0]
 800be20:	429a      	cmp	r2, r3
 800be22:	d803      	bhi.n	800be2c <HAL_SPI_Transmit+0x164>
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800be2a:	d102      	bne.n	800be32 <HAL_SPI_Transmit+0x16a>
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d109      	bne.n	800be46 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	2201      	movs	r2, #1
 800be36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	2200      	movs	r2, #0
 800be3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800be42:	2303      	movs	r3, #3
 800be44:	e0b2      	b.n	800bfac <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be4a:	b29b      	uxth	r3, r3
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d1c7      	bne.n	800bde0 <HAL_SPI_Transmit+0x118>
 800be50:	e083      	b.n	800bf5a <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	685b      	ldr	r3, [r3, #4]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d002      	beq.n	800be60 <HAL_SPI_Transmit+0x198>
 800be5a:	8b7b      	ldrh	r3, [r7, #26]
 800be5c:	2b01      	cmp	r3, #1
 800be5e:	d177      	bne.n	800bf50 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be64:	b29b      	uxth	r3, r3
 800be66:	2b01      	cmp	r3, #1
 800be68:	d912      	bls.n	800be90 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be6e:	881a      	ldrh	r2, [r3, #0]
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be7a:	1c9a      	adds	r2, r3, #2
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be84:	b29b      	uxth	r3, r3
 800be86:	3b02      	subs	r3, #2
 800be88:	b29a      	uxth	r2, r3
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800be8e:	e05f      	b.n	800bf50 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	330c      	adds	r3, #12
 800be9a:	7812      	ldrb	r2, [r2, #0]
 800be9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bea2:	1c5a      	adds	r2, r3, #1
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800beac:	b29b      	uxth	r3, r3
 800beae:	3b01      	subs	r3, #1
 800beb0:	b29a      	uxth	r2, r3
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800beb6:	e04b      	b.n	800bf50 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	689b      	ldr	r3, [r3, #8]
 800bebe:	f003 0302 	and.w	r3, r3, #2
 800bec2:	2b02      	cmp	r3, #2
 800bec4:	d12b      	bne.n	800bf1e <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800beca:	b29b      	uxth	r3, r3
 800becc:	2b01      	cmp	r3, #1
 800bece:	d912      	bls.n	800bef6 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bed4:	881a      	ldrh	r2, [r3, #0]
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bee0:	1c9a      	adds	r2, r3, #2
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800beea:	b29b      	uxth	r3, r3
 800beec:	3b02      	subs	r3, #2
 800beee:	b29a      	uxth	r2, r3
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bef4:	e02c      	b.n	800bf50 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	330c      	adds	r3, #12
 800bf00:	7812      	ldrb	r2, [r2, #0]
 800bf02:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf08:	1c5a      	adds	r2, r3, #1
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf12:	b29b      	uxth	r3, r3
 800bf14:	3b01      	subs	r3, #1
 800bf16:	b29a      	uxth	r2, r3
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bf1c:	e018      	b.n	800bf50 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf1e:	f7fc fa7f 	bl	8008420 <HAL_GetTick>
 800bf22:	4602      	mov	r2, r0
 800bf24:	69fb      	ldr	r3, [r7, #28]
 800bf26:	1ad3      	subs	r3, r2, r3
 800bf28:	683a      	ldr	r2, [r7, #0]
 800bf2a:	429a      	cmp	r2, r3
 800bf2c:	d803      	bhi.n	800bf36 <HAL_SPI_Transmit+0x26e>
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bf34:	d102      	bne.n	800bf3c <HAL_SPI_Transmit+0x274>
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d109      	bne.n	800bf50 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2201      	movs	r2, #1
 800bf40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	2200      	movs	r2, #0
 800bf48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800bf4c:	2303      	movs	r3, #3
 800bf4e:	e02d      	b.n	800bfac <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf54:	b29b      	uxth	r3, r3
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d1ae      	bne.n	800beb8 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bf5a:	69fa      	ldr	r2, [r7, #28]
 800bf5c:	6839      	ldr	r1, [r7, #0]
 800bf5e:	68f8      	ldr	r0, [r7, #12]
 800bf60:	f000 fcf6 	bl	800c950 <SPI_EndRxTxTransaction>
 800bf64:	4603      	mov	r3, r0
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d002      	beq.n	800bf70 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	2220      	movs	r2, #32
 800bf6e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	689b      	ldr	r3, [r3, #8]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d10a      	bne.n	800bf8e <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bf78:	2300      	movs	r3, #0
 800bf7a:	617b      	str	r3, [r7, #20]
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	68db      	ldr	r3, [r3, #12]
 800bf82:	617b      	str	r3, [r7, #20]
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	689b      	ldr	r3, [r3, #8]
 800bf8a:	617b      	str	r3, [r7, #20]
 800bf8c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	2201      	movs	r2, #1
 800bf92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d001      	beq.n	800bfaa <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800bfa6:	2301      	movs	r3, #1
 800bfa8:	e000      	b.n	800bfac <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800bfaa:	2300      	movs	r3, #0
  }
}
 800bfac:	4618      	mov	r0, r3
 800bfae:	3720      	adds	r7, #32
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b088      	sub	sp, #32
 800bfb8:	af02      	add	r7, sp, #8
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	603b      	str	r3, [r7, #0]
 800bfc0:	4613      	mov	r3, r2
 800bfc2:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	2b01      	cmp	r3, #1
 800bfce:	d001      	beq.n	800bfd4 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800bfd0:	2302      	movs	r3, #2
 800bfd2:	e123      	b.n	800c21c <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d002      	beq.n	800bfe0 <HAL_SPI_Receive+0x2c>
 800bfda:	88fb      	ldrh	r3, [r7, #6]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d101      	bne.n	800bfe4 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800bfe0:	2301      	movs	r3, #1
 800bfe2:	e11b      	b.n	800c21c <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	685b      	ldr	r3, [r3, #4]
 800bfe8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bfec:	d112      	bne.n	800c014 <HAL_SPI_Receive+0x60>
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	689b      	ldr	r3, [r3, #8]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d10e      	bne.n	800c014 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	2204      	movs	r2, #4
 800bffa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bffe:	88fa      	ldrh	r2, [r7, #6]
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	9300      	str	r3, [sp, #0]
 800c004:	4613      	mov	r3, r2
 800c006:	68ba      	ldr	r2, [r7, #8]
 800c008:	68b9      	ldr	r1, [r7, #8]
 800c00a:	68f8      	ldr	r0, [r7, #12]
 800c00c:	f000 f90a 	bl	800c224 <HAL_SPI_TransmitReceive>
 800c010:	4603      	mov	r3, r0
 800c012:	e103      	b.n	800c21c <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c014:	f7fc fa04 	bl	8008420 <HAL_GetTick>
 800c018:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c020:	2b01      	cmp	r3, #1
 800c022:	d101      	bne.n	800c028 <HAL_SPI_Receive+0x74>
 800c024:	2302      	movs	r3, #2
 800c026:	e0f9      	b.n	800c21c <HAL_SPI_Receive+0x268>
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2201      	movs	r2, #1
 800c02c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	2204      	movs	r2, #4
 800c034:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	2200      	movs	r2, #0
 800c03c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	68ba      	ldr	r2, [r7, #8]
 800c042:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	88fa      	ldrh	r2, [r7, #6]
 800c048:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	88fa      	ldrh	r2, [r7, #6]
 800c050:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	2200      	movs	r2, #0
 800c058:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	2200      	movs	r2, #0
 800c05e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	2200      	movs	r2, #0
 800c064:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	2200      	movs	r2, #0
 800c06a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	2200      	movs	r2, #0
 800c070:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c07a:	d908      	bls.n	800c08e <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	685a      	ldr	r2, [r3, #4]
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c08a:	605a      	str	r2, [r3, #4]
 800c08c:	e007      	b.n	800c09e <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	685a      	ldr	r2, [r3, #4]
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c09c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	689b      	ldr	r3, [r3, #8]
 800c0a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c0a6:	d10f      	bne.n	800c0c8 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	681a      	ldr	r2, [r3, #0]
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c0b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	681a      	ldr	r2, [r3, #0]
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c0c6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0d2:	2b40      	cmp	r3, #64	@ 0x40
 800c0d4:	d007      	beq.n	800c0e6 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	681a      	ldr	r2, [r3, #0]
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c0e4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	68db      	ldr	r3, [r3, #12]
 800c0ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c0ee:	d875      	bhi.n	800c1dc <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c0f0:	e037      	b.n	800c162 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	689b      	ldr	r3, [r3, #8]
 800c0f8:	f003 0301 	and.w	r3, r3, #1
 800c0fc:	2b01      	cmp	r3, #1
 800c0fe:	d117      	bne.n	800c130 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	f103 020c 	add.w	r2, r3, #12
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c10c:	7812      	ldrb	r2, [r2, #0]
 800c10e:	b2d2      	uxtb	r2, r2
 800c110:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c116:	1c5a      	adds	r2, r3, #1
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c122:	b29b      	uxth	r3, r3
 800c124:	3b01      	subs	r3, #1
 800c126:	b29a      	uxth	r2, r3
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c12e:	e018      	b.n	800c162 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c130:	f7fc f976 	bl	8008420 <HAL_GetTick>
 800c134:	4602      	mov	r2, r0
 800c136:	697b      	ldr	r3, [r7, #20]
 800c138:	1ad3      	subs	r3, r2, r3
 800c13a:	683a      	ldr	r2, [r7, #0]
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d803      	bhi.n	800c148 <HAL_SPI_Receive+0x194>
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c146:	d102      	bne.n	800c14e <HAL_SPI_Receive+0x19a>
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d109      	bne.n	800c162 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	2201      	movs	r2, #1
 800c152:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	2200      	movs	r2, #0
 800c15a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c15e:	2303      	movs	r3, #3
 800c160:	e05c      	b.n	800c21c <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c168:	b29b      	uxth	r3, r3
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d1c1      	bne.n	800c0f2 <HAL_SPI_Receive+0x13e>
 800c16e:	e03b      	b.n	800c1e8 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	689b      	ldr	r3, [r3, #8]
 800c176:	f003 0301 	and.w	r3, r3, #1
 800c17a:	2b01      	cmp	r3, #1
 800c17c:	d115      	bne.n	800c1aa <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	68da      	ldr	r2, [r3, #12]
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c188:	b292      	uxth	r2, r2
 800c18a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c190:	1c9a      	adds	r2, r3, #2
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c19c:	b29b      	uxth	r3, r3
 800c19e:	3b01      	subs	r3, #1
 800c1a0:	b29a      	uxth	r2, r3
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c1a8:	e018      	b.n	800c1dc <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c1aa:	f7fc f939 	bl	8008420 <HAL_GetTick>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	697b      	ldr	r3, [r7, #20]
 800c1b2:	1ad3      	subs	r3, r2, r3
 800c1b4:	683a      	ldr	r2, [r7, #0]
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	d803      	bhi.n	800c1c2 <HAL_SPI_Receive+0x20e>
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c1c0:	d102      	bne.n	800c1c8 <HAL_SPI_Receive+0x214>
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d109      	bne.n	800c1dc <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c1d8:	2303      	movs	r3, #3
 800c1da:	e01f      	b.n	800c21c <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c1e2:	b29b      	uxth	r3, r3
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d1c3      	bne.n	800c170 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c1e8:	697a      	ldr	r2, [r7, #20]
 800c1ea:	6839      	ldr	r1, [r7, #0]
 800c1ec:	68f8      	ldr	r0, [r7, #12]
 800c1ee:	f000 fb57 	bl	800c8a0 <SPI_EndRxTransaction>
 800c1f2:	4603      	mov	r3, r0
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d002      	beq.n	800c1fe <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2220      	movs	r2, #32
 800c1fc:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	2201      	movs	r2, #1
 800c202:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	2200      	movs	r2, #0
 800c20a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c212:	2b00      	cmp	r3, #0
 800c214:	d001      	beq.n	800c21a <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800c216:	2301      	movs	r3, #1
 800c218:	e000      	b.n	800c21c <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800c21a:	2300      	movs	r3, #0
  }
}
 800c21c:	4618      	mov	r0, r3
 800c21e:	3718      	adds	r7, #24
 800c220:	46bd      	mov	sp, r7
 800c222:	bd80      	pop	{r7, pc}

0800c224 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b08a      	sub	sp, #40	@ 0x28
 800c228:	af00      	add	r7, sp, #0
 800c22a:	60f8      	str	r0, [r7, #12]
 800c22c:	60b9      	str	r1, [r7, #8]
 800c22e:	607a      	str	r2, [r7, #4]
 800c230:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c232:	2301      	movs	r3, #1
 800c234:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c236:	f7fc f8f3 	bl	8008420 <HAL_GetTick>
 800c23a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c242:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	685b      	ldr	r3, [r3, #4]
 800c248:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800c24a:	887b      	ldrh	r3, [r7, #2]
 800c24c:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800c24e:	887b      	ldrh	r3, [r7, #2]
 800c250:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c252:	7ffb      	ldrb	r3, [r7, #31]
 800c254:	2b01      	cmp	r3, #1
 800c256:	d00c      	beq.n	800c272 <HAL_SPI_TransmitReceive+0x4e>
 800c258:	69bb      	ldr	r3, [r7, #24]
 800c25a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c25e:	d106      	bne.n	800c26e <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	689b      	ldr	r3, [r3, #8]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d102      	bne.n	800c26e <HAL_SPI_TransmitReceive+0x4a>
 800c268:	7ffb      	ldrb	r3, [r7, #31]
 800c26a:	2b04      	cmp	r3, #4
 800c26c:	d001      	beq.n	800c272 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800c26e:	2302      	movs	r3, #2
 800c270:	e1f3      	b.n	800c65a <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c272:	68bb      	ldr	r3, [r7, #8]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d005      	beq.n	800c284 <HAL_SPI_TransmitReceive+0x60>
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d002      	beq.n	800c284 <HAL_SPI_TransmitReceive+0x60>
 800c27e:	887b      	ldrh	r3, [r7, #2]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d101      	bne.n	800c288 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800c284:	2301      	movs	r3, #1
 800c286:	e1e8      	b.n	800c65a <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c28e:	2b01      	cmp	r3, #1
 800c290:	d101      	bne.n	800c296 <HAL_SPI_TransmitReceive+0x72>
 800c292:	2302      	movs	r3, #2
 800c294:	e1e1      	b.n	800c65a <HAL_SPI_TransmitReceive+0x436>
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	2201      	movs	r2, #1
 800c29a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c2a4:	b2db      	uxtb	r3, r3
 800c2a6:	2b04      	cmp	r3, #4
 800c2a8:	d003      	beq.n	800c2b2 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	2205      	movs	r2, #5
 800c2ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	687a      	ldr	r2, [r7, #4]
 800c2bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	887a      	ldrh	r2, [r7, #2]
 800c2c2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	887a      	ldrh	r2, [r7, #2]
 800c2ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	68ba      	ldr	r2, [r7, #8]
 800c2d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	887a      	ldrh	r2, [r7, #2]
 800c2d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	887a      	ldrh	r2, [r7, #2]
 800c2de:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c2f4:	d802      	bhi.n	800c2fc <HAL_SPI_TransmitReceive+0xd8>
 800c2f6:	8abb      	ldrh	r3, [r7, #20]
 800c2f8:	2b01      	cmp	r3, #1
 800c2fa:	d908      	bls.n	800c30e <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	685a      	ldr	r2, [r3, #4]
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c30a:	605a      	str	r2, [r3, #4]
 800c30c:	e007      	b.n	800c31e <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	685a      	ldr	r2, [r3, #4]
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c31c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c328:	2b40      	cmp	r3, #64	@ 0x40
 800c32a:	d007      	beq.n	800c33c <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	681a      	ldr	r2, [r3, #0]
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c33a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	68db      	ldr	r3, [r3, #12]
 800c340:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c344:	f240 8083 	bls.w	800c44e <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	685b      	ldr	r3, [r3, #4]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d002      	beq.n	800c356 <HAL_SPI_TransmitReceive+0x132>
 800c350:	8afb      	ldrh	r3, [r7, #22]
 800c352:	2b01      	cmp	r3, #1
 800c354:	d16f      	bne.n	800c436 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c35a:	881a      	ldrh	r2, [r3, #0]
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c366:	1c9a      	adds	r2, r3, #2
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c370:	b29b      	uxth	r3, r3
 800c372:	3b01      	subs	r3, #1
 800c374:	b29a      	uxth	r2, r3
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c37a:	e05c      	b.n	800c436 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	689b      	ldr	r3, [r3, #8]
 800c382:	f003 0302 	and.w	r3, r3, #2
 800c386:	2b02      	cmp	r3, #2
 800c388:	d11b      	bne.n	800c3c2 <HAL_SPI_TransmitReceive+0x19e>
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c38e:	b29b      	uxth	r3, r3
 800c390:	2b00      	cmp	r3, #0
 800c392:	d016      	beq.n	800c3c2 <HAL_SPI_TransmitReceive+0x19e>
 800c394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c396:	2b01      	cmp	r3, #1
 800c398:	d113      	bne.n	800c3c2 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c39e:	881a      	ldrh	r2, [r3, #0]
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3aa:	1c9a      	adds	r2, r3, #2
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	3b01      	subs	r3, #1
 800c3b8:	b29a      	uxth	r2, r3
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c3be:	2300      	movs	r3, #0
 800c3c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	689b      	ldr	r3, [r3, #8]
 800c3c8:	f003 0301 	and.w	r3, r3, #1
 800c3cc:	2b01      	cmp	r3, #1
 800c3ce:	d11c      	bne.n	800c40a <HAL_SPI_TransmitReceive+0x1e6>
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d016      	beq.n	800c40a <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	68da      	ldr	r2, [r3, #12]
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3e6:	b292      	uxth	r2, r2
 800c3e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3ee:	1c9a      	adds	r2, r3, #2
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c3fa:	b29b      	uxth	r3, r3
 800c3fc:	3b01      	subs	r3, #1
 800c3fe:	b29a      	uxth	r2, r3
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c406:	2301      	movs	r3, #1
 800c408:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c40a:	f7fc f809 	bl	8008420 <HAL_GetTick>
 800c40e:	4602      	mov	r2, r0
 800c410:	6a3b      	ldr	r3, [r7, #32]
 800c412:	1ad3      	subs	r3, r2, r3
 800c414:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c416:	429a      	cmp	r2, r3
 800c418:	d80d      	bhi.n	800c436 <HAL_SPI_TransmitReceive+0x212>
 800c41a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c41c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c420:	d009      	beq.n	800c436 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	2201      	movs	r2, #1
 800c426:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	2200      	movs	r2, #0
 800c42e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800c432:	2303      	movs	r3, #3
 800c434:	e111      	b.n	800c65a <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c43a:	b29b      	uxth	r3, r3
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d19d      	bne.n	800c37c <HAL_SPI_TransmitReceive+0x158>
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c446:	b29b      	uxth	r3, r3
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d197      	bne.n	800c37c <HAL_SPI_TransmitReceive+0x158>
 800c44c:	e0e5      	b.n	800c61a <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	685b      	ldr	r3, [r3, #4]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d003      	beq.n	800c45e <HAL_SPI_TransmitReceive+0x23a>
 800c456:	8afb      	ldrh	r3, [r7, #22]
 800c458:	2b01      	cmp	r3, #1
 800c45a:	f040 80d1 	bne.w	800c600 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c462:	b29b      	uxth	r3, r3
 800c464:	2b01      	cmp	r3, #1
 800c466:	d912      	bls.n	800c48e <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c46c:	881a      	ldrh	r2, [r3, #0]
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c478:	1c9a      	adds	r2, r3, #2
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c482:	b29b      	uxth	r3, r3
 800c484:	3b02      	subs	r3, #2
 800c486:	b29a      	uxth	r2, r3
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c48c:	e0b8      	b.n	800c600 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	330c      	adds	r3, #12
 800c498:	7812      	ldrb	r2, [r2, #0]
 800c49a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4a0:	1c5a      	adds	r2, r3, #1
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c4aa:	b29b      	uxth	r3, r3
 800c4ac:	3b01      	subs	r3, #1
 800c4ae:	b29a      	uxth	r2, r3
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c4b4:	e0a4      	b.n	800c600 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	689b      	ldr	r3, [r3, #8]
 800c4bc:	f003 0302 	and.w	r3, r3, #2
 800c4c0:	2b02      	cmp	r3, #2
 800c4c2:	d134      	bne.n	800c52e <HAL_SPI_TransmitReceive+0x30a>
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c4c8:	b29b      	uxth	r3, r3
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d02f      	beq.n	800c52e <HAL_SPI_TransmitReceive+0x30a>
 800c4ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4d0:	2b01      	cmp	r3, #1
 800c4d2:	d12c      	bne.n	800c52e <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c4d8:	b29b      	uxth	r3, r3
 800c4da:	2b01      	cmp	r3, #1
 800c4dc:	d912      	bls.n	800c504 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4e2:	881a      	ldrh	r2, [r3, #0]
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4ee:	1c9a      	adds	r2, r3, #2
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c4f8:	b29b      	uxth	r3, r3
 800c4fa:	3b02      	subs	r3, #2
 800c4fc:	b29a      	uxth	r2, r3
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c502:	e012      	b.n	800c52a <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	330c      	adds	r3, #12
 800c50e:	7812      	ldrb	r2, [r2, #0]
 800c510:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c516:	1c5a      	adds	r2, r3, #1
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c520:	b29b      	uxth	r3, r3
 800c522:	3b01      	subs	r3, #1
 800c524:	b29a      	uxth	r2, r3
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c52a:	2300      	movs	r3, #0
 800c52c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	689b      	ldr	r3, [r3, #8]
 800c534:	f003 0301 	and.w	r3, r3, #1
 800c538:	2b01      	cmp	r3, #1
 800c53a:	d148      	bne.n	800c5ce <HAL_SPI_TransmitReceive+0x3aa>
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c542:	b29b      	uxth	r3, r3
 800c544:	2b00      	cmp	r3, #0
 800c546:	d042      	beq.n	800c5ce <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c54e:	b29b      	uxth	r3, r3
 800c550:	2b01      	cmp	r3, #1
 800c552:	d923      	bls.n	800c59c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	68da      	ldr	r2, [r3, #12]
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c55e:	b292      	uxth	r2, r2
 800c560:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c566:	1c9a      	adds	r2, r3, #2
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c572:	b29b      	uxth	r3, r3
 800c574:	3b02      	subs	r3, #2
 800c576:	b29a      	uxth	r2, r3
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c584:	b29b      	uxth	r3, r3
 800c586:	2b01      	cmp	r3, #1
 800c588:	d81f      	bhi.n	800c5ca <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	685a      	ldr	r2, [r3, #4]
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c598:	605a      	str	r2, [r3, #4]
 800c59a:	e016      	b.n	800c5ca <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f103 020c 	add.w	r2, r3, #12
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5a8:	7812      	ldrb	r2, [r2, #0]
 800c5aa:	b2d2      	uxtb	r2, r2
 800c5ac:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5b2:	1c5a      	adds	r2, r3, #1
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c5be:	b29b      	uxth	r3, r3
 800c5c0:	3b01      	subs	r3, #1
 800c5c2:	b29a      	uxth	r2, r3
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c5ce:	f7fb ff27 	bl	8008420 <HAL_GetTick>
 800c5d2:	4602      	mov	r2, r0
 800c5d4:	6a3b      	ldr	r3, [r7, #32]
 800c5d6:	1ad3      	subs	r3, r2, r3
 800c5d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5da:	429a      	cmp	r2, r3
 800c5dc:	d803      	bhi.n	800c5e6 <HAL_SPI_TransmitReceive+0x3c2>
 800c5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c5e4:	d102      	bne.n	800c5ec <HAL_SPI_TransmitReceive+0x3c8>
 800c5e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d109      	bne.n	800c600 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800c5fc:	2303      	movs	r3, #3
 800c5fe:	e02c      	b.n	800c65a <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c604:	b29b      	uxth	r3, r3
 800c606:	2b00      	cmp	r3, #0
 800c608:	f47f af55 	bne.w	800c4b6 <HAL_SPI_TransmitReceive+0x292>
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c612:	b29b      	uxth	r3, r3
 800c614:	2b00      	cmp	r3, #0
 800c616:	f47f af4e 	bne.w	800c4b6 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c61a:	6a3a      	ldr	r2, [r7, #32]
 800c61c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c61e:	68f8      	ldr	r0, [r7, #12]
 800c620:	f000 f996 	bl	800c950 <SPI_EndRxTxTransaction>
 800c624:	4603      	mov	r3, r0
 800c626:	2b00      	cmp	r3, #0
 800c628:	d008      	beq.n	800c63c <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	2220      	movs	r2, #32
 800c62e:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	2200      	movs	r2, #0
 800c634:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c638:	2301      	movs	r3, #1
 800c63a:	e00e      	b.n	800c65a <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	2201      	movs	r2, #1
 800c640:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	2200      	movs	r2, #0
 800c648:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c650:	2b00      	cmp	r3, #0
 800c652:	d001      	beq.n	800c658 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800c654:	2301      	movs	r3, #1
 800c656:	e000      	b.n	800c65a <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800c658:	2300      	movs	r3, #0
  }
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	3728      	adds	r7, #40	@ 0x28
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}
	...

0800c664 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b088      	sub	sp, #32
 800c668:	af00      	add	r7, sp, #0
 800c66a:	60f8      	str	r0, [r7, #12]
 800c66c:	60b9      	str	r1, [r7, #8]
 800c66e:	603b      	str	r3, [r7, #0]
 800c670:	4613      	mov	r3, r2
 800c672:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c674:	f7fb fed4 	bl	8008420 <HAL_GetTick>
 800c678:	4602      	mov	r2, r0
 800c67a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c67c:	1a9b      	subs	r3, r3, r2
 800c67e:	683a      	ldr	r2, [r7, #0]
 800c680:	4413      	add	r3, r2
 800c682:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c684:	f7fb fecc 	bl	8008420 <HAL_GetTick>
 800c688:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c68a:	4b39      	ldr	r3, [pc, #228]	@ (800c770 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	015b      	lsls	r3, r3, #5
 800c690:	0d1b      	lsrs	r3, r3, #20
 800c692:	69fa      	ldr	r2, [r7, #28]
 800c694:	fb02 f303 	mul.w	r3, r2, r3
 800c698:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c69a:	e054      	b.n	800c746 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c6a2:	d050      	beq.n	800c746 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c6a4:	f7fb febc 	bl	8008420 <HAL_GetTick>
 800c6a8:	4602      	mov	r2, r0
 800c6aa:	69bb      	ldr	r3, [r7, #24]
 800c6ac:	1ad3      	subs	r3, r2, r3
 800c6ae:	69fa      	ldr	r2, [r7, #28]
 800c6b0:	429a      	cmp	r2, r3
 800c6b2:	d902      	bls.n	800c6ba <SPI_WaitFlagStateUntilTimeout+0x56>
 800c6b4:	69fb      	ldr	r3, [r7, #28]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d13d      	bne.n	800c736 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	685a      	ldr	r2, [r3, #4]
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c6c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	685b      	ldr	r3, [r3, #4]
 800c6ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c6d2:	d111      	bne.n	800c6f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	689b      	ldr	r3, [r3, #8]
 800c6d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c6dc:	d004      	beq.n	800c6e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	689b      	ldr	r3, [r3, #8]
 800c6e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c6e6:	d107      	bne.n	800c6f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	681a      	ldr	r2, [r3, #0]
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c6f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c700:	d10f      	bne.n	800c722 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	681a      	ldr	r2, [r3, #0]
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c710:	601a      	str	r2, [r3, #0]
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	681a      	ldr	r2, [r3, #0]
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c720:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	2201      	movs	r2, #1
 800c726:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	2200      	movs	r2, #0
 800c72e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c732:	2303      	movs	r3, #3
 800c734:	e017      	b.n	800c766 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c736:	697b      	ldr	r3, [r7, #20]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d101      	bne.n	800c740 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c73c:	2300      	movs	r3, #0
 800c73e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c740:	697b      	ldr	r3, [r7, #20]
 800c742:	3b01      	subs	r3, #1
 800c744:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	689a      	ldr	r2, [r3, #8]
 800c74c:	68bb      	ldr	r3, [r7, #8]
 800c74e:	4013      	ands	r3, r2
 800c750:	68ba      	ldr	r2, [r7, #8]
 800c752:	429a      	cmp	r2, r3
 800c754:	bf0c      	ite	eq
 800c756:	2301      	moveq	r3, #1
 800c758:	2300      	movne	r3, #0
 800c75a:	b2db      	uxtb	r3, r3
 800c75c:	461a      	mov	r2, r3
 800c75e:	79fb      	ldrb	r3, [r7, #7]
 800c760:	429a      	cmp	r2, r3
 800c762:	d19b      	bne.n	800c69c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c764:	2300      	movs	r3, #0
}
 800c766:	4618      	mov	r0, r3
 800c768:	3720      	adds	r7, #32
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}
 800c76e:	bf00      	nop
 800c770:	20000024 	.word	0x20000024

0800c774 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b08a      	sub	sp, #40	@ 0x28
 800c778:	af00      	add	r7, sp, #0
 800c77a:	60f8      	str	r0, [r7, #12]
 800c77c:	60b9      	str	r1, [r7, #8]
 800c77e:	607a      	str	r2, [r7, #4]
 800c780:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c782:	2300      	movs	r3, #0
 800c784:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c786:	f7fb fe4b 	bl	8008420 <HAL_GetTick>
 800c78a:	4602      	mov	r2, r0
 800c78c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c78e:	1a9b      	subs	r3, r3, r2
 800c790:	683a      	ldr	r2, [r7, #0]
 800c792:	4413      	add	r3, r2
 800c794:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800c796:	f7fb fe43 	bl	8008420 <HAL_GetTick>
 800c79a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	330c      	adds	r3, #12
 800c7a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c7a4:	4b3d      	ldr	r3, [pc, #244]	@ (800c89c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c7a6:	681a      	ldr	r2, [r3, #0]
 800c7a8:	4613      	mov	r3, r2
 800c7aa:	009b      	lsls	r3, r3, #2
 800c7ac:	4413      	add	r3, r2
 800c7ae:	00da      	lsls	r2, r3, #3
 800c7b0:	1ad3      	subs	r3, r2, r3
 800c7b2:	0d1b      	lsrs	r3, r3, #20
 800c7b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7b6:	fb02 f303 	mul.w	r3, r2, r3
 800c7ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c7bc:	e060      	b.n	800c880 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c7c4:	d107      	bne.n	800c7d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d104      	bne.n	800c7d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c7cc:	69fb      	ldr	r3, [r7, #28]
 800c7ce:	781b      	ldrb	r3, [r3, #0]
 800c7d0:	b2db      	uxtb	r3, r3
 800c7d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c7d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c7dc:	d050      	beq.n	800c880 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c7de:	f7fb fe1f 	bl	8008420 <HAL_GetTick>
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	6a3b      	ldr	r3, [r7, #32]
 800c7e6:	1ad3      	subs	r3, r2, r3
 800c7e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7ea:	429a      	cmp	r2, r3
 800c7ec:	d902      	bls.n	800c7f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d13d      	bne.n	800c870 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	685a      	ldr	r2, [r3, #4]
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c802:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	685b      	ldr	r3, [r3, #4]
 800c808:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c80c:	d111      	bne.n	800c832 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	689b      	ldr	r3, [r3, #8]
 800c812:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c816:	d004      	beq.n	800c822 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	689b      	ldr	r3, [r3, #8]
 800c81c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c820:	d107      	bne.n	800c832 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	681a      	ldr	r2, [r3, #0]
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c830:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c836:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c83a:	d10f      	bne.n	800c85c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	681a      	ldr	r2, [r3, #0]
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c84a:	601a      	str	r2, [r3, #0]
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	681a      	ldr	r2, [r3, #0]
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c85a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	2201      	movs	r2, #1
 800c860:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	2200      	movs	r2, #0
 800c868:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c86c:	2303      	movs	r3, #3
 800c86e:	e010      	b.n	800c892 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c870:	69bb      	ldr	r3, [r7, #24]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d101      	bne.n	800c87a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c876:	2300      	movs	r3, #0
 800c878:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800c87a:	69bb      	ldr	r3, [r7, #24]
 800c87c:	3b01      	subs	r3, #1
 800c87e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	689a      	ldr	r2, [r3, #8]
 800c886:	68bb      	ldr	r3, [r7, #8]
 800c888:	4013      	ands	r3, r2
 800c88a:	687a      	ldr	r2, [r7, #4]
 800c88c:	429a      	cmp	r2, r3
 800c88e:	d196      	bne.n	800c7be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c890:	2300      	movs	r3, #0
}
 800c892:	4618      	mov	r0, r3
 800c894:	3728      	adds	r7, #40	@ 0x28
 800c896:	46bd      	mov	sp, r7
 800c898:	bd80      	pop	{r7, pc}
 800c89a:	bf00      	nop
 800c89c:	20000024 	.word	0x20000024

0800c8a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b086      	sub	sp, #24
 800c8a4:	af02      	add	r7, sp, #8
 800c8a6:	60f8      	str	r0, [r7, #12]
 800c8a8:	60b9      	str	r1, [r7, #8]
 800c8aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	685b      	ldr	r3, [r3, #4]
 800c8b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c8b4:	d111      	bne.n	800c8da <SPI_EndRxTransaction+0x3a>
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	689b      	ldr	r3, [r3, #8]
 800c8ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c8be:	d004      	beq.n	800c8ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	689b      	ldr	r3, [r3, #8]
 800c8c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c8c8:	d107      	bne.n	800c8da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	681a      	ldr	r2, [r3, #0]
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c8d8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	9300      	str	r3, [sp, #0]
 800c8de:	68bb      	ldr	r3, [r7, #8]
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	2180      	movs	r1, #128	@ 0x80
 800c8e4:	68f8      	ldr	r0, [r7, #12]
 800c8e6:	f7ff febd 	bl	800c664 <SPI_WaitFlagStateUntilTimeout>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d007      	beq.n	800c900 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8f4:	f043 0220 	orr.w	r2, r3, #32
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c8fc:	2303      	movs	r3, #3
 800c8fe:	e023      	b.n	800c948 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	685b      	ldr	r3, [r3, #4]
 800c904:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c908:	d11d      	bne.n	800c946 <SPI_EndRxTransaction+0xa6>
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	689b      	ldr	r3, [r3, #8]
 800c90e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c912:	d004      	beq.n	800c91e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	689b      	ldr	r3, [r3, #8]
 800c918:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c91c:	d113      	bne.n	800c946 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	9300      	str	r3, [sp, #0]
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	2200      	movs	r2, #0
 800c926:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c92a:	68f8      	ldr	r0, [r7, #12]
 800c92c:	f7ff ff22 	bl	800c774 <SPI_WaitFifoStateUntilTimeout>
 800c930:	4603      	mov	r3, r0
 800c932:	2b00      	cmp	r3, #0
 800c934:	d007      	beq.n	800c946 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c93a:	f043 0220 	orr.w	r2, r3, #32
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800c942:	2303      	movs	r3, #3
 800c944:	e000      	b.n	800c948 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800c946:	2300      	movs	r3, #0
}
 800c948:	4618      	mov	r0, r3
 800c94a:	3710      	adds	r7, #16
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}

0800c950 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c950:	b580      	push	{r7, lr}
 800c952:	b086      	sub	sp, #24
 800c954:	af02      	add	r7, sp, #8
 800c956:	60f8      	str	r0, [r7, #12]
 800c958:	60b9      	str	r1, [r7, #8]
 800c95a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	9300      	str	r3, [sp, #0]
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	2200      	movs	r2, #0
 800c964:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800c968:	68f8      	ldr	r0, [r7, #12]
 800c96a:	f7ff ff03 	bl	800c774 <SPI_WaitFifoStateUntilTimeout>
 800c96e:	4603      	mov	r3, r0
 800c970:	2b00      	cmp	r3, #0
 800c972:	d007      	beq.n	800c984 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c978:	f043 0220 	orr.w	r2, r3, #32
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c980:	2303      	movs	r3, #3
 800c982:	e027      	b.n	800c9d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	9300      	str	r3, [sp, #0]
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	2200      	movs	r2, #0
 800c98c:	2180      	movs	r1, #128	@ 0x80
 800c98e:	68f8      	ldr	r0, [r7, #12]
 800c990:	f7ff fe68 	bl	800c664 <SPI_WaitFlagStateUntilTimeout>
 800c994:	4603      	mov	r3, r0
 800c996:	2b00      	cmp	r3, #0
 800c998:	d007      	beq.n	800c9aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c99e:	f043 0220 	orr.w	r2, r3, #32
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c9a6:	2303      	movs	r3, #3
 800c9a8:	e014      	b.n	800c9d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	9300      	str	r3, [sp, #0]
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c9b6:	68f8      	ldr	r0, [r7, #12]
 800c9b8:	f7ff fedc 	bl	800c774 <SPI_WaitFifoStateUntilTimeout>
 800c9bc:	4603      	mov	r3, r0
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d007      	beq.n	800c9d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9c6:	f043 0220 	orr.w	r2, r3, #32
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c9ce:	2303      	movs	r3, #3
 800c9d0:	e000      	b.n	800c9d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c9d2:	2300      	movs	r3, #0
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3710      	adds	r7, #16
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}

0800c9dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b082      	sub	sp, #8
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d101      	bne.n	800c9ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	e049      	b.n	800ca82 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c9f4:	b2db      	uxtb	r3, r3
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d106      	bne.n	800ca08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ca02:	6878      	ldr	r0, [r7, #4]
 800ca04:	f7fb fadc 	bl	8007fc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	2202      	movs	r2, #2
 800ca0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681a      	ldr	r2, [r3, #0]
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	3304      	adds	r3, #4
 800ca18:	4619      	mov	r1, r3
 800ca1a:	4610      	mov	r0, r2
 800ca1c:	f000 fab6 	bl	800cf8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2201      	movs	r2, #1
 800ca24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	2201      	movs	r2, #1
 800ca2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2201      	movs	r2, #1
 800ca34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2201      	movs	r2, #1
 800ca3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	2201      	movs	r2, #1
 800ca44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2201      	movs	r2, #1
 800ca4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2201      	movs	r2, #1
 800ca54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2201      	movs	r2, #1
 800ca64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	2201      	movs	r2, #1
 800ca7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ca80:	2300      	movs	r3, #0
}
 800ca82:	4618      	mov	r0, r3
 800ca84:	3708      	adds	r7, #8
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}

0800ca8a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ca8a:	b580      	push	{r7, lr}
 800ca8c:	b082      	sub	sp, #8
 800ca8e:	af00      	add	r7, sp, #0
 800ca90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d101      	bne.n	800ca9c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ca98:	2301      	movs	r3, #1
 800ca9a:	e049      	b.n	800cb30 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800caa2:	b2db      	uxtb	r3, r3
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d106      	bne.n	800cab6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2200      	movs	r2, #0
 800caac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cab0:	6878      	ldr	r0, [r7, #4]
 800cab2:	f7fb fa51 	bl	8007f58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	2202      	movs	r2, #2
 800caba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681a      	ldr	r2, [r3, #0]
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	3304      	adds	r3, #4
 800cac6:	4619      	mov	r1, r3
 800cac8:	4610      	mov	r0, r2
 800caca:	f000 fa5f 	bl	800cf8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2201      	movs	r2, #1
 800cad2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2201      	movs	r2, #1
 800cada:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2201      	movs	r2, #1
 800cae2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	2201      	movs	r2, #1
 800caea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	2201      	movs	r2, #1
 800caf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2201      	movs	r2, #1
 800cafa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2201      	movs	r2, #1
 800cb02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2201      	movs	r2, #1
 800cb0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2201      	movs	r2, #1
 800cb12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	2201      	movs	r2, #1
 800cb1a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	2201      	movs	r2, #1
 800cb22:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2201      	movs	r2, #1
 800cb2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cb2e:	2300      	movs	r3, #0
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3708      	adds	r7, #8
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b086      	sub	sp, #24
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	60f8      	str	r0, [r7, #12]
 800cb40:	60b9      	str	r1, [r7, #8]
 800cb42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cb44:	2300      	movs	r3, #0
 800cb46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cb4e:	2b01      	cmp	r3, #1
 800cb50:	d101      	bne.n	800cb56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800cb52:	2302      	movs	r3, #2
 800cb54:	e0ff      	b.n	800cd56 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	2201      	movs	r2, #1
 800cb5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2b14      	cmp	r3, #20
 800cb62:	f200 80f0 	bhi.w	800cd46 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800cb66:	a201      	add	r2, pc, #4	@ (adr r2, 800cb6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800cb68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb6c:	0800cbc1 	.word	0x0800cbc1
 800cb70:	0800cd47 	.word	0x0800cd47
 800cb74:	0800cd47 	.word	0x0800cd47
 800cb78:	0800cd47 	.word	0x0800cd47
 800cb7c:	0800cc01 	.word	0x0800cc01
 800cb80:	0800cd47 	.word	0x0800cd47
 800cb84:	0800cd47 	.word	0x0800cd47
 800cb88:	0800cd47 	.word	0x0800cd47
 800cb8c:	0800cc43 	.word	0x0800cc43
 800cb90:	0800cd47 	.word	0x0800cd47
 800cb94:	0800cd47 	.word	0x0800cd47
 800cb98:	0800cd47 	.word	0x0800cd47
 800cb9c:	0800cc83 	.word	0x0800cc83
 800cba0:	0800cd47 	.word	0x0800cd47
 800cba4:	0800cd47 	.word	0x0800cd47
 800cba8:	0800cd47 	.word	0x0800cd47
 800cbac:	0800ccc5 	.word	0x0800ccc5
 800cbb0:	0800cd47 	.word	0x0800cd47
 800cbb4:	0800cd47 	.word	0x0800cd47
 800cbb8:	0800cd47 	.word	0x0800cd47
 800cbbc:	0800cd05 	.word	0x0800cd05
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	68b9      	ldr	r1, [r7, #8]
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f000 fa94 	bl	800d0f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	699a      	ldr	r2, [r3, #24]
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f042 0208 	orr.w	r2, r2, #8
 800cbda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	699a      	ldr	r2, [r3, #24]
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f022 0204 	bic.w	r2, r2, #4
 800cbea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	6999      	ldr	r1, [r3, #24]
 800cbf2:	68bb      	ldr	r3, [r7, #8]
 800cbf4:	691a      	ldr	r2, [r3, #16]
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	430a      	orrs	r2, r1
 800cbfc:	619a      	str	r2, [r3, #24]
      break;
 800cbfe:	e0a5      	b.n	800cd4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	68b9      	ldr	r1, [r7, #8]
 800cc06:	4618      	mov	r0, r3
 800cc08:	f000 fb0e 	bl	800d228 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	699a      	ldr	r2, [r3, #24]
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cc1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	699a      	ldr	r2, [r3, #24]
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cc2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	6999      	ldr	r1, [r3, #24]
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	691b      	ldr	r3, [r3, #16]
 800cc36:	021a      	lsls	r2, r3, #8
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	430a      	orrs	r2, r1
 800cc3e:	619a      	str	r2, [r3, #24]
      break;
 800cc40:	e084      	b.n	800cd4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	68b9      	ldr	r1, [r7, #8]
 800cc48:	4618      	mov	r0, r3
 800cc4a:	f000 fb81 	bl	800d350 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	69da      	ldr	r2, [r3, #28]
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	f042 0208 	orr.w	r2, r2, #8
 800cc5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	69da      	ldr	r2, [r3, #28]
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	f022 0204 	bic.w	r2, r2, #4
 800cc6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	69d9      	ldr	r1, [r3, #28]
 800cc74:	68bb      	ldr	r3, [r7, #8]
 800cc76:	691a      	ldr	r2, [r3, #16]
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	430a      	orrs	r2, r1
 800cc7e:	61da      	str	r2, [r3, #28]
      break;
 800cc80:	e064      	b.n	800cd4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	68b9      	ldr	r1, [r7, #8]
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f000 fbf3 	bl	800d474 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	69da      	ldr	r2, [r3, #28]
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cc9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	69da      	ldr	r2, [r3, #28]
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ccac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	69d9      	ldr	r1, [r3, #28]
 800ccb4:	68bb      	ldr	r3, [r7, #8]
 800ccb6:	691b      	ldr	r3, [r3, #16]
 800ccb8:	021a      	lsls	r2, r3, #8
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	430a      	orrs	r2, r1
 800ccc0:	61da      	str	r2, [r3, #28]
      break;
 800ccc2:	e043      	b.n	800cd4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	68b9      	ldr	r1, [r7, #8]
 800ccca:	4618      	mov	r0, r3
 800cccc:	f000 fc66 	bl	800d59c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	f042 0208 	orr.w	r2, r2, #8
 800ccde:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	f022 0204 	bic.w	r2, r2, #4
 800ccee:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ccf6:	68bb      	ldr	r3, [r7, #8]
 800ccf8:	691a      	ldr	r2, [r3, #16]
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	430a      	orrs	r2, r1
 800cd00:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800cd02:	e023      	b.n	800cd4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	68b9      	ldr	r1, [r7, #8]
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	f000 fcb0 	bl	800d670 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cd1e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cd2e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800cd36:	68bb      	ldr	r3, [r7, #8]
 800cd38:	691b      	ldr	r3, [r3, #16]
 800cd3a:	021a      	lsls	r2, r3, #8
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	430a      	orrs	r2, r1
 800cd42:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800cd44:	e002      	b.n	800cd4c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800cd46:	2301      	movs	r3, #1
 800cd48:	75fb      	strb	r3, [r7, #23]
      break;
 800cd4a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	2200      	movs	r2, #0
 800cd50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cd54:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd56:	4618      	mov	r0, r3
 800cd58:	3718      	adds	r7, #24
 800cd5a:	46bd      	mov	sp, r7
 800cd5c:	bd80      	pop	{r7, pc}
 800cd5e:	bf00      	nop

0800cd60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b084      	sub	sp, #16
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
 800cd68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cd74:	2b01      	cmp	r3, #1
 800cd76:	d101      	bne.n	800cd7c <HAL_TIM_ConfigClockSource+0x1c>
 800cd78:	2302      	movs	r3, #2
 800cd7a:	e0f6      	b.n	800cf6a <HAL_TIM_ConfigClockSource+0x20a>
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	2201      	movs	r2, #1
 800cd80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2202      	movs	r2, #2
 800cd88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	689b      	ldr	r3, [r3, #8]
 800cd92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cd94:	68bb      	ldr	r3, [r7, #8]
 800cd96:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800cd9a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800cd9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cda0:	68bb      	ldr	r3, [r7, #8]
 800cda2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cda6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	68ba      	ldr	r2, [r7, #8]
 800cdae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	4a6f      	ldr	r2, [pc, #444]	@ (800cf74 <HAL_TIM_ConfigClockSource+0x214>)
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	f000 80c1 	beq.w	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800cdbc:	4a6d      	ldr	r2, [pc, #436]	@ (800cf74 <HAL_TIM_ConfigClockSource+0x214>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	f200 80c6 	bhi.w	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800cdc4:	4a6c      	ldr	r2, [pc, #432]	@ (800cf78 <HAL_TIM_ConfigClockSource+0x218>)
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	f000 80b9 	beq.w	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800cdcc:	4a6a      	ldr	r2, [pc, #424]	@ (800cf78 <HAL_TIM_ConfigClockSource+0x218>)
 800cdce:	4293      	cmp	r3, r2
 800cdd0:	f200 80be 	bhi.w	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800cdd4:	4a69      	ldr	r2, [pc, #420]	@ (800cf7c <HAL_TIM_ConfigClockSource+0x21c>)
 800cdd6:	4293      	cmp	r3, r2
 800cdd8:	f000 80b1 	beq.w	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800cddc:	4a67      	ldr	r2, [pc, #412]	@ (800cf7c <HAL_TIM_ConfigClockSource+0x21c>)
 800cdde:	4293      	cmp	r3, r2
 800cde0:	f200 80b6 	bhi.w	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800cde4:	4a66      	ldr	r2, [pc, #408]	@ (800cf80 <HAL_TIM_ConfigClockSource+0x220>)
 800cde6:	4293      	cmp	r3, r2
 800cde8:	f000 80a9 	beq.w	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800cdec:	4a64      	ldr	r2, [pc, #400]	@ (800cf80 <HAL_TIM_ConfigClockSource+0x220>)
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	f200 80ae 	bhi.w	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800cdf4:	4a63      	ldr	r2, [pc, #396]	@ (800cf84 <HAL_TIM_ConfigClockSource+0x224>)
 800cdf6:	4293      	cmp	r3, r2
 800cdf8:	f000 80a1 	beq.w	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800cdfc:	4a61      	ldr	r2, [pc, #388]	@ (800cf84 <HAL_TIM_ConfigClockSource+0x224>)
 800cdfe:	4293      	cmp	r3, r2
 800ce00:	f200 80a6 	bhi.w	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce04:	4a60      	ldr	r2, [pc, #384]	@ (800cf88 <HAL_TIM_ConfigClockSource+0x228>)
 800ce06:	4293      	cmp	r3, r2
 800ce08:	f000 8099 	beq.w	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800ce0c:	4a5e      	ldr	r2, [pc, #376]	@ (800cf88 <HAL_TIM_ConfigClockSource+0x228>)
 800ce0e:	4293      	cmp	r3, r2
 800ce10:	f200 809e 	bhi.w	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce14:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ce18:	f000 8091 	beq.w	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800ce1c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ce20:	f200 8096 	bhi.w	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ce28:	f000 8089 	beq.w	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800ce2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ce30:	f200 808e 	bhi.w	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ce38:	d03e      	beq.n	800ceb8 <HAL_TIM_ConfigClockSource+0x158>
 800ce3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ce3e:	f200 8087 	bhi.w	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce46:	f000 8086 	beq.w	800cf56 <HAL_TIM_ConfigClockSource+0x1f6>
 800ce4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce4e:	d87f      	bhi.n	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce50:	2b70      	cmp	r3, #112	@ 0x70
 800ce52:	d01a      	beq.n	800ce8a <HAL_TIM_ConfigClockSource+0x12a>
 800ce54:	2b70      	cmp	r3, #112	@ 0x70
 800ce56:	d87b      	bhi.n	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce58:	2b60      	cmp	r3, #96	@ 0x60
 800ce5a:	d050      	beq.n	800cefe <HAL_TIM_ConfigClockSource+0x19e>
 800ce5c:	2b60      	cmp	r3, #96	@ 0x60
 800ce5e:	d877      	bhi.n	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce60:	2b50      	cmp	r3, #80	@ 0x50
 800ce62:	d03c      	beq.n	800cede <HAL_TIM_ConfigClockSource+0x17e>
 800ce64:	2b50      	cmp	r3, #80	@ 0x50
 800ce66:	d873      	bhi.n	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce68:	2b40      	cmp	r3, #64	@ 0x40
 800ce6a:	d058      	beq.n	800cf1e <HAL_TIM_ConfigClockSource+0x1be>
 800ce6c:	2b40      	cmp	r3, #64	@ 0x40
 800ce6e:	d86f      	bhi.n	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce70:	2b30      	cmp	r3, #48	@ 0x30
 800ce72:	d064      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800ce74:	2b30      	cmp	r3, #48	@ 0x30
 800ce76:	d86b      	bhi.n	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce78:	2b20      	cmp	r3, #32
 800ce7a:	d060      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800ce7c:	2b20      	cmp	r3, #32
 800ce7e:	d867      	bhi.n	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d05c      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800ce84:	2b10      	cmp	r3, #16
 800ce86:	d05a      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x1de>
 800ce88:	e062      	b.n	800cf50 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ce9a:	f000 fcd1 	bl	800d840 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	689b      	ldr	r3, [r3, #8]
 800cea4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ceac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	68ba      	ldr	r2, [r7, #8]
 800ceb4:	609a      	str	r2, [r3, #8]
      break;
 800ceb6:	e04f      	b.n	800cf58 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cebc:	683b      	ldr	r3, [r7, #0]
 800cebe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cec8:	f000 fcba 	bl	800d840 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	689a      	ldr	r2, [r3, #8]
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ceda:	609a      	str	r2, [r3, #8]
      break;
 800cedc:	e03c      	b.n	800cf58 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ceea:	461a      	mov	r2, r3
 800ceec:	f000 fc2c 	bl	800d748 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	2150      	movs	r1, #80	@ 0x50
 800cef6:	4618      	mov	r0, r3
 800cef8:	f000 fc85 	bl	800d806 <TIM_ITRx_SetConfig>
      break;
 800cefc:	e02c      	b.n	800cf58 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cf02:	683b      	ldr	r3, [r7, #0]
 800cf04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cf0a:	461a      	mov	r2, r3
 800cf0c:	f000 fc4b 	bl	800d7a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	2160      	movs	r1, #96	@ 0x60
 800cf16:	4618      	mov	r0, r3
 800cf18:	f000 fc75 	bl	800d806 <TIM_ITRx_SetConfig>
      break;
 800cf1c:	e01c      	b.n	800cf58 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cf26:	683b      	ldr	r3, [r7, #0]
 800cf28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf2a:	461a      	mov	r2, r3
 800cf2c:	f000 fc0c 	bl	800d748 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	2140      	movs	r1, #64	@ 0x40
 800cf36:	4618      	mov	r0, r3
 800cf38:	f000 fc65 	bl	800d806 <TIM_ITRx_SetConfig>
      break;
 800cf3c:	e00c      	b.n	800cf58 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681a      	ldr	r2, [r3, #0]
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	4619      	mov	r1, r3
 800cf48:	4610      	mov	r0, r2
 800cf4a:	f000 fc5c 	bl	800d806 <TIM_ITRx_SetConfig>
      break;
 800cf4e:	e003      	b.n	800cf58 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800cf50:	2301      	movs	r3, #1
 800cf52:	73fb      	strb	r3, [r7, #15]
      break;
 800cf54:	e000      	b.n	800cf58 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800cf56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2201      	movs	r2, #1
 800cf5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2200      	movs	r2, #0
 800cf64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cf68:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3710      	adds	r7, #16
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}
 800cf72:	bf00      	nop
 800cf74:	00100070 	.word	0x00100070
 800cf78:	00100060 	.word	0x00100060
 800cf7c:	00100050 	.word	0x00100050
 800cf80:	00100040 	.word	0x00100040
 800cf84:	00100030 	.word	0x00100030
 800cf88:	00100020 	.word	0x00100020

0800cf8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	b085      	sub	sp, #20
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
 800cf94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	4a4c      	ldr	r2, [pc, #304]	@ (800d0d0 <TIM_Base_SetConfig+0x144>)
 800cfa0:	4293      	cmp	r3, r2
 800cfa2:	d017      	beq.n	800cfd4 <TIM_Base_SetConfig+0x48>
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfaa:	d013      	beq.n	800cfd4 <TIM_Base_SetConfig+0x48>
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	4a49      	ldr	r2, [pc, #292]	@ (800d0d4 <TIM_Base_SetConfig+0x148>)
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d00f      	beq.n	800cfd4 <TIM_Base_SetConfig+0x48>
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	4a48      	ldr	r2, [pc, #288]	@ (800d0d8 <TIM_Base_SetConfig+0x14c>)
 800cfb8:	4293      	cmp	r3, r2
 800cfba:	d00b      	beq.n	800cfd4 <TIM_Base_SetConfig+0x48>
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	4a47      	ldr	r2, [pc, #284]	@ (800d0dc <TIM_Base_SetConfig+0x150>)
 800cfc0:	4293      	cmp	r3, r2
 800cfc2:	d007      	beq.n	800cfd4 <TIM_Base_SetConfig+0x48>
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	4a46      	ldr	r2, [pc, #280]	@ (800d0e0 <TIM_Base_SetConfig+0x154>)
 800cfc8:	4293      	cmp	r3, r2
 800cfca:	d003      	beq.n	800cfd4 <TIM_Base_SetConfig+0x48>
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	4a45      	ldr	r2, [pc, #276]	@ (800d0e4 <TIM_Base_SetConfig+0x158>)
 800cfd0:	4293      	cmp	r3, r2
 800cfd2:	d108      	bne.n	800cfe6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	685b      	ldr	r3, [r3, #4]
 800cfe0:	68fa      	ldr	r2, [r7, #12]
 800cfe2:	4313      	orrs	r3, r2
 800cfe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	4a39      	ldr	r2, [pc, #228]	@ (800d0d0 <TIM_Base_SetConfig+0x144>)
 800cfea:	4293      	cmp	r3, r2
 800cfec:	d023      	beq.n	800d036 <TIM_Base_SetConfig+0xaa>
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cff4:	d01f      	beq.n	800d036 <TIM_Base_SetConfig+0xaa>
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	4a36      	ldr	r2, [pc, #216]	@ (800d0d4 <TIM_Base_SetConfig+0x148>)
 800cffa:	4293      	cmp	r3, r2
 800cffc:	d01b      	beq.n	800d036 <TIM_Base_SetConfig+0xaa>
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	4a35      	ldr	r2, [pc, #212]	@ (800d0d8 <TIM_Base_SetConfig+0x14c>)
 800d002:	4293      	cmp	r3, r2
 800d004:	d017      	beq.n	800d036 <TIM_Base_SetConfig+0xaa>
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	4a34      	ldr	r2, [pc, #208]	@ (800d0dc <TIM_Base_SetConfig+0x150>)
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d013      	beq.n	800d036 <TIM_Base_SetConfig+0xaa>
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	4a33      	ldr	r2, [pc, #204]	@ (800d0e0 <TIM_Base_SetConfig+0x154>)
 800d012:	4293      	cmp	r3, r2
 800d014:	d00f      	beq.n	800d036 <TIM_Base_SetConfig+0xaa>
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	4a33      	ldr	r2, [pc, #204]	@ (800d0e8 <TIM_Base_SetConfig+0x15c>)
 800d01a:	4293      	cmp	r3, r2
 800d01c:	d00b      	beq.n	800d036 <TIM_Base_SetConfig+0xaa>
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	4a32      	ldr	r2, [pc, #200]	@ (800d0ec <TIM_Base_SetConfig+0x160>)
 800d022:	4293      	cmp	r3, r2
 800d024:	d007      	beq.n	800d036 <TIM_Base_SetConfig+0xaa>
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	4a31      	ldr	r2, [pc, #196]	@ (800d0f0 <TIM_Base_SetConfig+0x164>)
 800d02a:	4293      	cmp	r3, r2
 800d02c:	d003      	beq.n	800d036 <TIM_Base_SetConfig+0xaa>
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	4a2c      	ldr	r2, [pc, #176]	@ (800d0e4 <TIM_Base_SetConfig+0x158>)
 800d032:	4293      	cmp	r3, r2
 800d034:	d108      	bne.n	800d048 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d03c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	68db      	ldr	r3, [r3, #12]
 800d042:	68fa      	ldr	r2, [r7, #12]
 800d044:	4313      	orrs	r3, r2
 800d046:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	695b      	ldr	r3, [r3, #20]
 800d052:	4313      	orrs	r3, r2
 800d054:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	68fa      	ldr	r2, [r7, #12]
 800d05a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d05c:	683b      	ldr	r3, [r7, #0]
 800d05e:	689a      	ldr	r2, [r3, #8]
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	681a      	ldr	r2, [r3, #0]
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	4a18      	ldr	r2, [pc, #96]	@ (800d0d0 <TIM_Base_SetConfig+0x144>)
 800d070:	4293      	cmp	r3, r2
 800d072:	d013      	beq.n	800d09c <TIM_Base_SetConfig+0x110>
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	4a1a      	ldr	r2, [pc, #104]	@ (800d0e0 <TIM_Base_SetConfig+0x154>)
 800d078:	4293      	cmp	r3, r2
 800d07a:	d00f      	beq.n	800d09c <TIM_Base_SetConfig+0x110>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	4a1a      	ldr	r2, [pc, #104]	@ (800d0e8 <TIM_Base_SetConfig+0x15c>)
 800d080:	4293      	cmp	r3, r2
 800d082:	d00b      	beq.n	800d09c <TIM_Base_SetConfig+0x110>
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	4a19      	ldr	r2, [pc, #100]	@ (800d0ec <TIM_Base_SetConfig+0x160>)
 800d088:	4293      	cmp	r3, r2
 800d08a:	d007      	beq.n	800d09c <TIM_Base_SetConfig+0x110>
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	4a18      	ldr	r2, [pc, #96]	@ (800d0f0 <TIM_Base_SetConfig+0x164>)
 800d090:	4293      	cmp	r3, r2
 800d092:	d003      	beq.n	800d09c <TIM_Base_SetConfig+0x110>
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	4a13      	ldr	r2, [pc, #76]	@ (800d0e4 <TIM_Base_SetConfig+0x158>)
 800d098:	4293      	cmp	r3, r2
 800d09a:	d103      	bne.n	800d0a4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	691a      	ldr	r2, [r3, #16]
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2201      	movs	r2, #1
 800d0a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	691b      	ldr	r3, [r3, #16]
 800d0ae:	f003 0301 	and.w	r3, r3, #1
 800d0b2:	2b01      	cmp	r3, #1
 800d0b4:	d105      	bne.n	800d0c2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	691b      	ldr	r3, [r3, #16]
 800d0ba:	f023 0201 	bic.w	r2, r3, #1
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	611a      	str	r2, [r3, #16]
  }
}
 800d0c2:	bf00      	nop
 800d0c4:	3714      	adds	r7, #20
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0cc:	4770      	bx	lr
 800d0ce:	bf00      	nop
 800d0d0:	40012c00 	.word	0x40012c00
 800d0d4:	40000400 	.word	0x40000400
 800d0d8:	40000800 	.word	0x40000800
 800d0dc:	40000c00 	.word	0x40000c00
 800d0e0:	40013400 	.word	0x40013400
 800d0e4:	40015000 	.word	0x40015000
 800d0e8:	40014000 	.word	0x40014000
 800d0ec:	40014400 	.word	0x40014400
 800d0f0:	40014800 	.word	0x40014800

0800d0f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d0f4:	b480      	push	{r7}
 800d0f6:	b087      	sub	sp, #28
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
 800d0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6a1b      	ldr	r3, [r3, #32]
 800d102:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	6a1b      	ldr	r3, [r3, #32]
 800d108:	f023 0201 	bic.w	r2, r3, #1
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	685b      	ldr	r3, [r3, #4]
 800d114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	699b      	ldr	r3, [r3, #24]
 800d11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d122:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	f023 0303 	bic.w	r3, r3, #3
 800d12e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d130:	683b      	ldr	r3, [r7, #0]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	68fa      	ldr	r2, [r7, #12]
 800d136:	4313      	orrs	r3, r2
 800d138:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	f023 0302 	bic.w	r3, r3, #2
 800d140:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d142:	683b      	ldr	r3, [r7, #0]
 800d144:	689b      	ldr	r3, [r3, #8]
 800d146:	697a      	ldr	r2, [r7, #20]
 800d148:	4313      	orrs	r3, r2
 800d14a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	4a30      	ldr	r2, [pc, #192]	@ (800d210 <TIM_OC1_SetConfig+0x11c>)
 800d150:	4293      	cmp	r3, r2
 800d152:	d013      	beq.n	800d17c <TIM_OC1_SetConfig+0x88>
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	4a2f      	ldr	r2, [pc, #188]	@ (800d214 <TIM_OC1_SetConfig+0x120>)
 800d158:	4293      	cmp	r3, r2
 800d15a:	d00f      	beq.n	800d17c <TIM_OC1_SetConfig+0x88>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	4a2e      	ldr	r2, [pc, #184]	@ (800d218 <TIM_OC1_SetConfig+0x124>)
 800d160:	4293      	cmp	r3, r2
 800d162:	d00b      	beq.n	800d17c <TIM_OC1_SetConfig+0x88>
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	4a2d      	ldr	r2, [pc, #180]	@ (800d21c <TIM_OC1_SetConfig+0x128>)
 800d168:	4293      	cmp	r3, r2
 800d16a:	d007      	beq.n	800d17c <TIM_OC1_SetConfig+0x88>
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	4a2c      	ldr	r2, [pc, #176]	@ (800d220 <TIM_OC1_SetConfig+0x12c>)
 800d170:	4293      	cmp	r3, r2
 800d172:	d003      	beq.n	800d17c <TIM_OC1_SetConfig+0x88>
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	4a2b      	ldr	r2, [pc, #172]	@ (800d224 <TIM_OC1_SetConfig+0x130>)
 800d178:	4293      	cmp	r3, r2
 800d17a:	d10c      	bne.n	800d196 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d17c:	697b      	ldr	r3, [r7, #20]
 800d17e:	f023 0308 	bic.w	r3, r3, #8
 800d182:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	68db      	ldr	r3, [r3, #12]
 800d188:	697a      	ldr	r2, [r7, #20]
 800d18a:	4313      	orrs	r3, r2
 800d18c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d18e:	697b      	ldr	r3, [r7, #20]
 800d190:	f023 0304 	bic.w	r3, r3, #4
 800d194:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	4a1d      	ldr	r2, [pc, #116]	@ (800d210 <TIM_OC1_SetConfig+0x11c>)
 800d19a:	4293      	cmp	r3, r2
 800d19c:	d013      	beq.n	800d1c6 <TIM_OC1_SetConfig+0xd2>
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	4a1c      	ldr	r2, [pc, #112]	@ (800d214 <TIM_OC1_SetConfig+0x120>)
 800d1a2:	4293      	cmp	r3, r2
 800d1a4:	d00f      	beq.n	800d1c6 <TIM_OC1_SetConfig+0xd2>
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	4a1b      	ldr	r2, [pc, #108]	@ (800d218 <TIM_OC1_SetConfig+0x124>)
 800d1aa:	4293      	cmp	r3, r2
 800d1ac:	d00b      	beq.n	800d1c6 <TIM_OC1_SetConfig+0xd2>
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	4a1a      	ldr	r2, [pc, #104]	@ (800d21c <TIM_OC1_SetConfig+0x128>)
 800d1b2:	4293      	cmp	r3, r2
 800d1b4:	d007      	beq.n	800d1c6 <TIM_OC1_SetConfig+0xd2>
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	4a19      	ldr	r2, [pc, #100]	@ (800d220 <TIM_OC1_SetConfig+0x12c>)
 800d1ba:	4293      	cmp	r3, r2
 800d1bc:	d003      	beq.n	800d1c6 <TIM_OC1_SetConfig+0xd2>
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	4a18      	ldr	r2, [pc, #96]	@ (800d224 <TIM_OC1_SetConfig+0x130>)
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d111      	bne.n	800d1ea <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d1c6:	693b      	ldr	r3, [r7, #16]
 800d1c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d1cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d1ce:	693b      	ldr	r3, [r7, #16]
 800d1d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d1d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	695b      	ldr	r3, [r3, #20]
 800d1da:	693a      	ldr	r2, [r7, #16]
 800d1dc:	4313      	orrs	r3, r2
 800d1de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d1e0:	683b      	ldr	r3, [r7, #0]
 800d1e2:	699b      	ldr	r3, [r3, #24]
 800d1e4:	693a      	ldr	r2, [r7, #16]
 800d1e6:	4313      	orrs	r3, r2
 800d1e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	693a      	ldr	r2, [r7, #16]
 800d1ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	68fa      	ldr	r2, [r7, #12]
 800d1f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	685a      	ldr	r2, [r3, #4]
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	697a      	ldr	r2, [r7, #20]
 800d202:	621a      	str	r2, [r3, #32]
}
 800d204:	bf00      	nop
 800d206:	371c      	adds	r7, #28
 800d208:	46bd      	mov	sp, r7
 800d20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20e:	4770      	bx	lr
 800d210:	40012c00 	.word	0x40012c00
 800d214:	40013400 	.word	0x40013400
 800d218:	40014000 	.word	0x40014000
 800d21c:	40014400 	.word	0x40014400
 800d220:	40014800 	.word	0x40014800
 800d224:	40015000 	.word	0x40015000

0800d228 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d228:	b480      	push	{r7}
 800d22a:	b087      	sub	sp, #28
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
 800d230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	6a1b      	ldr	r3, [r3, #32]
 800d236:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	6a1b      	ldr	r3, [r3, #32]
 800d23c:	f023 0210 	bic.w	r2, r3, #16
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	685b      	ldr	r3, [r3, #4]
 800d248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	699b      	ldr	r3, [r3, #24]
 800d24e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d256:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d25a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d262:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	021b      	lsls	r3, r3, #8
 800d26a:	68fa      	ldr	r2, [r7, #12]
 800d26c:	4313      	orrs	r3, r2
 800d26e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d270:	697b      	ldr	r3, [r7, #20]
 800d272:	f023 0320 	bic.w	r3, r3, #32
 800d276:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	689b      	ldr	r3, [r3, #8]
 800d27c:	011b      	lsls	r3, r3, #4
 800d27e:	697a      	ldr	r2, [r7, #20]
 800d280:	4313      	orrs	r3, r2
 800d282:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	4a2c      	ldr	r2, [pc, #176]	@ (800d338 <TIM_OC2_SetConfig+0x110>)
 800d288:	4293      	cmp	r3, r2
 800d28a:	d007      	beq.n	800d29c <TIM_OC2_SetConfig+0x74>
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	4a2b      	ldr	r2, [pc, #172]	@ (800d33c <TIM_OC2_SetConfig+0x114>)
 800d290:	4293      	cmp	r3, r2
 800d292:	d003      	beq.n	800d29c <TIM_OC2_SetConfig+0x74>
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	4a2a      	ldr	r2, [pc, #168]	@ (800d340 <TIM_OC2_SetConfig+0x118>)
 800d298:	4293      	cmp	r3, r2
 800d29a:	d10d      	bne.n	800d2b8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d29c:	697b      	ldr	r3, [r7, #20]
 800d29e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d2a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d2a4:	683b      	ldr	r3, [r7, #0]
 800d2a6:	68db      	ldr	r3, [r3, #12]
 800d2a8:	011b      	lsls	r3, r3, #4
 800d2aa:	697a      	ldr	r2, [r7, #20]
 800d2ac:	4313      	orrs	r3, r2
 800d2ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	4a1f      	ldr	r2, [pc, #124]	@ (800d338 <TIM_OC2_SetConfig+0x110>)
 800d2bc:	4293      	cmp	r3, r2
 800d2be:	d013      	beq.n	800d2e8 <TIM_OC2_SetConfig+0xc0>
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	4a1e      	ldr	r2, [pc, #120]	@ (800d33c <TIM_OC2_SetConfig+0x114>)
 800d2c4:	4293      	cmp	r3, r2
 800d2c6:	d00f      	beq.n	800d2e8 <TIM_OC2_SetConfig+0xc0>
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	4a1e      	ldr	r2, [pc, #120]	@ (800d344 <TIM_OC2_SetConfig+0x11c>)
 800d2cc:	4293      	cmp	r3, r2
 800d2ce:	d00b      	beq.n	800d2e8 <TIM_OC2_SetConfig+0xc0>
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	4a1d      	ldr	r2, [pc, #116]	@ (800d348 <TIM_OC2_SetConfig+0x120>)
 800d2d4:	4293      	cmp	r3, r2
 800d2d6:	d007      	beq.n	800d2e8 <TIM_OC2_SetConfig+0xc0>
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	4a1c      	ldr	r2, [pc, #112]	@ (800d34c <TIM_OC2_SetConfig+0x124>)
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	d003      	beq.n	800d2e8 <TIM_OC2_SetConfig+0xc0>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	4a17      	ldr	r2, [pc, #92]	@ (800d340 <TIM_OC2_SetConfig+0x118>)
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	d113      	bne.n	800d310 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d2e8:	693b      	ldr	r3, [r7, #16]
 800d2ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d2ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d2f0:	693b      	ldr	r3, [r7, #16]
 800d2f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d2f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d2f8:	683b      	ldr	r3, [r7, #0]
 800d2fa:	695b      	ldr	r3, [r3, #20]
 800d2fc:	009b      	lsls	r3, r3, #2
 800d2fe:	693a      	ldr	r2, [r7, #16]
 800d300:	4313      	orrs	r3, r2
 800d302:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d304:	683b      	ldr	r3, [r7, #0]
 800d306:	699b      	ldr	r3, [r3, #24]
 800d308:	009b      	lsls	r3, r3, #2
 800d30a:	693a      	ldr	r2, [r7, #16]
 800d30c:	4313      	orrs	r3, r2
 800d30e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	693a      	ldr	r2, [r7, #16]
 800d314:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	68fa      	ldr	r2, [r7, #12]
 800d31a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d31c:	683b      	ldr	r3, [r7, #0]
 800d31e:	685a      	ldr	r2, [r3, #4]
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	697a      	ldr	r2, [r7, #20]
 800d328:	621a      	str	r2, [r3, #32]
}
 800d32a:	bf00      	nop
 800d32c:	371c      	adds	r7, #28
 800d32e:	46bd      	mov	sp, r7
 800d330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d334:	4770      	bx	lr
 800d336:	bf00      	nop
 800d338:	40012c00 	.word	0x40012c00
 800d33c:	40013400 	.word	0x40013400
 800d340:	40015000 	.word	0x40015000
 800d344:	40014000 	.word	0x40014000
 800d348:	40014400 	.word	0x40014400
 800d34c:	40014800 	.word	0x40014800

0800d350 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d350:	b480      	push	{r7}
 800d352:	b087      	sub	sp, #28
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
 800d358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	6a1b      	ldr	r3, [r3, #32]
 800d35e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	6a1b      	ldr	r3, [r3, #32]
 800d364:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	685b      	ldr	r3, [r3, #4]
 800d370:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	69db      	ldr	r3, [r3, #28]
 800d376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d37e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	f023 0303 	bic.w	r3, r3, #3
 800d38a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	68fa      	ldr	r2, [r7, #12]
 800d392:	4313      	orrs	r3, r2
 800d394:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d396:	697b      	ldr	r3, [r7, #20]
 800d398:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d39c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	689b      	ldr	r3, [r3, #8]
 800d3a2:	021b      	lsls	r3, r3, #8
 800d3a4:	697a      	ldr	r2, [r7, #20]
 800d3a6:	4313      	orrs	r3, r2
 800d3a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	4a2b      	ldr	r2, [pc, #172]	@ (800d45c <TIM_OC3_SetConfig+0x10c>)
 800d3ae:	4293      	cmp	r3, r2
 800d3b0:	d007      	beq.n	800d3c2 <TIM_OC3_SetConfig+0x72>
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	4a2a      	ldr	r2, [pc, #168]	@ (800d460 <TIM_OC3_SetConfig+0x110>)
 800d3b6:	4293      	cmp	r3, r2
 800d3b8:	d003      	beq.n	800d3c2 <TIM_OC3_SetConfig+0x72>
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	4a29      	ldr	r2, [pc, #164]	@ (800d464 <TIM_OC3_SetConfig+0x114>)
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	d10d      	bne.n	800d3de <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d3c2:	697b      	ldr	r3, [r7, #20]
 800d3c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d3c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	68db      	ldr	r3, [r3, #12]
 800d3ce:	021b      	lsls	r3, r3, #8
 800d3d0:	697a      	ldr	r2, [r7, #20]
 800d3d2:	4313      	orrs	r3, r2
 800d3d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d3d6:	697b      	ldr	r3, [r7, #20]
 800d3d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d3dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	4a1e      	ldr	r2, [pc, #120]	@ (800d45c <TIM_OC3_SetConfig+0x10c>)
 800d3e2:	4293      	cmp	r3, r2
 800d3e4:	d013      	beq.n	800d40e <TIM_OC3_SetConfig+0xbe>
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	4a1d      	ldr	r2, [pc, #116]	@ (800d460 <TIM_OC3_SetConfig+0x110>)
 800d3ea:	4293      	cmp	r3, r2
 800d3ec:	d00f      	beq.n	800d40e <TIM_OC3_SetConfig+0xbe>
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	4a1d      	ldr	r2, [pc, #116]	@ (800d468 <TIM_OC3_SetConfig+0x118>)
 800d3f2:	4293      	cmp	r3, r2
 800d3f4:	d00b      	beq.n	800d40e <TIM_OC3_SetConfig+0xbe>
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	4a1c      	ldr	r2, [pc, #112]	@ (800d46c <TIM_OC3_SetConfig+0x11c>)
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d007      	beq.n	800d40e <TIM_OC3_SetConfig+0xbe>
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	4a1b      	ldr	r2, [pc, #108]	@ (800d470 <TIM_OC3_SetConfig+0x120>)
 800d402:	4293      	cmp	r3, r2
 800d404:	d003      	beq.n	800d40e <TIM_OC3_SetConfig+0xbe>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	4a16      	ldr	r2, [pc, #88]	@ (800d464 <TIM_OC3_SetConfig+0x114>)
 800d40a:	4293      	cmp	r3, r2
 800d40c:	d113      	bne.n	800d436 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d40e:	693b      	ldr	r3, [r7, #16]
 800d410:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d416:	693b      	ldr	r3, [r7, #16]
 800d418:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d41c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	695b      	ldr	r3, [r3, #20]
 800d422:	011b      	lsls	r3, r3, #4
 800d424:	693a      	ldr	r2, [r7, #16]
 800d426:	4313      	orrs	r3, r2
 800d428:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	699b      	ldr	r3, [r3, #24]
 800d42e:	011b      	lsls	r3, r3, #4
 800d430:	693a      	ldr	r2, [r7, #16]
 800d432:	4313      	orrs	r3, r2
 800d434:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	693a      	ldr	r2, [r7, #16]
 800d43a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	68fa      	ldr	r2, [r7, #12]
 800d440:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	685a      	ldr	r2, [r3, #4]
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	697a      	ldr	r2, [r7, #20]
 800d44e:	621a      	str	r2, [r3, #32]
}
 800d450:	bf00      	nop
 800d452:	371c      	adds	r7, #28
 800d454:	46bd      	mov	sp, r7
 800d456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45a:	4770      	bx	lr
 800d45c:	40012c00 	.word	0x40012c00
 800d460:	40013400 	.word	0x40013400
 800d464:	40015000 	.word	0x40015000
 800d468:	40014000 	.word	0x40014000
 800d46c:	40014400 	.word	0x40014400
 800d470:	40014800 	.word	0x40014800

0800d474 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d474:	b480      	push	{r7}
 800d476:	b087      	sub	sp, #28
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]
 800d47c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	6a1b      	ldr	r3, [r3, #32]
 800d482:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	6a1b      	ldr	r3, [r3, #32]
 800d488:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	685b      	ldr	r3, [r3, #4]
 800d494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	69db      	ldr	r3, [r3, #28]
 800d49a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d4a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d4ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d4b0:	683b      	ldr	r3, [r7, #0]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	021b      	lsls	r3, r3, #8
 800d4b6:	68fa      	ldr	r2, [r7, #12]
 800d4b8:	4313      	orrs	r3, r2
 800d4ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d4bc:	697b      	ldr	r3, [r7, #20]
 800d4be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d4c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	689b      	ldr	r3, [r3, #8]
 800d4c8:	031b      	lsls	r3, r3, #12
 800d4ca:	697a      	ldr	r2, [r7, #20]
 800d4cc:	4313      	orrs	r3, r2
 800d4ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	4a2c      	ldr	r2, [pc, #176]	@ (800d584 <TIM_OC4_SetConfig+0x110>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d007      	beq.n	800d4e8 <TIM_OC4_SetConfig+0x74>
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	4a2b      	ldr	r2, [pc, #172]	@ (800d588 <TIM_OC4_SetConfig+0x114>)
 800d4dc:	4293      	cmp	r3, r2
 800d4de:	d003      	beq.n	800d4e8 <TIM_OC4_SetConfig+0x74>
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	4a2a      	ldr	r2, [pc, #168]	@ (800d58c <TIM_OC4_SetConfig+0x118>)
 800d4e4:	4293      	cmp	r3, r2
 800d4e6:	d10d      	bne.n	800d504 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800d4e8:	697b      	ldr	r3, [r7, #20]
 800d4ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d4ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	68db      	ldr	r3, [r3, #12]
 800d4f4:	031b      	lsls	r3, r3, #12
 800d4f6:	697a      	ldr	r2, [r7, #20]
 800d4f8:	4313      	orrs	r3, r2
 800d4fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800d4fc:	697b      	ldr	r3, [r7, #20]
 800d4fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d502:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	4a1f      	ldr	r2, [pc, #124]	@ (800d584 <TIM_OC4_SetConfig+0x110>)
 800d508:	4293      	cmp	r3, r2
 800d50a:	d013      	beq.n	800d534 <TIM_OC4_SetConfig+0xc0>
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	4a1e      	ldr	r2, [pc, #120]	@ (800d588 <TIM_OC4_SetConfig+0x114>)
 800d510:	4293      	cmp	r3, r2
 800d512:	d00f      	beq.n	800d534 <TIM_OC4_SetConfig+0xc0>
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	4a1e      	ldr	r2, [pc, #120]	@ (800d590 <TIM_OC4_SetConfig+0x11c>)
 800d518:	4293      	cmp	r3, r2
 800d51a:	d00b      	beq.n	800d534 <TIM_OC4_SetConfig+0xc0>
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	4a1d      	ldr	r2, [pc, #116]	@ (800d594 <TIM_OC4_SetConfig+0x120>)
 800d520:	4293      	cmp	r3, r2
 800d522:	d007      	beq.n	800d534 <TIM_OC4_SetConfig+0xc0>
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	4a1c      	ldr	r2, [pc, #112]	@ (800d598 <TIM_OC4_SetConfig+0x124>)
 800d528:	4293      	cmp	r3, r2
 800d52a:	d003      	beq.n	800d534 <TIM_OC4_SetConfig+0xc0>
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	4a17      	ldr	r2, [pc, #92]	@ (800d58c <TIM_OC4_SetConfig+0x118>)
 800d530:	4293      	cmp	r3, r2
 800d532:	d113      	bne.n	800d55c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d534:	693b      	ldr	r3, [r7, #16]
 800d536:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d53a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800d53c:	693b      	ldr	r3, [r7, #16]
 800d53e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d542:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d544:	683b      	ldr	r3, [r7, #0]
 800d546:	695b      	ldr	r3, [r3, #20]
 800d548:	019b      	lsls	r3, r3, #6
 800d54a:	693a      	ldr	r2, [r7, #16]
 800d54c:	4313      	orrs	r3, r2
 800d54e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	699b      	ldr	r3, [r3, #24]
 800d554:	019b      	lsls	r3, r3, #6
 800d556:	693a      	ldr	r2, [r7, #16]
 800d558:	4313      	orrs	r3, r2
 800d55a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	693a      	ldr	r2, [r7, #16]
 800d560:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	68fa      	ldr	r2, [r7, #12]
 800d566:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d568:	683b      	ldr	r3, [r7, #0]
 800d56a:	685a      	ldr	r2, [r3, #4]
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	697a      	ldr	r2, [r7, #20]
 800d574:	621a      	str	r2, [r3, #32]
}
 800d576:	bf00      	nop
 800d578:	371c      	adds	r7, #28
 800d57a:	46bd      	mov	sp, r7
 800d57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d580:	4770      	bx	lr
 800d582:	bf00      	nop
 800d584:	40012c00 	.word	0x40012c00
 800d588:	40013400 	.word	0x40013400
 800d58c:	40015000 	.word	0x40015000
 800d590:	40014000 	.word	0x40014000
 800d594:	40014400 	.word	0x40014400
 800d598:	40014800 	.word	0x40014800

0800d59c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d59c:	b480      	push	{r7}
 800d59e:	b087      	sub	sp, #28
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
 800d5a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	6a1b      	ldr	r3, [r3, #32]
 800d5aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	6a1b      	ldr	r3, [r3, #32]
 800d5b0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	685b      	ldr	r3, [r3, #4]
 800d5bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d5c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d5ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	68fa      	ldr	r2, [r7, #12]
 800d5d6:	4313      	orrs	r3, r2
 800d5d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d5da:	693b      	ldr	r3, [r7, #16]
 800d5dc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800d5e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	689b      	ldr	r3, [r3, #8]
 800d5e6:	041b      	lsls	r3, r3, #16
 800d5e8:	693a      	ldr	r2, [r7, #16]
 800d5ea:	4313      	orrs	r3, r2
 800d5ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	4a19      	ldr	r2, [pc, #100]	@ (800d658 <TIM_OC5_SetConfig+0xbc>)
 800d5f2:	4293      	cmp	r3, r2
 800d5f4:	d013      	beq.n	800d61e <TIM_OC5_SetConfig+0x82>
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	4a18      	ldr	r2, [pc, #96]	@ (800d65c <TIM_OC5_SetConfig+0xc0>)
 800d5fa:	4293      	cmp	r3, r2
 800d5fc:	d00f      	beq.n	800d61e <TIM_OC5_SetConfig+0x82>
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	4a17      	ldr	r2, [pc, #92]	@ (800d660 <TIM_OC5_SetConfig+0xc4>)
 800d602:	4293      	cmp	r3, r2
 800d604:	d00b      	beq.n	800d61e <TIM_OC5_SetConfig+0x82>
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	4a16      	ldr	r2, [pc, #88]	@ (800d664 <TIM_OC5_SetConfig+0xc8>)
 800d60a:	4293      	cmp	r3, r2
 800d60c:	d007      	beq.n	800d61e <TIM_OC5_SetConfig+0x82>
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	4a15      	ldr	r2, [pc, #84]	@ (800d668 <TIM_OC5_SetConfig+0xcc>)
 800d612:	4293      	cmp	r3, r2
 800d614:	d003      	beq.n	800d61e <TIM_OC5_SetConfig+0x82>
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	4a14      	ldr	r2, [pc, #80]	@ (800d66c <TIM_OC5_SetConfig+0xd0>)
 800d61a:	4293      	cmp	r3, r2
 800d61c:	d109      	bne.n	800d632 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d61e:	697b      	ldr	r3, [r7, #20]
 800d620:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d624:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	695b      	ldr	r3, [r3, #20]
 800d62a:	021b      	lsls	r3, r3, #8
 800d62c:	697a      	ldr	r2, [r7, #20]
 800d62e:	4313      	orrs	r3, r2
 800d630:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	697a      	ldr	r2, [r7, #20]
 800d636:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	68fa      	ldr	r2, [r7, #12]
 800d63c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	685a      	ldr	r2, [r3, #4]
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	693a      	ldr	r2, [r7, #16]
 800d64a:	621a      	str	r2, [r3, #32]
}
 800d64c:	bf00      	nop
 800d64e:	371c      	adds	r7, #28
 800d650:	46bd      	mov	sp, r7
 800d652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d656:	4770      	bx	lr
 800d658:	40012c00 	.word	0x40012c00
 800d65c:	40013400 	.word	0x40013400
 800d660:	40014000 	.word	0x40014000
 800d664:	40014400 	.word	0x40014400
 800d668:	40014800 	.word	0x40014800
 800d66c:	40015000 	.word	0x40015000

0800d670 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d670:	b480      	push	{r7}
 800d672:	b087      	sub	sp, #28
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	6a1b      	ldr	r3, [r3, #32]
 800d67e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	6a1b      	ldr	r3, [r3, #32]
 800d684:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	685b      	ldr	r3, [r3, #4]
 800d690:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d69e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d6a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d6a4:	683b      	ldr	r3, [r7, #0]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	021b      	lsls	r3, r3, #8
 800d6aa:	68fa      	ldr	r2, [r7, #12]
 800d6ac:	4313      	orrs	r3, r2
 800d6ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d6b0:	693b      	ldr	r3, [r7, #16]
 800d6b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d6b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	689b      	ldr	r3, [r3, #8]
 800d6bc:	051b      	lsls	r3, r3, #20
 800d6be:	693a      	ldr	r2, [r7, #16]
 800d6c0:	4313      	orrs	r3, r2
 800d6c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	4a1a      	ldr	r2, [pc, #104]	@ (800d730 <TIM_OC6_SetConfig+0xc0>)
 800d6c8:	4293      	cmp	r3, r2
 800d6ca:	d013      	beq.n	800d6f4 <TIM_OC6_SetConfig+0x84>
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	4a19      	ldr	r2, [pc, #100]	@ (800d734 <TIM_OC6_SetConfig+0xc4>)
 800d6d0:	4293      	cmp	r3, r2
 800d6d2:	d00f      	beq.n	800d6f4 <TIM_OC6_SetConfig+0x84>
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	4a18      	ldr	r2, [pc, #96]	@ (800d738 <TIM_OC6_SetConfig+0xc8>)
 800d6d8:	4293      	cmp	r3, r2
 800d6da:	d00b      	beq.n	800d6f4 <TIM_OC6_SetConfig+0x84>
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	4a17      	ldr	r2, [pc, #92]	@ (800d73c <TIM_OC6_SetConfig+0xcc>)
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d007      	beq.n	800d6f4 <TIM_OC6_SetConfig+0x84>
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	4a16      	ldr	r2, [pc, #88]	@ (800d740 <TIM_OC6_SetConfig+0xd0>)
 800d6e8:	4293      	cmp	r3, r2
 800d6ea:	d003      	beq.n	800d6f4 <TIM_OC6_SetConfig+0x84>
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	4a15      	ldr	r2, [pc, #84]	@ (800d744 <TIM_OC6_SetConfig+0xd4>)
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	d109      	bne.n	800d708 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d6f4:	697b      	ldr	r3, [r7, #20]
 800d6f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d6fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	695b      	ldr	r3, [r3, #20]
 800d700:	029b      	lsls	r3, r3, #10
 800d702:	697a      	ldr	r2, [r7, #20]
 800d704:	4313      	orrs	r3, r2
 800d706:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	697a      	ldr	r2, [r7, #20]
 800d70c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	68fa      	ldr	r2, [r7, #12]
 800d712:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	685a      	ldr	r2, [r3, #4]
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	693a      	ldr	r2, [r7, #16]
 800d720:	621a      	str	r2, [r3, #32]
}
 800d722:	bf00      	nop
 800d724:	371c      	adds	r7, #28
 800d726:	46bd      	mov	sp, r7
 800d728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72c:	4770      	bx	lr
 800d72e:	bf00      	nop
 800d730:	40012c00 	.word	0x40012c00
 800d734:	40013400 	.word	0x40013400
 800d738:	40014000 	.word	0x40014000
 800d73c:	40014400 	.word	0x40014400
 800d740:	40014800 	.word	0x40014800
 800d744:	40015000 	.word	0x40015000

0800d748 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d748:	b480      	push	{r7}
 800d74a:	b087      	sub	sp, #28
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	60f8      	str	r0, [r7, #12]
 800d750:	60b9      	str	r1, [r7, #8]
 800d752:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	6a1b      	ldr	r3, [r3, #32]
 800d758:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	6a1b      	ldr	r3, [r3, #32]
 800d75e:	f023 0201 	bic.w	r2, r3, #1
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	699b      	ldr	r3, [r3, #24]
 800d76a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d76c:	693b      	ldr	r3, [r7, #16]
 800d76e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d772:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	011b      	lsls	r3, r3, #4
 800d778:	693a      	ldr	r2, [r7, #16]
 800d77a:	4313      	orrs	r3, r2
 800d77c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d77e:	697b      	ldr	r3, [r7, #20]
 800d780:	f023 030a 	bic.w	r3, r3, #10
 800d784:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d786:	697a      	ldr	r2, [r7, #20]
 800d788:	68bb      	ldr	r3, [r7, #8]
 800d78a:	4313      	orrs	r3, r2
 800d78c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	693a      	ldr	r2, [r7, #16]
 800d792:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	697a      	ldr	r2, [r7, #20]
 800d798:	621a      	str	r2, [r3, #32]
}
 800d79a:	bf00      	nop
 800d79c:	371c      	adds	r7, #28
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a4:	4770      	bx	lr

0800d7a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d7a6:	b480      	push	{r7}
 800d7a8:	b087      	sub	sp, #28
 800d7aa:	af00      	add	r7, sp, #0
 800d7ac:	60f8      	str	r0, [r7, #12]
 800d7ae:	60b9      	str	r1, [r7, #8]
 800d7b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	6a1b      	ldr	r3, [r3, #32]
 800d7b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	6a1b      	ldr	r3, [r3, #32]
 800d7bc:	f023 0210 	bic.w	r2, r3, #16
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	699b      	ldr	r3, [r3, #24]
 800d7c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d7ca:	693b      	ldr	r3, [r7, #16]
 800d7cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d7d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	031b      	lsls	r3, r3, #12
 800d7d6:	693a      	ldr	r2, [r7, #16]
 800d7d8:	4313      	orrs	r3, r2
 800d7da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d7dc:	697b      	ldr	r3, [r7, #20]
 800d7de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d7e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d7e4:	68bb      	ldr	r3, [r7, #8]
 800d7e6:	011b      	lsls	r3, r3, #4
 800d7e8:	697a      	ldr	r2, [r7, #20]
 800d7ea:	4313      	orrs	r3, r2
 800d7ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	693a      	ldr	r2, [r7, #16]
 800d7f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	697a      	ldr	r2, [r7, #20]
 800d7f8:	621a      	str	r2, [r3, #32]
}
 800d7fa:	bf00      	nop
 800d7fc:	371c      	adds	r7, #28
 800d7fe:	46bd      	mov	sp, r7
 800d800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d804:	4770      	bx	lr

0800d806 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d806:	b480      	push	{r7}
 800d808:	b085      	sub	sp, #20
 800d80a:	af00      	add	r7, sp, #0
 800d80c:	6078      	str	r0, [r7, #4]
 800d80e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	689b      	ldr	r3, [r3, #8]
 800d814:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d81c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d820:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d822:	683a      	ldr	r2, [r7, #0]
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	4313      	orrs	r3, r2
 800d828:	f043 0307 	orr.w	r3, r3, #7
 800d82c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	68fa      	ldr	r2, [r7, #12]
 800d832:	609a      	str	r2, [r3, #8]
}
 800d834:	bf00      	nop
 800d836:	3714      	adds	r7, #20
 800d838:	46bd      	mov	sp, r7
 800d83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d83e:	4770      	bx	lr

0800d840 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d840:	b480      	push	{r7}
 800d842:	b087      	sub	sp, #28
 800d844:	af00      	add	r7, sp, #0
 800d846:	60f8      	str	r0, [r7, #12]
 800d848:	60b9      	str	r1, [r7, #8]
 800d84a:	607a      	str	r2, [r7, #4]
 800d84c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	689b      	ldr	r3, [r3, #8]
 800d852:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d854:	697b      	ldr	r3, [r7, #20]
 800d856:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d85a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	021a      	lsls	r2, r3, #8
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	431a      	orrs	r2, r3
 800d864:	68bb      	ldr	r3, [r7, #8]
 800d866:	4313      	orrs	r3, r2
 800d868:	697a      	ldr	r2, [r7, #20]
 800d86a:	4313      	orrs	r3, r2
 800d86c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	697a      	ldr	r2, [r7, #20]
 800d872:	609a      	str	r2, [r3, #8]
}
 800d874:	bf00      	nop
 800d876:	371c      	adds	r7, #28
 800d878:	46bd      	mov	sp, r7
 800d87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d87e:	4770      	bx	lr

0800d880 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d880:	b480      	push	{r7}
 800d882:	b085      	sub	sp, #20
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
 800d888:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d890:	2b01      	cmp	r3, #1
 800d892:	d101      	bne.n	800d898 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d894:	2302      	movs	r3, #2
 800d896:	e074      	b.n	800d982 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	2201      	movs	r2, #1
 800d89c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2202      	movs	r2, #2
 800d8a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	685b      	ldr	r3, [r3, #4]
 800d8ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	689b      	ldr	r3, [r3, #8]
 800d8b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	4a34      	ldr	r2, [pc, #208]	@ (800d990 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d8be:	4293      	cmp	r3, r2
 800d8c0:	d009      	beq.n	800d8d6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	4a33      	ldr	r2, [pc, #204]	@ (800d994 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d8c8:	4293      	cmp	r3, r2
 800d8ca:	d004      	beq.n	800d8d6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	4a31      	ldr	r2, [pc, #196]	@ (800d998 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d8d2:	4293      	cmp	r3, r2
 800d8d4:	d108      	bne.n	800d8e8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d8dc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d8de:	683b      	ldr	r3, [r7, #0]
 800d8e0:	685b      	ldr	r3, [r3, #4]
 800d8e2:	68fa      	ldr	r2, [r7, #12]
 800d8e4:	4313      	orrs	r3, r2
 800d8e6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800d8ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d8f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	68fa      	ldr	r2, [r7, #12]
 800d8fa:	4313      	orrs	r3, r2
 800d8fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	68fa      	ldr	r2, [r7, #12]
 800d904:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	4a21      	ldr	r2, [pc, #132]	@ (800d990 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d90c:	4293      	cmp	r3, r2
 800d90e:	d022      	beq.n	800d956 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d918:	d01d      	beq.n	800d956 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	4a1f      	ldr	r2, [pc, #124]	@ (800d99c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800d920:	4293      	cmp	r3, r2
 800d922:	d018      	beq.n	800d956 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	4a1d      	ldr	r2, [pc, #116]	@ (800d9a0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800d92a:	4293      	cmp	r3, r2
 800d92c:	d013      	beq.n	800d956 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	4a1c      	ldr	r2, [pc, #112]	@ (800d9a4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d934:	4293      	cmp	r3, r2
 800d936:	d00e      	beq.n	800d956 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4a15      	ldr	r2, [pc, #84]	@ (800d994 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d93e:	4293      	cmp	r3, r2
 800d940:	d009      	beq.n	800d956 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	4a18      	ldr	r2, [pc, #96]	@ (800d9a8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d948:	4293      	cmp	r3, r2
 800d94a:	d004      	beq.n	800d956 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	4a11      	ldr	r2, [pc, #68]	@ (800d998 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d952:	4293      	cmp	r3, r2
 800d954:	d10c      	bne.n	800d970 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d956:	68bb      	ldr	r3, [r7, #8]
 800d958:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d95c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d95e:	683b      	ldr	r3, [r7, #0]
 800d960:	689b      	ldr	r3, [r3, #8]
 800d962:	68ba      	ldr	r2, [r7, #8]
 800d964:	4313      	orrs	r3, r2
 800d966:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	68ba      	ldr	r2, [r7, #8]
 800d96e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2201      	movs	r2, #1
 800d974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2200      	movs	r2, #0
 800d97c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d980:	2300      	movs	r3, #0
}
 800d982:	4618      	mov	r0, r3
 800d984:	3714      	adds	r7, #20
 800d986:	46bd      	mov	sp, r7
 800d988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98c:	4770      	bx	lr
 800d98e:	bf00      	nop
 800d990:	40012c00 	.word	0x40012c00
 800d994:	40013400 	.word	0x40013400
 800d998:	40015000 	.word	0x40015000
 800d99c:	40000400 	.word	0x40000400
 800d9a0:	40000800 	.word	0x40000800
 800d9a4:	40000c00 	.word	0x40000c00
 800d9a8:	40014000 	.word	0x40014000

0800d9ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b085      	sub	sp, #20
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
 800d9b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d9c0:	2b01      	cmp	r3, #1
 800d9c2:	d101      	bne.n	800d9c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d9c4:	2302      	movs	r3, #2
 800d9c6:	e078      	b.n	800daba <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2201      	movs	r2, #1
 800d9cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d9d6:	683b      	ldr	r3, [r7, #0]
 800d9d8:	68db      	ldr	r3, [r3, #12]
 800d9da:	4313      	orrs	r3, r2
 800d9dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d9e4:	683b      	ldr	r3, [r7, #0]
 800d9e6:	689b      	ldr	r3, [r3, #8]
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	685b      	ldr	r3, [r3, #4]
 800d9f6:	4313      	orrs	r3, r2
 800d9f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	4313      	orrs	r3, r2
 800da06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	691b      	ldr	r3, [r3, #16]
 800da12:	4313      	orrs	r3, r2
 800da14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800da1c:	683b      	ldr	r3, [r7, #0]
 800da1e:	695b      	ldr	r3, [r3, #20]
 800da20:	4313      	orrs	r3, r2
 800da22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800da2a:	683b      	ldr	r3, [r7, #0]
 800da2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da2e:	4313      	orrs	r3, r2
 800da30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800da38:	683b      	ldr	r3, [r7, #0]
 800da3a:	699b      	ldr	r3, [r3, #24]
 800da3c:	041b      	lsls	r3, r3, #16
 800da3e:	4313      	orrs	r3, r2
 800da40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	69db      	ldr	r3, [r3, #28]
 800da4c:	4313      	orrs	r3, r2
 800da4e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	4a1c      	ldr	r2, [pc, #112]	@ (800dac8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800da56:	4293      	cmp	r3, r2
 800da58:	d009      	beq.n	800da6e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	4a1b      	ldr	r2, [pc, #108]	@ (800dacc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800da60:	4293      	cmp	r3, r2
 800da62:	d004      	beq.n	800da6e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	4a19      	ldr	r2, [pc, #100]	@ (800dad0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800da6a:	4293      	cmp	r3, r2
 800da6c:	d11c      	bne.n	800daa8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da78:	051b      	lsls	r3, r3, #20
 800da7a:	4313      	orrs	r3, r2
 800da7c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	6a1b      	ldr	r3, [r3, #32]
 800da88:	4313      	orrs	r3, r2
 800da8a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da96:	4313      	orrs	r3, r2
 800da98:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800daa4:	4313      	orrs	r3, r2
 800daa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	68fa      	ldr	r2, [r7, #12]
 800daae:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2200      	movs	r2, #0
 800dab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800dab8:	2300      	movs	r3, #0
}
 800daba:	4618      	mov	r0, r3
 800dabc:	3714      	adds	r7, #20
 800dabe:	46bd      	mov	sp, r7
 800dac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac4:	4770      	bx	lr
 800dac6:	bf00      	nop
 800dac8:	40012c00 	.word	0x40012c00
 800dacc:	40013400 	.word	0x40013400
 800dad0:	40015000 	.word	0x40015000

0800dad4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b082      	sub	sp, #8
 800dad8:	af00      	add	r7, sp, #0
 800dada:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d101      	bne.n	800dae6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dae2:	2301      	movs	r3, #1
 800dae4:	e042      	b.n	800db6c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800daec:	2b00      	cmp	r3, #0
 800daee:	d106      	bne.n	800dafe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2200      	movs	r2, #0
 800daf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800daf8:	6878      	ldr	r0, [r7, #4]
 800dafa:	f7fa f957 	bl	8007dac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	2224      	movs	r2, #36	@ 0x24
 800db02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	681a      	ldr	r2, [r3, #0]
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f022 0201 	bic.w	r2, r2, #1
 800db14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d002      	beq.n	800db24 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800db1e:	6878      	ldr	r0, [r7, #4]
 800db20:	f000 fc7a 	bl	800e418 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800db24:	6878      	ldr	r0, [r7, #4]
 800db26:	f000 f97b 	bl	800de20 <UART_SetConfig>
 800db2a:	4603      	mov	r3, r0
 800db2c:	2b01      	cmp	r3, #1
 800db2e:	d101      	bne.n	800db34 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800db30:	2301      	movs	r3, #1
 800db32:	e01b      	b.n	800db6c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	685a      	ldr	r2, [r3, #4]
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800db42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	689a      	ldr	r2, [r3, #8]
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800db52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	681a      	ldr	r2, [r3, #0]
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	f042 0201 	orr.w	r2, r2, #1
 800db62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800db64:	6878      	ldr	r0, [r7, #4]
 800db66:	f000 fcf9 	bl	800e55c <UART_CheckIdleState>
 800db6a:	4603      	mov	r3, r0
}
 800db6c:	4618      	mov	r0, r3
 800db6e:	3708      	adds	r7, #8
 800db70:	46bd      	mov	sp, r7
 800db72:	bd80      	pop	{r7, pc}

0800db74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800db74:	b580      	push	{r7, lr}
 800db76:	b08a      	sub	sp, #40	@ 0x28
 800db78:	af02      	add	r7, sp, #8
 800db7a:	60f8      	str	r0, [r7, #12]
 800db7c:	60b9      	str	r1, [r7, #8]
 800db7e:	603b      	str	r3, [r7, #0]
 800db80:	4613      	mov	r3, r2
 800db82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db8a:	2b20      	cmp	r3, #32
 800db8c:	d17b      	bne.n	800dc86 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800db8e:	68bb      	ldr	r3, [r7, #8]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d002      	beq.n	800db9a <HAL_UART_Transmit+0x26>
 800db94:	88fb      	ldrh	r3, [r7, #6]
 800db96:	2b00      	cmp	r3, #0
 800db98:	d101      	bne.n	800db9e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800db9a:	2301      	movs	r3, #1
 800db9c:	e074      	b.n	800dc88 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	2200      	movs	r2, #0
 800dba2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	2221      	movs	r2, #33	@ 0x21
 800dbaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800dbae:	f7fa fc37 	bl	8008420 <HAL_GetTick>
 800dbb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	88fa      	ldrh	r2, [r7, #6]
 800dbb8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	88fa      	ldrh	r2, [r7, #6]
 800dbc0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	689b      	ldr	r3, [r3, #8]
 800dbc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dbcc:	d108      	bne.n	800dbe0 <HAL_UART_Transmit+0x6c>
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	691b      	ldr	r3, [r3, #16]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d104      	bne.n	800dbe0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	61bb      	str	r3, [r7, #24]
 800dbde:	e003      	b.n	800dbe8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800dbe0:	68bb      	ldr	r3, [r7, #8]
 800dbe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800dbe8:	e030      	b.n	800dc4c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800dbea:	683b      	ldr	r3, [r7, #0]
 800dbec:	9300      	str	r3, [sp, #0]
 800dbee:	697b      	ldr	r3, [r7, #20]
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	2180      	movs	r1, #128	@ 0x80
 800dbf4:	68f8      	ldr	r0, [r7, #12]
 800dbf6:	f000 fd5b 	bl	800e6b0 <UART_WaitOnFlagUntilTimeout>
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d005      	beq.n	800dc0c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	2220      	movs	r2, #32
 800dc04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800dc08:	2303      	movs	r3, #3
 800dc0a:	e03d      	b.n	800dc88 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800dc0c:	69fb      	ldr	r3, [r7, #28]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d10b      	bne.n	800dc2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800dc12:	69bb      	ldr	r3, [r7, #24]
 800dc14:	881b      	ldrh	r3, [r3, #0]
 800dc16:	461a      	mov	r2, r3
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800dc20:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800dc22:	69bb      	ldr	r3, [r7, #24]
 800dc24:	3302      	adds	r3, #2
 800dc26:	61bb      	str	r3, [r7, #24]
 800dc28:	e007      	b.n	800dc3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800dc2a:	69fb      	ldr	r3, [r7, #28]
 800dc2c:	781a      	ldrb	r2, [r3, #0]
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800dc34:	69fb      	ldr	r3, [r7, #28]
 800dc36:	3301      	adds	r3, #1
 800dc38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800dc40:	b29b      	uxth	r3, r3
 800dc42:	3b01      	subs	r3, #1
 800dc44:	b29a      	uxth	r2, r3
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800dc52:	b29b      	uxth	r3, r3
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d1c8      	bne.n	800dbea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	9300      	str	r3, [sp, #0]
 800dc5c:	697b      	ldr	r3, [r7, #20]
 800dc5e:	2200      	movs	r2, #0
 800dc60:	2140      	movs	r1, #64	@ 0x40
 800dc62:	68f8      	ldr	r0, [r7, #12]
 800dc64:	f000 fd24 	bl	800e6b0 <UART_WaitOnFlagUntilTimeout>
 800dc68:	4603      	mov	r3, r0
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d005      	beq.n	800dc7a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	2220      	movs	r2, #32
 800dc72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800dc76:	2303      	movs	r3, #3
 800dc78:	e006      	b.n	800dc88 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	2220      	movs	r2, #32
 800dc7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800dc82:	2300      	movs	r3, #0
 800dc84:	e000      	b.n	800dc88 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800dc86:	2302      	movs	r3, #2
  }
}
 800dc88:	4618      	mov	r0, r3
 800dc8a:	3720      	adds	r7, #32
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}

0800dc90 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b08a      	sub	sp, #40	@ 0x28
 800dc94:	af02      	add	r7, sp, #8
 800dc96:	60f8      	str	r0, [r7, #12]
 800dc98:	60b9      	str	r1, [r7, #8]
 800dc9a:	603b      	str	r3, [r7, #0]
 800dc9c:	4613      	mov	r3, r2
 800dc9e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dca6:	2b20      	cmp	r3, #32
 800dca8:	f040 80b5 	bne.w	800de16 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800dcac:	68bb      	ldr	r3, [r7, #8]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d002      	beq.n	800dcb8 <HAL_UART_Receive+0x28>
 800dcb2:	88fb      	ldrh	r3, [r7, #6]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d101      	bne.n	800dcbc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800dcb8:	2301      	movs	r3, #1
 800dcba:	e0ad      	b.n	800de18 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	2222      	movs	r2, #34	@ 0x22
 800dcc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	2200      	movs	r2, #0
 800dcd0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800dcd2:	f7fa fba5 	bl	8008420 <HAL_GetTick>
 800dcd6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	88fa      	ldrh	r2, [r7, #6]
 800dcdc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	88fa      	ldrh	r2, [r7, #6]
 800dce4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	689b      	ldr	r3, [r3, #8]
 800dcec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dcf0:	d10e      	bne.n	800dd10 <HAL_UART_Receive+0x80>
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	691b      	ldr	r3, [r3, #16]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d105      	bne.n	800dd06 <HAL_UART_Receive+0x76>
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800dd00:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dd04:	e02d      	b.n	800dd62 <HAL_UART_Receive+0xd2>
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	22ff      	movs	r2, #255	@ 0xff
 800dd0a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dd0e:	e028      	b.n	800dd62 <HAL_UART_Receive+0xd2>
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	689b      	ldr	r3, [r3, #8]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d10d      	bne.n	800dd34 <HAL_UART_Receive+0xa4>
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	691b      	ldr	r3, [r3, #16]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d104      	bne.n	800dd2a <HAL_UART_Receive+0x9a>
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	22ff      	movs	r2, #255	@ 0xff
 800dd24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dd28:	e01b      	b.n	800dd62 <HAL_UART_Receive+0xd2>
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	227f      	movs	r2, #127	@ 0x7f
 800dd2e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dd32:	e016      	b.n	800dd62 <HAL_UART_Receive+0xd2>
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	689b      	ldr	r3, [r3, #8]
 800dd38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dd3c:	d10d      	bne.n	800dd5a <HAL_UART_Receive+0xca>
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	691b      	ldr	r3, [r3, #16]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d104      	bne.n	800dd50 <HAL_UART_Receive+0xc0>
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	227f      	movs	r2, #127	@ 0x7f
 800dd4a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dd4e:	e008      	b.n	800dd62 <HAL_UART_Receive+0xd2>
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	223f      	movs	r2, #63	@ 0x3f
 800dd54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dd58:	e003      	b.n	800dd62 <HAL_UART_Receive+0xd2>
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	2200      	movs	r2, #0
 800dd5e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800dd68:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	689b      	ldr	r3, [r3, #8]
 800dd6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dd72:	d108      	bne.n	800dd86 <HAL_UART_Receive+0xf6>
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	691b      	ldr	r3, [r3, #16]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d104      	bne.n	800dd86 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	61bb      	str	r3, [r7, #24]
 800dd84:	e003      	b.n	800dd8e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800dd86:	68bb      	ldr	r3, [r7, #8]
 800dd88:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800dd8e:	e036      	b.n	800ddfe <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800dd90:	683b      	ldr	r3, [r7, #0]
 800dd92:	9300      	str	r3, [sp, #0]
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	2200      	movs	r2, #0
 800dd98:	2120      	movs	r1, #32
 800dd9a:	68f8      	ldr	r0, [r7, #12]
 800dd9c:	f000 fc88 	bl	800e6b0 <UART_WaitOnFlagUntilTimeout>
 800dda0:	4603      	mov	r3, r0
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d005      	beq.n	800ddb2 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	2220      	movs	r2, #32
 800ddaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800ddae:	2303      	movs	r3, #3
 800ddb0:	e032      	b.n	800de18 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800ddb2:	69fb      	ldr	r3, [r7, #28]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d10c      	bne.n	800ddd2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddbe:	b29a      	uxth	r2, r3
 800ddc0:	8a7b      	ldrh	r3, [r7, #18]
 800ddc2:	4013      	ands	r3, r2
 800ddc4:	b29a      	uxth	r2, r3
 800ddc6:	69bb      	ldr	r3, [r7, #24]
 800ddc8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ddca:	69bb      	ldr	r3, [r7, #24]
 800ddcc:	3302      	adds	r3, #2
 800ddce:	61bb      	str	r3, [r7, #24]
 800ddd0:	e00c      	b.n	800ddec <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddd8:	b2da      	uxtb	r2, r3
 800ddda:	8a7b      	ldrh	r3, [r7, #18]
 800dddc:	b2db      	uxtb	r3, r3
 800ddde:	4013      	ands	r3, r2
 800dde0:	b2da      	uxtb	r2, r3
 800dde2:	69fb      	ldr	r3, [r7, #28]
 800dde4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800dde6:	69fb      	ldr	r3, [r7, #28]
 800dde8:	3301      	adds	r3, #1
 800ddea:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ddf2:	b29b      	uxth	r3, r3
 800ddf4:	3b01      	subs	r3, #1
 800ddf6:	b29a      	uxth	r2, r3
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800de04:	b29b      	uxth	r3, r3
 800de06:	2b00      	cmp	r3, #0
 800de08:	d1c2      	bne.n	800dd90 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	2220      	movs	r2, #32
 800de0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800de12:	2300      	movs	r3, #0
 800de14:	e000      	b.n	800de18 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800de16:	2302      	movs	r3, #2
  }
}
 800de18:	4618      	mov	r0, r3
 800de1a:	3720      	adds	r7, #32
 800de1c:	46bd      	mov	sp, r7
 800de1e:	bd80      	pop	{r7, pc}

0800de20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800de20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800de24:	b08c      	sub	sp, #48	@ 0x30
 800de26:	af00      	add	r7, sp, #0
 800de28:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800de2a:	2300      	movs	r3, #0
 800de2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800de30:	697b      	ldr	r3, [r7, #20]
 800de32:	689a      	ldr	r2, [r3, #8]
 800de34:	697b      	ldr	r3, [r7, #20]
 800de36:	691b      	ldr	r3, [r3, #16]
 800de38:	431a      	orrs	r2, r3
 800de3a:	697b      	ldr	r3, [r7, #20]
 800de3c:	695b      	ldr	r3, [r3, #20]
 800de3e:	431a      	orrs	r2, r3
 800de40:	697b      	ldr	r3, [r7, #20]
 800de42:	69db      	ldr	r3, [r3, #28]
 800de44:	4313      	orrs	r3, r2
 800de46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800de48:	697b      	ldr	r3, [r7, #20]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	681a      	ldr	r2, [r3, #0]
 800de4e:	4baa      	ldr	r3, [pc, #680]	@ (800e0f8 <UART_SetConfig+0x2d8>)
 800de50:	4013      	ands	r3, r2
 800de52:	697a      	ldr	r2, [r7, #20]
 800de54:	6812      	ldr	r2, [r2, #0]
 800de56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800de58:	430b      	orrs	r3, r1
 800de5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800de5c:	697b      	ldr	r3, [r7, #20]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	685b      	ldr	r3, [r3, #4]
 800de62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800de66:	697b      	ldr	r3, [r7, #20]
 800de68:	68da      	ldr	r2, [r3, #12]
 800de6a:	697b      	ldr	r3, [r7, #20]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	430a      	orrs	r2, r1
 800de70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800de72:	697b      	ldr	r3, [r7, #20]
 800de74:	699b      	ldr	r3, [r3, #24]
 800de76:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800de78:	697b      	ldr	r3, [r7, #20]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	4a9f      	ldr	r2, [pc, #636]	@ (800e0fc <UART_SetConfig+0x2dc>)
 800de7e:	4293      	cmp	r3, r2
 800de80:	d004      	beq.n	800de8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800de82:	697b      	ldr	r3, [r7, #20]
 800de84:	6a1b      	ldr	r3, [r3, #32]
 800de86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800de88:	4313      	orrs	r3, r2
 800de8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800de8c:	697b      	ldr	r3, [r7, #20]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	689b      	ldr	r3, [r3, #8]
 800de92:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800de96:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800de9a:	697a      	ldr	r2, [r7, #20]
 800de9c:	6812      	ldr	r2, [r2, #0]
 800de9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dea0:	430b      	orrs	r3, r1
 800dea2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dea4:	697b      	ldr	r3, [r7, #20]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deaa:	f023 010f 	bic.w	r1, r3, #15
 800deae:	697b      	ldr	r3, [r7, #20]
 800deb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800deb2:	697b      	ldr	r3, [r7, #20]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	430a      	orrs	r2, r1
 800deb8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800deba:	697b      	ldr	r3, [r7, #20]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	4a90      	ldr	r2, [pc, #576]	@ (800e100 <UART_SetConfig+0x2e0>)
 800dec0:	4293      	cmp	r3, r2
 800dec2:	d125      	bne.n	800df10 <UART_SetConfig+0xf0>
 800dec4:	4b8f      	ldr	r3, [pc, #572]	@ (800e104 <UART_SetConfig+0x2e4>)
 800dec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800deca:	f003 0303 	and.w	r3, r3, #3
 800dece:	2b03      	cmp	r3, #3
 800ded0:	d81a      	bhi.n	800df08 <UART_SetConfig+0xe8>
 800ded2:	a201      	add	r2, pc, #4	@ (adr r2, 800ded8 <UART_SetConfig+0xb8>)
 800ded4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ded8:	0800dee9 	.word	0x0800dee9
 800dedc:	0800def9 	.word	0x0800def9
 800dee0:	0800def1 	.word	0x0800def1
 800dee4:	0800df01 	.word	0x0800df01
 800dee8:	2301      	movs	r3, #1
 800deea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800deee:	e116      	b.n	800e11e <UART_SetConfig+0x2fe>
 800def0:	2302      	movs	r3, #2
 800def2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800def6:	e112      	b.n	800e11e <UART_SetConfig+0x2fe>
 800def8:	2304      	movs	r3, #4
 800defa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800defe:	e10e      	b.n	800e11e <UART_SetConfig+0x2fe>
 800df00:	2308      	movs	r3, #8
 800df02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df06:	e10a      	b.n	800e11e <UART_SetConfig+0x2fe>
 800df08:	2310      	movs	r3, #16
 800df0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df0e:	e106      	b.n	800e11e <UART_SetConfig+0x2fe>
 800df10:	697b      	ldr	r3, [r7, #20]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	4a7c      	ldr	r2, [pc, #496]	@ (800e108 <UART_SetConfig+0x2e8>)
 800df16:	4293      	cmp	r3, r2
 800df18:	d138      	bne.n	800df8c <UART_SetConfig+0x16c>
 800df1a:	4b7a      	ldr	r3, [pc, #488]	@ (800e104 <UART_SetConfig+0x2e4>)
 800df1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df20:	f003 030c 	and.w	r3, r3, #12
 800df24:	2b0c      	cmp	r3, #12
 800df26:	d82d      	bhi.n	800df84 <UART_SetConfig+0x164>
 800df28:	a201      	add	r2, pc, #4	@ (adr r2, 800df30 <UART_SetConfig+0x110>)
 800df2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df2e:	bf00      	nop
 800df30:	0800df65 	.word	0x0800df65
 800df34:	0800df85 	.word	0x0800df85
 800df38:	0800df85 	.word	0x0800df85
 800df3c:	0800df85 	.word	0x0800df85
 800df40:	0800df75 	.word	0x0800df75
 800df44:	0800df85 	.word	0x0800df85
 800df48:	0800df85 	.word	0x0800df85
 800df4c:	0800df85 	.word	0x0800df85
 800df50:	0800df6d 	.word	0x0800df6d
 800df54:	0800df85 	.word	0x0800df85
 800df58:	0800df85 	.word	0x0800df85
 800df5c:	0800df85 	.word	0x0800df85
 800df60:	0800df7d 	.word	0x0800df7d
 800df64:	2300      	movs	r3, #0
 800df66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df6a:	e0d8      	b.n	800e11e <UART_SetConfig+0x2fe>
 800df6c:	2302      	movs	r3, #2
 800df6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df72:	e0d4      	b.n	800e11e <UART_SetConfig+0x2fe>
 800df74:	2304      	movs	r3, #4
 800df76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df7a:	e0d0      	b.n	800e11e <UART_SetConfig+0x2fe>
 800df7c:	2308      	movs	r3, #8
 800df7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df82:	e0cc      	b.n	800e11e <UART_SetConfig+0x2fe>
 800df84:	2310      	movs	r3, #16
 800df86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df8a:	e0c8      	b.n	800e11e <UART_SetConfig+0x2fe>
 800df8c:	697b      	ldr	r3, [r7, #20]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	4a5e      	ldr	r2, [pc, #376]	@ (800e10c <UART_SetConfig+0x2ec>)
 800df92:	4293      	cmp	r3, r2
 800df94:	d125      	bne.n	800dfe2 <UART_SetConfig+0x1c2>
 800df96:	4b5b      	ldr	r3, [pc, #364]	@ (800e104 <UART_SetConfig+0x2e4>)
 800df98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df9c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800dfa0:	2b30      	cmp	r3, #48	@ 0x30
 800dfa2:	d016      	beq.n	800dfd2 <UART_SetConfig+0x1b2>
 800dfa4:	2b30      	cmp	r3, #48	@ 0x30
 800dfa6:	d818      	bhi.n	800dfda <UART_SetConfig+0x1ba>
 800dfa8:	2b20      	cmp	r3, #32
 800dfaa:	d00a      	beq.n	800dfc2 <UART_SetConfig+0x1a2>
 800dfac:	2b20      	cmp	r3, #32
 800dfae:	d814      	bhi.n	800dfda <UART_SetConfig+0x1ba>
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d002      	beq.n	800dfba <UART_SetConfig+0x19a>
 800dfb4:	2b10      	cmp	r3, #16
 800dfb6:	d008      	beq.n	800dfca <UART_SetConfig+0x1aa>
 800dfb8:	e00f      	b.n	800dfda <UART_SetConfig+0x1ba>
 800dfba:	2300      	movs	r3, #0
 800dfbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfc0:	e0ad      	b.n	800e11e <UART_SetConfig+0x2fe>
 800dfc2:	2302      	movs	r3, #2
 800dfc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfc8:	e0a9      	b.n	800e11e <UART_SetConfig+0x2fe>
 800dfca:	2304      	movs	r3, #4
 800dfcc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfd0:	e0a5      	b.n	800e11e <UART_SetConfig+0x2fe>
 800dfd2:	2308      	movs	r3, #8
 800dfd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfd8:	e0a1      	b.n	800e11e <UART_SetConfig+0x2fe>
 800dfda:	2310      	movs	r3, #16
 800dfdc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfe0:	e09d      	b.n	800e11e <UART_SetConfig+0x2fe>
 800dfe2:	697b      	ldr	r3, [r7, #20]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	4a4a      	ldr	r2, [pc, #296]	@ (800e110 <UART_SetConfig+0x2f0>)
 800dfe8:	4293      	cmp	r3, r2
 800dfea:	d125      	bne.n	800e038 <UART_SetConfig+0x218>
 800dfec:	4b45      	ldr	r3, [pc, #276]	@ (800e104 <UART_SetConfig+0x2e4>)
 800dfee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dff2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800dff6:	2bc0      	cmp	r3, #192	@ 0xc0
 800dff8:	d016      	beq.n	800e028 <UART_SetConfig+0x208>
 800dffa:	2bc0      	cmp	r3, #192	@ 0xc0
 800dffc:	d818      	bhi.n	800e030 <UART_SetConfig+0x210>
 800dffe:	2b80      	cmp	r3, #128	@ 0x80
 800e000:	d00a      	beq.n	800e018 <UART_SetConfig+0x1f8>
 800e002:	2b80      	cmp	r3, #128	@ 0x80
 800e004:	d814      	bhi.n	800e030 <UART_SetConfig+0x210>
 800e006:	2b00      	cmp	r3, #0
 800e008:	d002      	beq.n	800e010 <UART_SetConfig+0x1f0>
 800e00a:	2b40      	cmp	r3, #64	@ 0x40
 800e00c:	d008      	beq.n	800e020 <UART_SetConfig+0x200>
 800e00e:	e00f      	b.n	800e030 <UART_SetConfig+0x210>
 800e010:	2300      	movs	r3, #0
 800e012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e016:	e082      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e018:	2302      	movs	r3, #2
 800e01a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e01e:	e07e      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e020:	2304      	movs	r3, #4
 800e022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e026:	e07a      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e028:	2308      	movs	r3, #8
 800e02a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e02e:	e076      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e030:	2310      	movs	r3, #16
 800e032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e036:	e072      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e038:	697b      	ldr	r3, [r7, #20]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	4a35      	ldr	r2, [pc, #212]	@ (800e114 <UART_SetConfig+0x2f4>)
 800e03e:	4293      	cmp	r3, r2
 800e040:	d12a      	bne.n	800e098 <UART_SetConfig+0x278>
 800e042:	4b30      	ldr	r3, [pc, #192]	@ (800e104 <UART_SetConfig+0x2e4>)
 800e044:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e048:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e04c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e050:	d01a      	beq.n	800e088 <UART_SetConfig+0x268>
 800e052:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e056:	d81b      	bhi.n	800e090 <UART_SetConfig+0x270>
 800e058:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e05c:	d00c      	beq.n	800e078 <UART_SetConfig+0x258>
 800e05e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e062:	d815      	bhi.n	800e090 <UART_SetConfig+0x270>
 800e064:	2b00      	cmp	r3, #0
 800e066:	d003      	beq.n	800e070 <UART_SetConfig+0x250>
 800e068:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e06c:	d008      	beq.n	800e080 <UART_SetConfig+0x260>
 800e06e:	e00f      	b.n	800e090 <UART_SetConfig+0x270>
 800e070:	2300      	movs	r3, #0
 800e072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e076:	e052      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e078:	2302      	movs	r3, #2
 800e07a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e07e:	e04e      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e080:	2304      	movs	r3, #4
 800e082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e086:	e04a      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e088:	2308      	movs	r3, #8
 800e08a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e08e:	e046      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e090:	2310      	movs	r3, #16
 800e092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e096:	e042      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e098:	697b      	ldr	r3, [r7, #20]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	4a17      	ldr	r2, [pc, #92]	@ (800e0fc <UART_SetConfig+0x2dc>)
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	d13a      	bne.n	800e118 <UART_SetConfig+0x2f8>
 800e0a2:	4b18      	ldr	r3, [pc, #96]	@ (800e104 <UART_SetConfig+0x2e4>)
 800e0a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800e0ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e0b0:	d01a      	beq.n	800e0e8 <UART_SetConfig+0x2c8>
 800e0b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e0b6:	d81b      	bhi.n	800e0f0 <UART_SetConfig+0x2d0>
 800e0b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e0bc:	d00c      	beq.n	800e0d8 <UART_SetConfig+0x2b8>
 800e0be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e0c2:	d815      	bhi.n	800e0f0 <UART_SetConfig+0x2d0>
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d003      	beq.n	800e0d0 <UART_SetConfig+0x2b0>
 800e0c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e0cc:	d008      	beq.n	800e0e0 <UART_SetConfig+0x2c0>
 800e0ce:	e00f      	b.n	800e0f0 <UART_SetConfig+0x2d0>
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e0d6:	e022      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e0d8:	2302      	movs	r3, #2
 800e0da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e0de:	e01e      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e0e0:	2304      	movs	r3, #4
 800e0e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e0e6:	e01a      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e0e8:	2308      	movs	r3, #8
 800e0ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e0ee:	e016      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e0f0:	2310      	movs	r3, #16
 800e0f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e0f6:	e012      	b.n	800e11e <UART_SetConfig+0x2fe>
 800e0f8:	cfff69f3 	.word	0xcfff69f3
 800e0fc:	40008000 	.word	0x40008000
 800e100:	40013800 	.word	0x40013800
 800e104:	40021000 	.word	0x40021000
 800e108:	40004400 	.word	0x40004400
 800e10c:	40004800 	.word	0x40004800
 800e110:	40004c00 	.word	0x40004c00
 800e114:	40005000 	.word	0x40005000
 800e118:	2310      	movs	r3, #16
 800e11a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e11e:	697b      	ldr	r3, [r7, #20]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	4aae      	ldr	r2, [pc, #696]	@ (800e3dc <UART_SetConfig+0x5bc>)
 800e124:	4293      	cmp	r3, r2
 800e126:	f040 8097 	bne.w	800e258 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e12a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e12e:	2b08      	cmp	r3, #8
 800e130:	d823      	bhi.n	800e17a <UART_SetConfig+0x35a>
 800e132:	a201      	add	r2, pc, #4	@ (adr r2, 800e138 <UART_SetConfig+0x318>)
 800e134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e138:	0800e15d 	.word	0x0800e15d
 800e13c:	0800e17b 	.word	0x0800e17b
 800e140:	0800e165 	.word	0x0800e165
 800e144:	0800e17b 	.word	0x0800e17b
 800e148:	0800e16b 	.word	0x0800e16b
 800e14c:	0800e17b 	.word	0x0800e17b
 800e150:	0800e17b 	.word	0x0800e17b
 800e154:	0800e17b 	.word	0x0800e17b
 800e158:	0800e173 	.word	0x0800e173
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e15c:	f7fd f92c 	bl	800b3b8 <HAL_RCC_GetPCLK1Freq>
 800e160:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e162:	e010      	b.n	800e186 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e164:	4b9e      	ldr	r3, [pc, #632]	@ (800e3e0 <UART_SetConfig+0x5c0>)
 800e166:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e168:	e00d      	b.n	800e186 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e16a:	f7fd f8b7 	bl	800b2dc <HAL_RCC_GetSysClockFreq>
 800e16e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e170:	e009      	b.n	800e186 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e172:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e176:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e178:	e005      	b.n	800e186 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800e17a:	2300      	movs	r3, #0
 800e17c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e17e:	2301      	movs	r3, #1
 800e180:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e184:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e188:	2b00      	cmp	r3, #0
 800e18a:	f000 8130 	beq.w	800e3ee <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e18e:	697b      	ldr	r3, [r7, #20]
 800e190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e192:	4a94      	ldr	r2, [pc, #592]	@ (800e3e4 <UART_SetConfig+0x5c4>)
 800e194:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e198:	461a      	mov	r2, r3
 800e19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e19c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e1a0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e1a2:	697b      	ldr	r3, [r7, #20]
 800e1a4:	685a      	ldr	r2, [r3, #4]
 800e1a6:	4613      	mov	r3, r2
 800e1a8:	005b      	lsls	r3, r3, #1
 800e1aa:	4413      	add	r3, r2
 800e1ac:	69ba      	ldr	r2, [r7, #24]
 800e1ae:	429a      	cmp	r2, r3
 800e1b0:	d305      	bcc.n	800e1be <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e1b2:	697b      	ldr	r3, [r7, #20]
 800e1b4:	685b      	ldr	r3, [r3, #4]
 800e1b6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e1b8:	69ba      	ldr	r2, [r7, #24]
 800e1ba:	429a      	cmp	r2, r3
 800e1bc:	d903      	bls.n	800e1c6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800e1be:	2301      	movs	r3, #1
 800e1c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e1c4:	e113      	b.n	800e3ee <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	60bb      	str	r3, [r7, #8]
 800e1cc:	60fa      	str	r2, [r7, #12]
 800e1ce:	697b      	ldr	r3, [r7, #20]
 800e1d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1d2:	4a84      	ldr	r2, [pc, #528]	@ (800e3e4 <UART_SetConfig+0x5c4>)
 800e1d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e1d8:	b29b      	uxth	r3, r3
 800e1da:	2200      	movs	r2, #0
 800e1dc:	603b      	str	r3, [r7, #0]
 800e1de:	607a      	str	r2, [r7, #4]
 800e1e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e1e8:	f7f2 fd56 	bl	8000c98 <__aeabi_uldivmod>
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	460b      	mov	r3, r1
 800e1f0:	4610      	mov	r0, r2
 800e1f2:	4619      	mov	r1, r3
 800e1f4:	f04f 0200 	mov.w	r2, #0
 800e1f8:	f04f 0300 	mov.w	r3, #0
 800e1fc:	020b      	lsls	r3, r1, #8
 800e1fe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e202:	0202      	lsls	r2, r0, #8
 800e204:	6979      	ldr	r1, [r7, #20]
 800e206:	6849      	ldr	r1, [r1, #4]
 800e208:	0849      	lsrs	r1, r1, #1
 800e20a:	2000      	movs	r0, #0
 800e20c:	460c      	mov	r4, r1
 800e20e:	4605      	mov	r5, r0
 800e210:	eb12 0804 	adds.w	r8, r2, r4
 800e214:	eb43 0905 	adc.w	r9, r3, r5
 800e218:	697b      	ldr	r3, [r7, #20]
 800e21a:	685b      	ldr	r3, [r3, #4]
 800e21c:	2200      	movs	r2, #0
 800e21e:	469a      	mov	sl, r3
 800e220:	4693      	mov	fp, r2
 800e222:	4652      	mov	r2, sl
 800e224:	465b      	mov	r3, fp
 800e226:	4640      	mov	r0, r8
 800e228:	4649      	mov	r1, r9
 800e22a:	f7f2 fd35 	bl	8000c98 <__aeabi_uldivmod>
 800e22e:	4602      	mov	r2, r0
 800e230:	460b      	mov	r3, r1
 800e232:	4613      	mov	r3, r2
 800e234:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e236:	6a3b      	ldr	r3, [r7, #32]
 800e238:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e23c:	d308      	bcc.n	800e250 <UART_SetConfig+0x430>
 800e23e:	6a3b      	ldr	r3, [r7, #32]
 800e240:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e244:	d204      	bcs.n	800e250 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800e246:	697b      	ldr	r3, [r7, #20]
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	6a3a      	ldr	r2, [r7, #32]
 800e24c:	60da      	str	r2, [r3, #12]
 800e24e:	e0ce      	b.n	800e3ee <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800e250:	2301      	movs	r3, #1
 800e252:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e256:	e0ca      	b.n	800e3ee <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e258:	697b      	ldr	r3, [r7, #20]
 800e25a:	69db      	ldr	r3, [r3, #28]
 800e25c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e260:	d166      	bne.n	800e330 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800e262:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e266:	2b08      	cmp	r3, #8
 800e268:	d827      	bhi.n	800e2ba <UART_SetConfig+0x49a>
 800e26a:	a201      	add	r2, pc, #4	@ (adr r2, 800e270 <UART_SetConfig+0x450>)
 800e26c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e270:	0800e295 	.word	0x0800e295
 800e274:	0800e29d 	.word	0x0800e29d
 800e278:	0800e2a5 	.word	0x0800e2a5
 800e27c:	0800e2bb 	.word	0x0800e2bb
 800e280:	0800e2ab 	.word	0x0800e2ab
 800e284:	0800e2bb 	.word	0x0800e2bb
 800e288:	0800e2bb 	.word	0x0800e2bb
 800e28c:	0800e2bb 	.word	0x0800e2bb
 800e290:	0800e2b3 	.word	0x0800e2b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e294:	f7fd f890 	bl	800b3b8 <HAL_RCC_GetPCLK1Freq>
 800e298:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e29a:	e014      	b.n	800e2c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e29c:	f7fd f8a2 	bl	800b3e4 <HAL_RCC_GetPCLK2Freq>
 800e2a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e2a2:	e010      	b.n	800e2c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e2a4:	4b4e      	ldr	r3, [pc, #312]	@ (800e3e0 <UART_SetConfig+0x5c0>)
 800e2a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e2a8:	e00d      	b.n	800e2c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e2aa:	f7fd f817 	bl	800b2dc <HAL_RCC_GetSysClockFreq>
 800e2ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e2b0:	e009      	b.n	800e2c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e2b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e2b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e2b8:	e005      	b.n	800e2c6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e2be:	2301      	movs	r3, #1
 800e2c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e2c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	f000 8090 	beq.w	800e3ee <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e2ce:	697b      	ldr	r3, [r7, #20]
 800e2d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2d2:	4a44      	ldr	r2, [pc, #272]	@ (800e3e4 <UART_SetConfig+0x5c4>)
 800e2d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e2d8:	461a      	mov	r2, r3
 800e2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2dc:	fbb3 f3f2 	udiv	r3, r3, r2
 800e2e0:	005a      	lsls	r2, r3, #1
 800e2e2:	697b      	ldr	r3, [r7, #20]
 800e2e4:	685b      	ldr	r3, [r3, #4]
 800e2e6:	085b      	lsrs	r3, r3, #1
 800e2e8:	441a      	add	r2, r3
 800e2ea:	697b      	ldr	r3, [r7, #20]
 800e2ec:	685b      	ldr	r3, [r3, #4]
 800e2ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e2f4:	6a3b      	ldr	r3, [r7, #32]
 800e2f6:	2b0f      	cmp	r3, #15
 800e2f8:	d916      	bls.n	800e328 <UART_SetConfig+0x508>
 800e2fa:	6a3b      	ldr	r3, [r7, #32]
 800e2fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e300:	d212      	bcs.n	800e328 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e302:	6a3b      	ldr	r3, [r7, #32]
 800e304:	b29b      	uxth	r3, r3
 800e306:	f023 030f 	bic.w	r3, r3, #15
 800e30a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e30c:	6a3b      	ldr	r3, [r7, #32]
 800e30e:	085b      	lsrs	r3, r3, #1
 800e310:	b29b      	uxth	r3, r3
 800e312:	f003 0307 	and.w	r3, r3, #7
 800e316:	b29a      	uxth	r2, r3
 800e318:	8bfb      	ldrh	r3, [r7, #30]
 800e31a:	4313      	orrs	r3, r2
 800e31c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e31e:	697b      	ldr	r3, [r7, #20]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	8bfa      	ldrh	r2, [r7, #30]
 800e324:	60da      	str	r2, [r3, #12]
 800e326:	e062      	b.n	800e3ee <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800e328:	2301      	movs	r3, #1
 800e32a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e32e:	e05e      	b.n	800e3ee <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e330:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e334:	2b08      	cmp	r3, #8
 800e336:	d828      	bhi.n	800e38a <UART_SetConfig+0x56a>
 800e338:	a201      	add	r2, pc, #4	@ (adr r2, 800e340 <UART_SetConfig+0x520>)
 800e33a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e33e:	bf00      	nop
 800e340:	0800e365 	.word	0x0800e365
 800e344:	0800e36d 	.word	0x0800e36d
 800e348:	0800e375 	.word	0x0800e375
 800e34c:	0800e38b 	.word	0x0800e38b
 800e350:	0800e37b 	.word	0x0800e37b
 800e354:	0800e38b 	.word	0x0800e38b
 800e358:	0800e38b 	.word	0x0800e38b
 800e35c:	0800e38b 	.word	0x0800e38b
 800e360:	0800e383 	.word	0x0800e383
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e364:	f7fd f828 	bl	800b3b8 <HAL_RCC_GetPCLK1Freq>
 800e368:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e36a:	e014      	b.n	800e396 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e36c:	f7fd f83a 	bl	800b3e4 <HAL_RCC_GetPCLK2Freq>
 800e370:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e372:	e010      	b.n	800e396 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e374:	4b1a      	ldr	r3, [pc, #104]	@ (800e3e0 <UART_SetConfig+0x5c0>)
 800e376:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e378:	e00d      	b.n	800e396 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e37a:	f7fc ffaf 	bl	800b2dc <HAL_RCC_GetSysClockFreq>
 800e37e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e380:	e009      	b.n	800e396 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e382:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e386:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e388:	e005      	b.n	800e396 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800e38a:	2300      	movs	r3, #0
 800e38c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e38e:	2301      	movs	r3, #1
 800e390:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e394:	bf00      	nop
    }

    if (pclk != 0U)
 800e396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d028      	beq.n	800e3ee <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e39c:	697b      	ldr	r3, [r7, #20]
 800e39e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3a0:	4a10      	ldr	r2, [pc, #64]	@ (800e3e4 <UART_SetConfig+0x5c4>)
 800e3a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e3a6:	461a      	mov	r2, r3
 800e3a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3aa:	fbb3 f2f2 	udiv	r2, r3, r2
 800e3ae:	697b      	ldr	r3, [r7, #20]
 800e3b0:	685b      	ldr	r3, [r3, #4]
 800e3b2:	085b      	lsrs	r3, r3, #1
 800e3b4:	441a      	add	r2, r3
 800e3b6:	697b      	ldr	r3, [r7, #20]
 800e3b8:	685b      	ldr	r3, [r3, #4]
 800e3ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800e3be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e3c0:	6a3b      	ldr	r3, [r7, #32]
 800e3c2:	2b0f      	cmp	r3, #15
 800e3c4:	d910      	bls.n	800e3e8 <UART_SetConfig+0x5c8>
 800e3c6:	6a3b      	ldr	r3, [r7, #32]
 800e3c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e3cc:	d20c      	bcs.n	800e3e8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e3ce:	6a3b      	ldr	r3, [r7, #32]
 800e3d0:	b29a      	uxth	r2, r3
 800e3d2:	697b      	ldr	r3, [r7, #20]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	60da      	str	r2, [r3, #12]
 800e3d8:	e009      	b.n	800e3ee <UART_SetConfig+0x5ce>
 800e3da:	bf00      	nop
 800e3dc:	40008000 	.word	0x40008000
 800e3e0:	00f42400 	.word	0x00f42400
 800e3e4:	08014458 	.word	0x08014458
      }
      else
      {
        ret = HAL_ERROR;
 800e3e8:	2301      	movs	r3, #1
 800e3ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e3ee:	697b      	ldr	r3, [r7, #20]
 800e3f0:	2201      	movs	r2, #1
 800e3f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e3f6:	697b      	ldr	r3, [r7, #20]
 800e3f8:	2201      	movs	r2, #1
 800e3fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e3fe:	697b      	ldr	r3, [r7, #20]
 800e400:	2200      	movs	r2, #0
 800e402:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e404:	697b      	ldr	r3, [r7, #20]
 800e406:	2200      	movs	r2, #0
 800e408:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e40a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800e40e:	4618      	mov	r0, r3
 800e410:	3730      	adds	r7, #48	@ 0x30
 800e412:	46bd      	mov	sp, r7
 800e414:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e418 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e418:	b480      	push	{r7}
 800e41a:	b083      	sub	sp, #12
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e424:	f003 0308 	and.w	r3, r3, #8
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d00a      	beq.n	800e442 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	685b      	ldr	r3, [r3, #4]
 800e432:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	430a      	orrs	r2, r1
 800e440:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e446:	f003 0301 	and.w	r3, r3, #1
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d00a      	beq.n	800e464 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	685b      	ldr	r3, [r3, #4]
 800e454:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	430a      	orrs	r2, r1
 800e462:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e468:	f003 0302 	and.w	r3, r3, #2
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d00a      	beq.n	800e486 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	685b      	ldr	r3, [r3, #4]
 800e476:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	430a      	orrs	r2, r1
 800e484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e48a:	f003 0304 	and.w	r3, r3, #4
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d00a      	beq.n	800e4a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	685b      	ldr	r3, [r3, #4]
 800e498:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	430a      	orrs	r2, r1
 800e4a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4ac:	f003 0310 	and.w	r3, r3, #16
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d00a      	beq.n	800e4ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	689b      	ldr	r3, [r3, #8]
 800e4ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	430a      	orrs	r2, r1
 800e4c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4ce:	f003 0320 	and.w	r3, r3, #32
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d00a      	beq.n	800e4ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	689b      	ldr	r3, [r3, #8]
 800e4dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	430a      	orrs	r2, r1
 800e4ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d01a      	beq.n	800e52e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	685b      	ldr	r3, [r3, #4]
 800e4fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	430a      	orrs	r2, r1
 800e50c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e512:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e516:	d10a      	bne.n	800e52e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	685b      	ldr	r3, [r3, #4]
 800e51e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	430a      	orrs	r2, r1
 800e52c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e536:	2b00      	cmp	r3, #0
 800e538:	d00a      	beq.n	800e550 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	685b      	ldr	r3, [r3, #4]
 800e540:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	430a      	orrs	r2, r1
 800e54e:	605a      	str	r2, [r3, #4]
  }
}
 800e550:	bf00      	nop
 800e552:	370c      	adds	r7, #12
 800e554:	46bd      	mov	sp, r7
 800e556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55a:	4770      	bx	lr

0800e55c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e55c:	b580      	push	{r7, lr}
 800e55e:	b098      	sub	sp, #96	@ 0x60
 800e560:	af02      	add	r7, sp, #8
 800e562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	2200      	movs	r2, #0
 800e568:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e56c:	f7f9 ff58 	bl	8008420 <HAL_GetTick>
 800e570:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	f003 0308 	and.w	r3, r3, #8
 800e57c:	2b08      	cmp	r3, #8
 800e57e:	d12f      	bne.n	800e5e0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e580:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e584:	9300      	str	r3, [sp, #0]
 800e586:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e588:	2200      	movs	r2, #0
 800e58a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e58e:	6878      	ldr	r0, [r7, #4]
 800e590:	f000 f88e 	bl	800e6b0 <UART_WaitOnFlagUntilTimeout>
 800e594:	4603      	mov	r3, r0
 800e596:	2b00      	cmp	r3, #0
 800e598:	d022      	beq.n	800e5e0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5a2:	e853 3f00 	ldrex	r3, [r3]
 800e5a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e5a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e5aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e5ae:	653b      	str	r3, [r7, #80]	@ 0x50
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	461a      	mov	r2, r3
 800e5b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e5b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800e5ba:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e5be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e5c0:	e841 2300 	strex	r3, r2, [r1]
 800e5c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e5c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d1e6      	bne.n	800e59a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	2220      	movs	r2, #32
 800e5d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e5dc:	2303      	movs	r3, #3
 800e5de:	e063      	b.n	800e6a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	f003 0304 	and.w	r3, r3, #4
 800e5ea:	2b04      	cmp	r3, #4
 800e5ec:	d149      	bne.n	800e682 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e5ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e5f2:	9300      	str	r3, [sp, #0]
 800e5f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e5fc:	6878      	ldr	r0, [r7, #4]
 800e5fe:	f000 f857 	bl	800e6b0 <UART_WaitOnFlagUntilTimeout>
 800e602:	4603      	mov	r3, r0
 800e604:	2b00      	cmp	r3, #0
 800e606:	d03c      	beq.n	800e682 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e610:	e853 3f00 	ldrex	r3, [r3]
 800e614:	623b      	str	r3, [r7, #32]
   return(result);
 800e616:	6a3b      	ldr	r3, [r7, #32]
 800e618:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e61c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	461a      	mov	r2, r3
 800e624:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e626:	633b      	str	r3, [r7, #48]	@ 0x30
 800e628:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e62a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e62c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e62e:	e841 2300 	strex	r3, r2, [r1]
 800e632:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e636:	2b00      	cmp	r3, #0
 800e638:	d1e6      	bne.n	800e608 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	3308      	adds	r3, #8
 800e640:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e642:	693b      	ldr	r3, [r7, #16]
 800e644:	e853 3f00 	ldrex	r3, [r3]
 800e648:	60fb      	str	r3, [r7, #12]
   return(result);
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	f023 0301 	bic.w	r3, r3, #1
 800e650:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	3308      	adds	r3, #8
 800e658:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e65a:	61fa      	str	r2, [r7, #28]
 800e65c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e65e:	69b9      	ldr	r1, [r7, #24]
 800e660:	69fa      	ldr	r2, [r7, #28]
 800e662:	e841 2300 	strex	r3, r2, [r1]
 800e666:	617b      	str	r3, [r7, #20]
   return(result);
 800e668:	697b      	ldr	r3, [r7, #20]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d1e5      	bne.n	800e63a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	2220      	movs	r2, #32
 800e672:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	2200      	movs	r2, #0
 800e67a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e67e:	2303      	movs	r3, #3
 800e680:	e012      	b.n	800e6a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	2220      	movs	r2, #32
 800e686:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	2220      	movs	r2, #32
 800e68e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	2200      	movs	r2, #0
 800e696:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2200      	movs	r2, #0
 800e69c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e6a6:	2300      	movs	r3, #0
}
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	3758      	adds	r7, #88	@ 0x58
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	bd80      	pop	{r7, pc}

0800e6b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b084      	sub	sp, #16
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	60f8      	str	r0, [r7, #12]
 800e6b8:	60b9      	str	r1, [r7, #8]
 800e6ba:	603b      	str	r3, [r7, #0]
 800e6bc:	4613      	mov	r3, r2
 800e6be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e6c0:	e04f      	b.n	800e762 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e6c2:	69bb      	ldr	r3, [r7, #24]
 800e6c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e6c8:	d04b      	beq.n	800e762 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e6ca:	f7f9 fea9 	bl	8008420 <HAL_GetTick>
 800e6ce:	4602      	mov	r2, r0
 800e6d0:	683b      	ldr	r3, [r7, #0]
 800e6d2:	1ad3      	subs	r3, r2, r3
 800e6d4:	69ba      	ldr	r2, [r7, #24]
 800e6d6:	429a      	cmp	r2, r3
 800e6d8:	d302      	bcc.n	800e6e0 <UART_WaitOnFlagUntilTimeout+0x30>
 800e6da:	69bb      	ldr	r3, [r7, #24]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d101      	bne.n	800e6e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e6e0:	2303      	movs	r3, #3
 800e6e2:	e04e      	b.n	800e782 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	f003 0304 	and.w	r3, r3, #4
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d037      	beq.n	800e762 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e6f2:	68bb      	ldr	r3, [r7, #8]
 800e6f4:	2b80      	cmp	r3, #128	@ 0x80
 800e6f6:	d034      	beq.n	800e762 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	2b40      	cmp	r3, #64	@ 0x40
 800e6fc:	d031      	beq.n	800e762 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	69db      	ldr	r3, [r3, #28]
 800e704:	f003 0308 	and.w	r3, r3, #8
 800e708:	2b08      	cmp	r3, #8
 800e70a:	d110      	bne.n	800e72e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	2208      	movs	r2, #8
 800e712:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e714:	68f8      	ldr	r0, [r7, #12]
 800e716:	f000 f838 	bl	800e78a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	2208      	movs	r2, #8
 800e71e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	2200      	movs	r2, #0
 800e726:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e72a:	2301      	movs	r3, #1
 800e72c:	e029      	b.n	800e782 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	69db      	ldr	r3, [r3, #28]
 800e734:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e738:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e73c:	d111      	bne.n	800e762 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e746:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e748:	68f8      	ldr	r0, [r7, #12]
 800e74a:	f000 f81e 	bl	800e78a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	2220      	movs	r2, #32
 800e752:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	2200      	movs	r2, #0
 800e75a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e75e:	2303      	movs	r3, #3
 800e760:	e00f      	b.n	800e782 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	69da      	ldr	r2, [r3, #28]
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	4013      	ands	r3, r2
 800e76c:	68ba      	ldr	r2, [r7, #8]
 800e76e:	429a      	cmp	r2, r3
 800e770:	bf0c      	ite	eq
 800e772:	2301      	moveq	r3, #1
 800e774:	2300      	movne	r3, #0
 800e776:	b2db      	uxtb	r3, r3
 800e778:	461a      	mov	r2, r3
 800e77a:	79fb      	ldrb	r3, [r7, #7]
 800e77c:	429a      	cmp	r2, r3
 800e77e:	d0a0      	beq.n	800e6c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e780:	2300      	movs	r3, #0
}
 800e782:	4618      	mov	r0, r3
 800e784:	3710      	adds	r7, #16
 800e786:	46bd      	mov	sp, r7
 800e788:	bd80      	pop	{r7, pc}

0800e78a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e78a:	b480      	push	{r7}
 800e78c:	b095      	sub	sp, #84	@ 0x54
 800e78e:	af00      	add	r7, sp, #0
 800e790:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e79a:	e853 3f00 	ldrex	r3, [r3]
 800e79e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e7a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e7a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	461a      	mov	r2, r3
 800e7ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800e7b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e7b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e7b8:	e841 2300 	strex	r3, r2, [r1]
 800e7bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e7be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d1e6      	bne.n	800e792 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	3308      	adds	r3, #8
 800e7ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7cc:	6a3b      	ldr	r3, [r7, #32]
 800e7ce:	e853 3f00 	ldrex	r3, [r3]
 800e7d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800e7d4:	69fb      	ldr	r3, [r7, #28]
 800e7d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e7da:	f023 0301 	bic.w	r3, r3, #1
 800e7de:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	3308      	adds	r3, #8
 800e7e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e7e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e7ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e7ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e7f0:	e841 2300 	strex	r3, r2, [r1]
 800e7f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d1e3      	bne.n	800e7c4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e800:	2b01      	cmp	r3, #1
 800e802:	d118      	bne.n	800e836 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	e853 3f00 	ldrex	r3, [r3]
 800e810:	60bb      	str	r3, [r7, #8]
   return(result);
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	f023 0310 	bic.w	r3, r3, #16
 800e818:	647b      	str	r3, [r7, #68]	@ 0x44
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	461a      	mov	r2, r3
 800e820:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e822:	61bb      	str	r3, [r7, #24]
 800e824:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e826:	6979      	ldr	r1, [r7, #20]
 800e828:	69ba      	ldr	r2, [r7, #24]
 800e82a:	e841 2300 	strex	r3, r2, [r1]
 800e82e:	613b      	str	r3, [r7, #16]
   return(result);
 800e830:	693b      	ldr	r3, [r7, #16]
 800e832:	2b00      	cmp	r3, #0
 800e834:	d1e6      	bne.n	800e804 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	2220      	movs	r2, #32
 800e83a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	2200      	movs	r2, #0
 800e842:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	2200      	movs	r2, #0
 800e848:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e84a:	bf00      	nop
 800e84c:	3754      	adds	r7, #84	@ 0x54
 800e84e:	46bd      	mov	sp, r7
 800e850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e854:	4770      	bx	lr

0800e856 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e856:	b480      	push	{r7}
 800e858:	b085      	sub	sp, #20
 800e85a:	af00      	add	r7, sp, #0
 800e85c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e864:	2b01      	cmp	r3, #1
 800e866:	d101      	bne.n	800e86c <HAL_UARTEx_DisableFifoMode+0x16>
 800e868:	2302      	movs	r3, #2
 800e86a:	e027      	b.n	800e8bc <HAL_UARTEx_DisableFifoMode+0x66>
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2201      	movs	r2, #1
 800e870:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	2224      	movs	r2, #36	@ 0x24
 800e878:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	681a      	ldr	r2, [r3, #0]
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	f022 0201 	bic.w	r2, r2, #1
 800e892:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e89a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	2200      	movs	r2, #0
 800e8a0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	68fa      	ldr	r2, [r7, #12]
 800e8a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	2220      	movs	r2, #32
 800e8ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e8ba:	2300      	movs	r3, #0
}
 800e8bc:	4618      	mov	r0, r3
 800e8be:	3714      	adds	r7, #20
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c6:	4770      	bx	lr

0800e8c8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b084      	sub	sp, #16
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
 800e8d0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e8d8:	2b01      	cmp	r3, #1
 800e8da:	d101      	bne.n	800e8e0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e8dc:	2302      	movs	r3, #2
 800e8de:	e02d      	b.n	800e93c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	2201      	movs	r2, #1
 800e8e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2224      	movs	r2, #36	@ 0x24
 800e8ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	681a      	ldr	r2, [r3, #0]
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	f022 0201 	bic.w	r2, r2, #1
 800e906:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	689b      	ldr	r3, [r3, #8]
 800e90e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	683a      	ldr	r2, [r7, #0]
 800e918:	430a      	orrs	r2, r1
 800e91a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e91c:	6878      	ldr	r0, [r7, #4]
 800e91e:	f000 f84f 	bl	800e9c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	68fa      	ldr	r2, [r7, #12]
 800e928:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	2220      	movs	r2, #32
 800e92e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2200      	movs	r2, #0
 800e936:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e93a:	2300      	movs	r3, #0
}
 800e93c:	4618      	mov	r0, r3
 800e93e:	3710      	adds	r7, #16
 800e940:	46bd      	mov	sp, r7
 800e942:	bd80      	pop	{r7, pc}

0800e944 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b084      	sub	sp, #16
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
 800e94c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e954:	2b01      	cmp	r3, #1
 800e956:	d101      	bne.n	800e95c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e958:	2302      	movs	r3, #2
 800e95a:	e02d      	b.n	800e9b8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	2201      	movs	r2, #1
 800e960:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	2224      	movs	r2, #36	@ 0x24
 800e968:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	681a      	ldr	r2, [r3, #0]
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	f022 0201 	bic.w	r2, r2, #1
 800e982:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	689b      	ldr	r3, [r3, #8]
 800e98a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	683a      	ldr	r2, [r7, #0]
 800e994:	430a      	orrs	r2, r1
 800e996:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e998:	6878      	ldr	r0, [r7, #4]
 800e99a:	f000 f811 	bl	800e9c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	68fa      	ldr	r2, [r7, #12]
 800e9a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	2220      	movs	r2, #32
 800e9aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2200      	movs	r2, #0
 800e9b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e9b6:	2300      	movs	r3, #0
}
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	3710      	adds	r7, #16
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	bd80      	pop	{r7, pc}

0800e9c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e9c0:	b480      	push	{r7}
 800e9c2:	b085      	sub	sp, #20
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d108      	bne.n	800e9e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	2201      	movs	r2, #1
 800e9d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2201      	movs	r2, #1
 800e9dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e9e0:	e031      	b.n	800ea46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e9e2:	2308      	movs	r3, #8
 800e9e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e9e6:	2308      	movs	r3, #8
 800e9e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	689b      	ldr	r3, [r3, #8]
 800e9f0:	0e5b      	lsrs	r3, r3, #25
 800e9f2:	b2db      	uxtb	r3, r3
 800e9f4:	f003 0307 	and.w	r3, r3, #7
 800e9f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	689b      	ldr	r3, [r3, #8]
 800ea00:	0f5b      	lsrs	r3, r3, #29
 800ea02:	b2db      	uxtb	r3, r3
 800ea04:	f003 0307 	and.w	r3, r3, #7
 800ea08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea0a:	7bbb      	ldrb	r3, [r7, #14]
 800ea0c:	7b3a      	ldrb	r2, [r7, #12]
 800ea0e:	4911      	ldr	r1, [pc, #68]	@ (800ea54 <UARTEx_SetNbDataToProcess+0x94>)
 800ea10:	5c8a      	ldrb	r2, [r1, r2]
 800ea12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ea16:	7b3a      	ldrb	r2, [r7, #12]
 800ea18:	490f      	ldr	r1, [pc, #60]	@ (800ea58 <UARTEx_SetNbDataToProcess+0x98>)
 800ea1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea1c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea20:	b29a      	uxth	r2, r3
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea28:	7bfb      	ldrb	r3, [r7, #15]
 800ea2a:	7b7a      	ldrb	r2, [r7, #13]
 800ea2c:	4909      	ldr	r1, [pc, #36]	@ (800ea54 <UARTEx_SetNbDataToProcess+0x94>)
 800ea2e:	5c8a      	ldrb	r2, [r1, r2]
 800ea30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ea34:	7b7a      	ldrb	r2, [r7, #13]
 800ea36:	4908      	ldr	r1, [pc, #32]	@ (800ea58 <UARTEx_SetNbDataToProcess+0x98>)
 800ea38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ea3a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea3e:	b29a      	uxth	r2, r3
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ea46:	bf00      	nop
 800ea48:	3714      	adds	r7, #20
 800ea4a:	46bd      	mov	sp, r7
 800ea4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea50:	4770      	bx	lr
 800ea52:	bf00      	nop
 800ea54:	08014470 	.word	0x08014470
 800ea58:	08014478 	.word	0x08014478

0800ea5c <calloc>:
 800ea5c:	4b02      	ldr	r3, [pc, #8]	@ (800ea68 <calloc+0xc>)
 800ea5e:	460a      	mov	r2, r1
 800ea60:	4601      	mov	r1, r0
 800ea62:	6818      	ldr	r0, [r3, #0]
 800ea64:	f000 b802 	b.w	800ea6c <_calloc_r>
 800ea68:	200001a8 	.word	0x200001a8

0800ea6c <_calloc_r>:
 800ea6c:	b570      	push	{r4, r5, r6, lr}
 800ea6e:	fba1 5402 	umull	r5, r4, r1, r2
 800ea72:	b934      	cbnz	r4, 800ea82 <_calloc_r+0x16>
 800ea74:	4629      	mov	r1, r5
 800ea76:	f000 fb1b 	bl	800f0b0 <_malloc_r>
 800ea7a:	4606      	mov	r6, r0
 800ea7c:	b928      	cbnz	r0, 800ea8a <_calloc_r+0x1e>
 800ea7e:	4630      	mov	r0, r6
 800ea80:	bd70      	pop	{r4, r5, r6, pc}
 800ea82:	220c      	movs	r2, #12
 800ea84:	6002      	str	r2, [r0, #0]
 800ea86:	2600      	movs	r6, #0
 800ea88:	e7f9      	b.n	800ea7e <_calloc_r+0x12>
 800ea8a:	462a      	mov	r2, r5
 800ea8c:	4621      	mov	r1, r4
 800ea8e:	f001 ff0f 	bl	80108b0 <memset>
 800ea92:	e7f4      	b.n	800ea7e <_calloc_r+0x12>

0800ea94 <exit>:
 800ea94:	b508      	push	{r3, lr}
 800ea96:	4b06      	ldr	r3, [pc, #24]	@ (800eab0 <exit+0x1c>)
 800ea98:	4604      	mov	r4, r0
 800ea9a:	b113      	cbz	r3, 800eaa2 <exit+0xe>
 800ea9c:	2100      	movs	r1, #0
 800ea9e:	f3af 8000 	nop.w
 800eaa2:	4b04      	ldr	r3, [pc, #16]	@ (800eab4 <exit+0x20>)
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	b103      	cbz	r3, 800eaaa <exit+0x16>
 800eaa8:	4798      	blx	r3
 800eaaa:	4620      	mov	r0, r4
 800eaac:	f7f9 fb6a 	bl	8008184 <_exit>
 800eab0:	00000000 	.word	0x00000000
 800eab4:	200009e8 	.word	0x200009e8

0800eab8 <__cvt>:
 800eab8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eabc:	ec57 6b10 	vmov	r6, r7, d0
 800eac0:	2f00      	cmp	r7, #0
 800eac2:	460c      	mov	r4, r1
 800eac4:	4619      	mov	r1, r3
 800eac6:	463b      	mov	r3, r7
 800eac8:	bfbb      	ittet	lt
 800eaca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800eace:	461f      	movlt	r7, r3
 800ead0:	2300      	movge	r3, #0
 800ead2:	232d      	movlt	r3, #45	@ 0x2d
 800ead4:	700b      	strb	r3, [r1, #0]
 800ead6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ead8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800eadc:	4691      	mov	r9, r2
 800eade:	f023 0820 	bic.w	r8, r3, #32
 800eae2:	bfbc      	itt	lt
 800eae4:	4632      	movlt	r2, r6
 800eae6:	4616      	movlt	r6, r2
 800eae8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800eaec:	d005      	beq.n	800eafa <__cvt+0x42>
 800eaee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800eaf2:	d100      	bne.n	800eaf6 <__cvt+0x3e>
 800eaf4:	3401      	adds	r4, #1
 800eaf6:	2102      	movs	r1, #2
 800eaf8:	e000      	b.n	800eafc <__cvt+0x44>
 800eafa:	2103      	movs	r1, #3
 800eafc:	ab03      	add	r3, sp, #12
 800eafe:	9301      	str	r3, [sp, #4]
 800eb00:	ab02      	add	r3, sp, #8
 800eb02:	9300      	str	r3, [sp, #0]
 800eb04:	ec47 6b10 	vmov	d0, r6, r7
 800eb08:	4653      	mov	r3, sl
 800eb0a:	4622      	mov	r2, r4
 800eb0c:	f001 ffd4 	bl	8010ab8 <_dtoa_r>
 800eb10:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800eb14:	4605      	mov	r5, r0
 800eb16:	d119      	bne.n	800eb4c <__cvt+0x94>
 800eb18:	f019 0f01 	tst.w	r9, #1
 800eb1c:	d00e      	beq.n	800eb3c <__cvt+0x84>
 800eb1e:	eb00 0904 	add.w	r9, r0, r4
 800eb22:	2200      	movs	r2, #0
 800eb24:	2300      	movs	r3, #0
 800eb26:	4630      	mov	r0, r6
 800eb28:	4639      	mov	r1, r7
 800eb2a:	f7f1 ffd5 	bl	8000ad8 <__aeabi_dcmpeq>
 800eb2e:	b108      	cbz	r0, 800eb34 <__cvt+0x7c>
 800eb30:	f8cd 900c 	str.w	r9, [sp, #12]
 800eb34:	2230      	movs	r2, #48	@ 0x30
 800eb36:	9b03      	ldr	r3, [sp, #12]
 800eb38:	454b      	cmp	r3, r9
 800eb3a:	d31e      	bcc.n	800eb7a <__cvt+0xc2>
 800eb3c:	9b03      	ldr	r3, [sp, #12]
 800eb3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eb40:	1b5b      	subs	r3, r3, r5
 800eb42:	4628      	mov	r0, r5
 800eb44:	6013      	str	r3, [r2, #0]
 800eb46:	b004      	add	sp, #16
 800eb48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800eb50:	eb00 0904 	add.w	r9, r0, r4
 800eb54:	d1e5      	bne.n	800eb22 <__cvt+0x6a>
 800eb56:	7803      	ldrb	r3, [r0, #0]
 800eb58:	2b30      	cmp	r3, #48	@ 0x30
 800eb5a:	d10a      	bne.n	800eb72 <__cvt+0xba>
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	2300      	movs	r3, #0
 800eb60:	4630      	mov	r0, r6
 800eb62:	4639      	mov	r1, r7
 800eb64:	f7f1 ffb8 	bl	8000ad8 <__aeabi_dcmpeq>
 800eb68:	b918      	cbnz	r0, 800eb72 <__cvt+0xba>
 800eb6a:	f1c4 0401 	rsb	r4, r4, #1
 800eb6e:	f8ca 4000 	str.w	r4, [sl]
 800eb72:	f8da 3000 	ldr.w	r3, [sl]
 800eb76:	4499      	add	r9, r3
 800eb78:	e7d3      	b.n	800eb22 <__cvt+0x6a>
 800eb7a:	1c59      	adds	r1, r3, #1
 800eb7c:	9103      	str	r1, [sp, #12]
 800eb7e:	701a      	strb	r2, [r3, #0]
 800eb80:	e7d9      	b.n	800eb36 <__cvt+0x7e>

0800eb82 <__exponent>:
 800eb82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb84:	2900      	cmp	r1, #0
 800eb86:	bfba      	itte	lt
 800eb88:	4249      	neglt	r1, r1
 800eb8a:	232d      	movlt	r3, #45	@ 0x2d
 800eb8c:	232b      	movge	r3, #43	@ 0x2b
 800eb8e:	2909      	cmp	r1, #9
 800eb90:	7002      	strb	r2, [r0, #0]
 800eb92:	7043      	strb	r3, [r0, #1]
 800eb94:	dd29      	ble.n	800ebea <__exponent+0x68>
 800eb96:	f10d 0307 	add.w	r3, sp, #7
 800eb9a:	461d      	mov	r5, r3
 800eb9c:	270a      	movs	r7, #10
 800eb9e:	461a      	mov	r2, r3
 800eba0:	fbb1 f6f7 	udiv	r6, r1, r7
 800eba4:	fb07 1416 	mls	r4, r7, r6, r1
 800eba8:	3430      	adds	r4, #48	@ 0x30
 800ebaa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ebae:	460c      	mov	r4, r1
 800ebb0:	2c63      	cmp	r4, #99	@ 0x63
 800ebb2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800ebb6:	4631      	mov	r1, r6
 800ebb8:	dcf1      	bgt.n	800eb9e <__exponent+0x1c>
 800ebba:	3130      	adds	r1, #48	@ 0x30
 800ebbc:	1e94      	subs	r4, r2, #2
 800ebbe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ebc2:	1c41      	adds	r1, r0, #1
 800ebc4:	4623      	mov	r3, r4
 800ebc6:	42ab      	cmp	r3, r5
 800ebc8:	d30a      	bcc.n	800ebe0 <__exponent+0x5e>
 800ebca:	f10d 0309 	add.w	r3, sp, #9
 800ebce:	1a9b      	subs	r3, r3, r2
 800ebd0:	42ac      	cmp	r4, r5
 800ebd2:	bf88      	it	hi
 800ebd4:	2300      	movhi	r3, #0
 800ebd6:	3302      	adds	r3, #2
 800ebd8:	4403      	add	r3, r0
 800ebda:	1a18      	subs	r0, r3, r0
 800ebdc:	b003      	add	sp, #12
 800ebde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebe0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ebe4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ebe8:	e7ed      	b.n	800ebc6 <__exponent+0x44>
 800ebea:	2330      	movs	r3, #48	@ 0x30
 800ebec:	3130      	adds	r1, #48	@ 0x30
 800ebee:	7083      	strb	r3, [r0, #2]
 800ebf0:	70c1      	strb	r1, [r0, #3]
 800ebf2:	1d03      	adds	r3, r0, #4
 800ebf4:	e7f1      	b.n	800ebda <__exponent+0x58>
	...

0800ebf8 <_printf_float>:
 800ebf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebfc:	b08d      	sub	sp, #52	@ 0x34
 800ebfe:	460c      	mov	r4, r1
 800ec00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ec04:	4616      	mov	r6, r2
 800ec06:	461f      	mov	r7, r3
 800ec08:	4605      	mov	r5, r0
 800ec0a:	f001 fea9 	bl	8010960 <_localeconv_r>
 800ec0e:	6803      	ldr	r3, [r0, #0]
 800ec10:	9304      	str	r3, [sp, #16]
 800ec12:	4618      	mov	r0, r3
 800ec14:	f7f1 fb34 	bl	8000280 <strlen>
 800ec18:	2300      	movs	r3, #0
 800ec1a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec1c:	f8d8 3000 	ldr.w	r3, [r8]
 800ec20:	9005      	str	r0, [sp, #20]
 800ec22:	3307      	adds	r3, #7
 800ec24:	f023 0307 	bic.w	r3, r3, #7
 800ec28:	f103 0208 	add.w	r2, r3, #8
 800ec2c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ec30:	f8d4 b000 	ldr.w	fp, [r4]
 800ec34:	f8c8 2000 	str.w	r2, [r8]
 800ec38:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ec3c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ec40:	9307      	str	r3, [sp, #28]
 800ec42:	f8cd 8018 	str.w	r8, [sp, #24]
 800ec46:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ec4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ec4e:	4b9c      	ldr	r3, [pc, #624]	@ (800eec0 <_printf_float+0x2c8>)
 800ec50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ec54:	f7f1 ff72 	bl	8000b3c <__aeabi_dcmpun>
 800ec58:	bb70      	cbnz	r0, 800ecb8 <_printf_float+0xc0>
 800ec5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ec5e:	4b98      	ldr	r3, [pc, #608]	@ (800eec0 <_printf_float+0x2c8>)
 800ec60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ec64:	f7f1 ff4c 	bl	8000b00 <__aeabi_dcmple>
 800ec68:	bb30      	cbnz	r0, 800ecb8 <_printf_float+0xc0>
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	4640      	mov	r0, r8
 800ec70:	4649      	mov	r1, r9
 800ec72:	f7f1 ff3b 	bl	8000aec <__aeabi_dcmplt>
 800ec76:	b110      	cbz	r0, 800ec7e <_printf_float+0x86>
 800ec78:	232d      	movs	r3, #45	@ 0x2d
 800ec7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ec7e:	4a91      	ldr	r2, [pc, #580]	@ (800eec4 <_printf_float+0x2cc>)
 800ec80:	4b91      	ldr	r3, [pc, #580]	@ (800eec8 <_printf_float+0x2d0>)
 800ec82:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ec86:	bf8c      	ite	hi
 800ec88:	4690      	movhi	r8, r2
 800ec8a:	4698      	movls	r8, r3
 800ec8c:	2303      	movs	r3, #3
 800ec8e:	6123      	str	r3, [r4, #16]
 800ec90:	f02b 0304 	bic.w	r3, fp, #4
 800ec94:	6023      	str	r3, [r4, #0]
 800ec96:	f04f 0900 	mov.w	r9, #0
 800ec9a:	9700      	str	r7, [sp, #0]
 800ec9c:	4633      	mov	r3, r6
 800ec9e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800eca0:	4621      	mov	r1, r4
 800eca2:	4628      	mov	r0, r5
 800eca4:	f000 fa84 	bl	800f1b0 <_printf_common>
 800eca8:	3001      	adds	r0, #1
 800ecaa:	f040 808d 	bne.w	800edc8 <_printf_float+0x1d0>
 800ecae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ecb2:	b00d      	add	sp, #52	@ 0x34
 800ecb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecb8:	4642      	mov	r2, r8
 800ecba:	464b      	mov	r3, r9
 800ecbc:	4640      	mov	r0, r8
 800ecbe:	4649      	mov	r1, r9
 800ecc0:	f7f1 ff3c 	bl	8000b3c <__aeabi_dcmpun>
 800ecc4:	b140      	cbz	r0, 800ecd8 <_printf_float+0xe0>
 800ecc6:	464b      	mov	r3, r9
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	bfbc      	itt	lt
 800eccc:	232d      	movlt	r3, #45	@ 0x2d
 800ecce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ecd2:	4a7e      	ldr	r2, [pc, #504]	@ (800eecc <_printf_float+0x2d4>)
 800ecd4:	4b7e      	ldr	r3, [pc, #504]	@ (800eed0 <_printf_float+0x2d8>)
 800ecd6:	e7d4      	b.n	800ec82 <_printf_float+0x8a>
 800ecd8:	6863      	ldr	r3, [r4, #4]
 800ecda:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ecde:	9206      	str	r2, [sp, #24]
 800ece0:	1c5a      	adds	r2, r3, #1
 800ece2:	d13b      	bne.n	800ed5c <_printf_float+0x164>
 800ece4:	2306      	movs	r3, #6
 800ece6:	6063      	str	r3, [r4, #4]
 800ece8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ecec:	2300      	movs	r3, #0
 800ecee:	6022      	str	r2, [r4, #0]
 800ecf0:	9303      	str	r3, [sp, #12]
 800ecf2:	ab0a      	add	r3, sp, #40	@ 0x28
 800ecf4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ecf8:	ab09      	add	r3, sp, #36	@ 0x24
 800ecfa:	9300      	str	r3, [sp, #0]
 800ecfc:	6861      	ldr	r1, [r4, #4]
 800ecfe:	ec49 8b10 	vmov	d0, r8, r9
 800ed02:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ed06:	4628      	mov	r0, r5
 800ed08:	f7ff fed6 	bl	800eab8 <__cvt>
 800ed0c:	9b06      	ldr	r3, [sp, #24]
 800ed0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ed10:	2b47      	cmp	r3, #71	@ 0x47
 800ed12:	4680      	mov	r8, r0
 800ed14:	d129      	bne.n	800ed6a <_printf_float+0x172>
 800ed16:	1cc8      	adds	r0, r1, #3
 800ed18:	db02      	blt.n	800ed20 <_printf_float+0x128>
 800ed1a:	6863      	ldr	r3, [r4, #4]
 800ed1c:	4299      	cmp	r1, r3
 800ed1e:	dd41      	ble.n	800eda4 <_printf_float+0x1ac>
 800ed20:	f1aa 0a02 	sub.w	sl, sl, #2
 800ed24:	fa5f fa8a 	uxtb.w	sl, sl
 800ed28:	3901      	subs	r1, #1
 800ed2a:	4652      	mov	r2, sl
 800ed2c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ed30:	9109      	str	r1, [sp, #36]	@ 0x24
 800ed32:	f7ff ff26 	bl	800eb82 <__exponent>
 800ed36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed38:	1813      	adds	r3, r2, r0
 800ed3a:	2a01      	cmp	r2, #1
 800ed3c:	4681      	mov	r9, r0
 800ed3e:	6123      	str	r3, [r4, #16]
 800ed40:	dc02      	bgt.n	800ed48 <_printf_float+0x150>
 800ed42:	6822      	ldr	r2, [r4, #0]
 800ed44:	07d2      	lsls	r2, r2, #31
 800ed46:	d501      	bpl.n	800ed4c <_printf_float+0x154>
 800ed48:	3301      	adds	r3, #1
 800ed4a:	6123      	str	r3, [r4, #16]
 800ed4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d0a2      	beq.n	800ec9a <_printf_float+0xa2>
 800ed54:	232d      	movs	r3, #45	@ 0x2d
 800ed56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ed5a:	e79e      	b.n	800ec9a <_printf_float+0xa2>
 800ed5c:	9a06      	ldr	r2, [sp, #24]
 800ed5e:	2a47      	cmp	r2, #71	@ 0x47
 800ed60:	d1c2      	bne.n	800ece8 <_printf_float+0xf0>
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d1c0      	bne.n	800ece8 <_printf_float+0xf0>
 800ed66:	2301      	movs	r3, #1
 800ed68:	e7bd      	b.n	800ece6 <_printf_float+0xee>
 800ed6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ed6e:	d9db      	bls.n	800ed28 <_printf_float+0x130>
 800ed70:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ed74:	d118      	bne.n	800eda8 <_printf_float+0x1b0>
 800ed76:	2900      	cmp	r1, #0
 800ed78:	6863      	ldr	r3, [r4, #4]
 800ed7a:	dd0b      	ble.n	800ed94 <_printf_float+0x19c>
 800ed7c:	6121      	str	r1, [r4, #16]
 800ed7e:	b913      	cbnz	r3, 800ed86 <_printf_float+0x18e>
 800ed80:	6822      	ldr	r2, [r4, #0]
 800ed82:	07d0      	lsls	r0, r2, #31
 800ed84:	d502      	bpl.n	800ed8c <_printf_float+0x194>
 800ed86:	3301      	adds	r3, #1
 800ed88:	440b      	add	r3, r1
 800ed8a:	6123      	str	r3, [r4, #16]
 800ed8c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ed8e:	f04f 0900 	mov.w	r9, #0
 800ed92:	e7db      	b.n	800ed4c <_printf_float+0x154>
 800ed94:	b913      	cbnz	r3, 800ed9c <_printf_float+0x1a4>
 800ed96:	6822      	ldr	r2, [r4, #0]
 800ed98:	07d2      	lsls	r2, r2, #31
 800ed9a:	d501      	bpl.n	800eda0 <_printf_float+0x1a8>
 800ed9c:	3302      	adds	r3, #2
 800ed9e:	e7f4      	b.n	800ed8a <_printf_float+0x192>
 800eda0:	2301      	movs	r3, #1
 800eda2:	e7f2      	b.n	800ed8a <_printf_float+0x192>
 800eda4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800eda8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800edaa:	4299      	cmp	r1, r3
 800edac:	db05      	blt.n	800edba <_printf_float+0x1c2>
 800edae:	6823      	ldr	r3, [r4, #0]
 800edb0:	6121      	str	r1, [r4, #16]
 800edb2:	07d8      	lsls	r0, r3, #31
 800edb4:	d5ea      	bpl.n	800ed8c <_printf_float+0x194>
 800edb6:	1c4b      	adds	r3, r1, #1
 800edb8:	e7e7      	b.n	800ed8a <_printf_float+0x192>
 800edba:	2900      	cmp	r1, #0
 800edbc:	bfd4      	ite	le
 800edbe:	f1c1 0202 	rsble	r2, r1, #2
 800edc2:	2201      	movgt	r2, #1
 800edc4:	4413      	add	r3, r2
 800edc6:	e7e0      	b.n	800ed8a <_printf_float+0x192>
 800edc8:	6823      	ldr	r3, [r4, #0]
 800edca:	055a      	lsls	r2, r3, #21
 800edcc:	d407      	bmi.n	800edde <_printf_float+0x1e6>
 800edce:	6923      	ldr	r3, [r4, #16]
 800edd0:	4642      	mov	r2, r8
 800edd2:	4631      	mov	r1, r6
 800edd4:	4628      	mov	r0, r5
 800edd6:	47b8      	blx	r7
 800edd8:	3001      	adds	r0, #1
 800edda:	d12b      	bne.n	800ee34 <_printf_float+0x23c>
 800eddc:	e767      	b.n	800ecae <_printf_float+0xb6>
 800edde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ede2:	f240 80dd 	bls.w	800efa0 <_printf_float+0x3a8>
 800ede6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800edea:	2200      	movs	r2, #0
 800edec:	2300      	movs	r3, #0
 800edee:	f7f1 fe73 	bl	8000ad8 <__aeabi_dcmpeq>
 800edf2:	2800      	cmp	r0, #0
 800edf4:	d033      	beq.n	800ee5e <_printf_float+0x266>
 800edf6:	4a37      	ldr	r2, [pc, #220]	@ (800eed4 <_printf_float+0x2dc>)
 800edf8:	2301      	movs	r3, #1
 800edfa:	4631      	mov	r1, r6
 800edfc:	4628      	mov	r0, r5
 800edfe:	47b8      	blx	r7
 800ee00:	3001      	adds	r0, #1
 800ee02:	f43f af54 	beq.w	800ecae <_printf_float+0xb6>
 800ee06:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ee0a:	4543      	cmp	r3, r8
 800ee0c:	db02      	blt.n	800ee14 <_printf_float+0x21c>
 800ee0e:	6823      	ldr	r3, [r4, #0]
 800ee10:	07d8      	lsls	r0, r3, #31
 800ee12:	d50f      	bpl.n	800ee34 <_printf_float+0x23c>
 800ee14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee18:	4631      	mov	r1, r6
 800ee1a:	4628      	mov	r0, r5
 800ee1c:	47b8      	blx	r7
 800ee1e:	3001      	adds	r0, #1
 800ee20:	f43f af45 	beq.w	800ecae <_printf_float+0xb6>
 800ee24:	f04f 0900 	mov.w	r9, #0
 800ee28:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ee2c:	f104 0a1a 	add.w	sl, r4, #26
 800ee30:	45c8      	cmp	r8, r9
 800ee32:	dc09      	bgt.n	800ee48 <_printf_float+0x250>
 800ee34:	6823      	ldr	r3, [r4, #0]
 800ee36:	079b      	lsls	r3, r3, #30
 800ee38:	f100 8103 	bmi.w	800f042 <_printf_float+0x44a>
 800ee3c:	68e0      	ldr	r0, [r4, #12]
 800ee3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee40:	4298      	cmp	r0, r3
 800ee42:	bfb8      	it	lt
 800ee44:	4618      	movlt	r0, r3
 800ee46:	e734      	b.n	800ecb2 <_printf_float+0xba>
 800ee48:	2301      	movs	r3, #1
 800ee4a:	4652      	mov	r2, sl
 800ee4c:	4631      	mov	r1, r6
 800ee4e:	4628      	mov	r0, r5
 800ee50:	47b8      	blx	r7
 800ee52:	3001      	adds	r0, #1
 800ee54:	f43f af2b 	beq.w	800ecae <_printf_float+0xb6>
 800ee58:	f109 0901 	add.w	r9, r9, #1
 800ee5c:	e7e8      	b.n	800ee30 <_printf_float+0x238>
 800ee5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	dc39      	bgt.n	800eed8 <_printf_float+0x2e0>
 800ee64:	4a1b      	ldr	r2, [pc, #108]	@ (800eed4 <_printf_float+0x2dc>)
 800ee66:	2301      	movs	r3, #1
 800ee68:	4631      	mov	r1, r6
 800ee6a:	4628      	mov	r0, r5
 800ee6c:	47b8      	blx	r7
 800ee6e:	3001      	adds	r0, #1
 800ee70:	f43f af1d 	beq.w	800ecae <_printf_float+0xb6>
 800ee74:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ee78:	ea59 0303 	orrs.w	r3, r9, r3
 800ee7c:	d102      	bne.n	800ee84 <_printf_float+0x28c>
 800ee7e:	6823      	ldr	r3, [r4, #0]
 800ee80:	07d9      	lsls	r1, r3, #31
 800ee82:	d5d7      	bpl.n	800ee34 <_printf_float+0x23c>
 800ee84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee88:	4631      	mov	r1, r6
 800ee8a:	4628      	mov	r0, r5
 800ee8c:	47b8      	blx	r7
 800ee8e:	3001      	adds	r0, #1
 800ee90:	f43f af0d 	beq.w	800ecae <_printf_float+0xb6>
 800ee94:	f04f 0a00 	mov.w	sl, #0
 800ee98:	f104 0b1a 	add.w	fp, r4, #26
 800ee9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee9e:	425b      	negs	r3, r3
 800eea0:	4553      	cmp	r3, sl
 800eea2:	dc01      	bgt.n	800eea8 <_printf_float+0x2b0>
 800eea4:	464b      	mov	r3, r9
 800eea6:	e793      	b.n	800edd0 <_printf_float+0x1d8>
 800eea8:	2301      	movs	r3, #1
 800eeaa:	465a      	mov	r2, fp
 800eeac:	4631      	mov	r1, r6
 800eeae:	4628      	mov	r0, r5
 800eeb0:	47b8      	blx	r7
 800eeb2:	3001      	adds	r0, #1
 800eeb4:	f43f aefb 	beq.w	800ecae <_printf_float+0xb6>
 800eeb8:	f10a 0a01 	add.w	sl, sl, #1
 800eebc:	e7ee      	b.n	800ee9c <_printf_float+0x2a4>
 800eebe:	bf00      	nop
 800eec0:	7fefffff 	.word	0x7fefffff
 800eec4:	08014484 	.word	0x08014484
 800eec8:	08014480 	.word	0x08014480
 800eecc:	0801448c 	.word	0x0801448c
 800eed0:	08014488 	.word	0x08014488
 800eed4:	08014490 	.word	0x08014490
 800eed8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eeda:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800eede:	4553      	cmp	r3, sl
 800eee0:	bfa8      	it	ge
 800eee2:	4653      	movge	r3, sl
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	4699      	mov	r9, r3
 800eee8:	dc36      	bgt.n	800ef58 <_printf_float+0x360>
 800eeea:	f04f 0b00 	mov.w	fp, #0
 800eeee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eef2:	f104 021a 	add.w	r2, r4, #26
 800eef6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eef8:	9306      	str	r3, [sp, #24]
 800eefa:	eba3 0309 	sub.w	r3, r3, r9
 800eefe:	455b      	cmp	r3, fp
 800ef00:	dc31      	bgt.n	800ef66 <_printf_float+0x36e>
 800ef02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef04:	459a      	cmp	sl, r3
 800ef06:	dc3a      	bgt.n	800ef7e <_printf_float+0x386>
 800ef08:	6823      	ldr	r3, [r4, #0]
 800ef0a:	07da      	lsls	r2, r3, #31
 800ef0c:	d437      	bmi.n	800ef7e <_printf_float+0x386>
 800ef0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef10:	ebaa 0903 	sub.w	r9, sl, r3
 800ef14:	9b06      	ldr	r3, [sp, #24]
 800ef16:	ebaa 0303 	sub.w	r3, sl, r3
 800ef1a:	4599      	cmp	r9, r3
 800ef1c:	bfa8      	it	ge
 800ef1e:	4699      	movge	r9, r3
 800ef20:	f1b9 0f00 	cmp.w	r9, #0
 800ef24:	dc33      	bgt.n	800ef8e <_printf_float+0x396>
 800ef26:	f04f 0800 	mov.w	r8, #0
 800ef2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ef2e:	f104 0b1a 	add.w	fp, r4, #26
 800ef32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef34:	ebaa 0303 	sub.w	r3, sl, r3
 800ef38:	eba3 0309 	sub.w	r3, r3, r9
 800ef3c:	4543      	cmp	r3, r8
 800ef3e:	f77f af79 	ble.w	800ee34 <_printf_float+0x23c>
 800ef42:	2301      	movs	r3, #1
 800ef44:	465a      	mov	r2, fp
 800ef46:	4631      	mov	r1, r6
 800ef48:	4628      	mov	r0, r5
 800ef4a:	47b8      	blx	r7
 800ef4c:	3001      	adds	r0, #1
 800ef4e:	f43f aeae 	beq.w	800ecae <_printf_float+0xb6>
 800ef52:	f108 0801 	add.w	r8, r8, #1
 800ef56:	e7ec      	b.n	800ef32 <_printf_float+0x33a>
 800ef58:	4642      	mov	r2, r8
 800ef5a:	4631      	mov	r1, r6
 800ef5c:	4628      	mov	r0, r5
 800ef5e:	47b8      	blx	r7
 800ef60:	3001      	adds	r0, #1
 800ef62:	d1c2      	bne.n	800eeea <_printf_float+0x2f2>
 800ef64:	e6a3      	b.n	800ecae <_printf_float+0xb6>
 800ef66:	2301      	movs	r3, #1
 800ef68:	4631      	mov	r1, r6
 800ef6a:	4628      	mov	r0, r5
 800ef6c:	9206      	str	r2, [sp, #24]
 800ef6e:	47b8      	blx	r7
 800ef70:	3001      	adds	r0, #1
 800ef72:	f43f ae9c 	beq.w	800ecae <_printf_float+0xb6>
 800ef76:	9a06      	ldr	r2, [sp, #24]
 800ef78:	f10b 0b01 	add.w	fp, fp, #1
 800ef7c:	e7bb      	b.n	800eef6 <_printf_float+0x2fe>
 800ef7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef82:	4631      	mov	r1, r6
 800ef84:	4628      	mov	r0, r5
 800ef86:	47b8      	blx	r7
 800ef88:	3001      	adds	r0, #1
 800ef8a:	d1c0      	bne.n	800ef0e <_printf_float+0x316>
 800ef8c:	e68f      	b.n	800ecae <_printf_float+0xb6>
 800ef8e:	9a06      	ldr	r2, [sp, #24]
 800ef90:	464b      	mov	r3, r9
 800ef92:	4442      	add	r2, r8
 800ef94:	4631      	mov	r1, r6
 800ef96:	4628      	mov	r0, r5
 800ef98:	47b8      	blx	r7
 800ef9a:	3001      	adds	r0, #1
 800ef9c:	d1c3      	bne.n	800ef26 <_printf_float+0x32e>
 800ef9e:	e686      	b.n	800ecae <_printf_float+0xb6>
 800efa0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800efa4:	f1ba 0f01 	cmp.w	sl, #1
 800efa8:	dc01      	bgt.n	800efae <_printf_float+0x3b6>
 800efaa:	07db      	lsls	r3, r3, #31
 800efac:	d536      	bpl.n	800f01c <_printf_float+0x424>
 800efae:	2301      	movs	r3, #1
 800efb0:	4642      	mov	r2, r8
 800efb2:	4631      	mov	r1, r6
 800efb4:	4628      	mov	r0, r5
 800efb6:	47b8      	blx	r7
 800efb8:	3001      	adds	r0, #1
 800efba:	f43f ae78 	beq.w	800ecae <_printf_float+0xb6>
 800efbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800efc2:	4631      	mov	r1, r6
 800efc4:	4628      	mov	r0, r5
 800efc6:	47b8      	blx	r7
 800efc8:	3001      	adds	r0, #1
 800efca:	f43f ae70 	beq.w	800ecae <_printf_float+0xb6>
 800efce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800efd2:	2200      	movs	r2, #0
 800efd4:	2300      	movs	r3, #0
 800efd6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800efda:	f7f1 fd7d 	bl	8000ad8 <__aeabi_dcmpeq>
 800efde:	b9c0      	cbnz	r0, 800f012 <_printf_float+0x41a>
 800efe0:	4653      	mov	r3, sl
 800efe2:	f108 0201 	add.w	r2, r8, #1
 800efe6:	4631      	mov	r1, r6
 800efe8:	4628      	mov	r0, r5
 800efea:	47b8      	blx	r7
 800efec:	3001      	adds	r0, #1
 800efee:	d10c      	bne.n	800f00a <_printf_float+0x412>
 800eff0:	e65d      	b.n	800ecae <_printf_float+0xb6>
 800eff2:	2301      	movs	r3, #1
 800eff4:	465a      	mov	r2, fp
 800eff6:	4631      	mov	r1, r6
 800eff8:	4628      	mov	r0, r5
 800effa:	47b8      	blx	r7
 800effc:	3001      	adds	r0, #1
 800effe:	f43f ae56 	beq.w	800ecae <_printf_float+0xb6>
 800f002:	f108 0801 	add.w	r8, r8, #1
 800f006:	45d0      	cmp	r8, sl
 800f008:	dbf3      	blt.n	800eff2 <_printf_float+0x3fa>
 800f00a:	464b      	mov	r3, r9
 800f00c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f010:	e6df      	b.n	800edd2 <_printf_float+0x1da>
 800f012:	f04f 0800 	mov.w	r8, #0
 800f016:	f104 0b1a 	add.w	fp, r4, #26
 800f01a:	e7f4      	b.n	800f006 <_printf_float+0x40e>
 800f01c:	2301      	movs	r3, #1
 800f01e:	4642      	mov	r2, r8
 800f020:	e7e1      	b.n	800efe6 <_printf_float+0x3ee>
 800f022:	2301      	movs	r3, #1
 800f024:	464a      	mov	r2, r9
 800f026:	4631      	mov	r1, r6
 800f028:	4628      	mov	r0, r5
 800f02a:	47b8      	blx	r7
 800f02c:	3001      	adds	r0, #1
 800f02e:	f43f ae3e 	beq.w	800ecae <_printf_float+0xb6>
 800f032:	f108 0801 	add.w	r8, r8, #1
 800f036:	68e3      	ldr	r3, [r4, #12]
 800f038:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f03a:	1a5b      	subs	r3, r3, r1
 800f03c:	4543      	cmp	r3, r8
 800f03e:	dcf0      	bgt.n	800f022 <_printf_float+0x42a>
 800f040:	e6fc      	b.n	800ee3c <_printf_float+0x244>
 800f042:	f04f 0800 	mov.w	r8, #0
 800f046:	f104 0919 	add.w	r9, r4, #25
 800f04a:	e7f4      	b.n	800f036 <_printf_float+0x43e>

0800f04c <malloc>:
 800f04c:	4b02      	ldr	r3, [pc, #8]	@ (800f058 <malloc+0xc>)
 800f04e:	4601      	mov	r1, r0
 800f050:	6818      	ldr	r0, [r3, #0]
 800f052:	f000 b82d 	b.w	800f0b0 <_malloc_r>
 800f056:	bf00      	nop
 800f058:	200001a8 	.word	0x200001a8

0800f05c <free>:
 800f05c:	4b02      	ldr	r3, [pc, #8]	@ (800f068 <free+0xc>)
 800f05e:	4601      	mov	r1, r0
 800f060:	6818      	ldr	r0, [r3, #0]
 800f062:	f002 baf9 	b.w	8011658 <_free_r>
 800f066:	bf00      	nop
 800f068:	200001a8 	.word	0x200001a8

0800f06c <sbrk_aligned>:
 800f06c:	b570      	push	{r4, r5, r6, lr}
 800f06e:	4e0f      	ldr	r6, [pc, #60]	@ (800f0ac <sbrk_aligned+0x40>)
 800f070:	460c      	mov	r4, r1
 800f072:	6831      	ldr	r1, [r6, #0]
 800f074:	4605      	mov	r5, r0
 800f076:	b911      	cbnz	r1, 800f07e <sbrk_aligned+0x12>
 800f078:	f001 fc34 	bl	80108e4 <_sbrk_r>
 800f07c:	6030      	str	r0, [r6, #0]
 800f07e:	4621      	mov	r1, r4
 800f080:	4628      	mov	r0, r5
 800f082:	f001 fc2f 	bl	80108e4 <_sbrk_r>
 800f086:	1c43      	adds	r3, r0, #1
 800f088:	d103      	bne.n	800f092 <sbrk_aligned+0x26>
 800f08a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800f08e:	4620      	mov	r0, r4
 800f090:	bd70      	pop	{r4, r5, r6, pc}
 800f092:	1cc4      	adds	r4, r0, #3
 800f094:	f024 0403 	bic.w	r4, r4, #3
 800f098:	42a0      	cmp	r0, r4
 800f09a:	d0f8      	beq.n	800f08e <sbrk_aligned+0x22>
 800f09c:	1a21      	subs	r1, r4, r0
 800f09e:	4628      	mov	r0, r5
 800f0a0:	f001 fc20 	bl	80108e4 <_sbrk_r>
 800f0a4:	3001      	adds	r0, #1
 800f0a6:	d1f2      	bne.n	800f08e <sbrk_aligned+0x22>
 800f0a8:	e7ef      	b.n	800f08a <sbrk_aligned+0x1e>
 800f0aa:	bf00      	nop
 800f0ac:	200008a8 	.word	0x200008a8

0800f0b0 <_malloc_r>:
 800f0b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0b4:	1ccd      	adds	r5, r1, #3
 800f0b6:	f025 0503 	bic.w	r5, r5, #3
 800f0ba:	3508      	adds	r5, #8
 800f0bc:	2d0c      	cmp	r5, #12
 800f0be:	bf38      	it	cc
 800f0c0:	250c      	movcc	r5, #12
 800f0c2:	2d00      	cmp	r5, #0
 800f0c4:	4606      	mov	r6, r0
 800f0c6:	db01      	blt.n	800f0cc <_malloc_r+0x1c>
 800f0c8:	42a9      	cmp	r1, r5
 800f0ca:	d904      	bls.n	800f0d6 <_malloc_r+0x26>
 800f0cc:	230c      	movs	r3, #12
 800f0ce:	6033      	str	r3, [r6, #0]
 800f0d0:	2000      	movs	r0, #0
 800f0d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f1ac <_malloc_r+0xfc>
 800f0da:	f000 fc03 	bl	800f8e4 <__malloc_lock>
 800f0de:	f8d8 3000 	ldr.w	r3, [r8]
 800f0e2:	461c      	mov	r4, r3
 800f0e4:	bb44      	cbnz	r4, 800f138 <_malloc_r+0x88>
 800f0e6:	4629      	mov	r1, r5
 800f0e8:	4630      	mov	r0, r6
 800f0ea:	f7ff ffbf 	bl	800f06c <sbrk_aligned>
 800f0ee:	1c43      	adds	r3, r0, #1
 800f0f0:	4604      	mov	r4, r0
 800f0f2:	d158      	bne.n	800f1a6 <_malloc_r+0xf6>
 800f0f4:	f8d8 4000 	ldr.w	r4, [r8]
 800f0f8:	4627      	mov	r7, r4
 800f0fa:	2f00      	cmp	r7, #0
 800f0fc:	d143      	bne.n	800f186 <_malloc_r+0xd6>
 800f0fe:	2c00      	cmp	r4, #0
 800f100:	d04b      	beq.n	800f19a <_malloc_r+0xea>
 800f102:	6823      	ldr	r3, [r4, #0]
 800f104:	4639      	mov	r1, r7
 800f106:	4630      	mov	r0, r6
 800f108:	eb04 0903 	add.w	r9, r4, r3
 800f10c:	f001 fbea 	bl	80108e4 <_sbrk_r>
 800f110:	4581      	cmp	r9, r0
 800f112:	d142      	bne.n	800f19a <_malloc_r+0xea>
 800f114:	6821      	ldr	r1, [r4, #0]
 800f116:	1a6d      	subs	r5, r5, r1
 800f118:	4629      	mov	r1, r5
 800f11a:	4630      	mov	r0, r6
 800f11c:	f7ff ffa6 	bl	800f06c <sbrk_aligned>
 800f120:	3001      	adds	r0, #1
 800f122:	d03a      	beq.n	800f19a <_malloc_r+0xea>
 800f124:	6823      	ldr	r3, [r4, #0]
 800f126:	442b      	add	r3, r5
 800f128:	6023      	str	r3, [r4, #0]
 800f12a:	f8d8 3000 	ldr.w	r3, [r8]
 800f12e:	685a      	ldr	r2, [r3, #4]
 800f130:	bb62      	cbnz	r2, 800f18c <_malloc_r+0xdc>
 800f132:	f8c8 7000 	str.w	r7, [r8]
 800f136:	e00f      	b.n	800f158 <_malloc_r+0xa8>
 800f138:	6822      	ldr	r2, [r4, #0]
 800f13a:	1b52      	subs	r2, r2, r5
 800f13c:	d420      	bmi.n	800f180 <_malloc_r+0xd0>
 800f13e:	2a0b      	cmp	r2, #11
 800f140:	d917      	bls.n	800f172 <_malloc_r+0xc2>
 800f142:	1961      	adds	r1, r4, r5
 800f144:	42a3      	cmp	r3, r4
 800f146:	6025      	str	r5, [r4, #0]
 800f148:	bf18      	it	ne
 800f14a:	6059      	strne	r1, [r3, #4]
 800f14c:	6863      	ldr	r3, [r4, #4]
 800f14e:	bf08      	it	eq
 800f150:	f8c8 1000 	streq.w	r1, [r8]
 800f154:	5162      	str	r2, [r4, r5]
 800f156:	604b      	str	r3, [r1, #4]
 800f158:	4630      	mov	r0, r6
 800f15a:	f000 fbc9 	bl	800f8f0 <__malloc_unlock>
 800f15e:	f104 000b 	add.w	r0, r4, #11
 800f162:	1d23      	adds	r3, r4, #4
 800f164:	f020 0007 	bic.w	r0, r0, #7
 800f168:	1ac2      	subs	r2, r0, r3
 800f16a:	bf1c      	itt	ne
 800f16c:	1a1b      	subne	r3, r3, r0
 800f16e:	50a3      	strne	r3, [r4, r2]
 800f170:	e7af      	b.n	800f0d2 <_malloc_r+0x22>
 800f172:	6862      	ldr	r2, [r4, #4]
 800f174:	42a3      	cmp	r3, r4
 800f176:	bf0c      	ite	eq
 800f178:	f8c8 2000 	streq.w	r2, [r8]
 800f17c:	605a      	strne	r2, [r3, #4]
 800f17e:	e7eb      	b.n	800f158 <_malloc_r+0xa8>
 800f180:	4623      	mov	r3, r4
 800f182:	6864      	ldr	r4, [r4, #4]
 800f184:	e7ae      	b.n	800f0e4 <_malloc_r+0x34>
 800f186:	463c      	mov	r4, r7
 800f188:	687f      	ldr	r7, [r7, #4]
 800f18a:	e7b6      	b.n	800f0fa <_malloc_r+0x4a>
 800f18c:	461a      	mov	r2, r3
 800f18e:	685b      	ldr	r3, [r3, #4]
 800f190:	42a3      	cmp	r3, r4
 800f192:	d1fb      	bne.n	800f18c <_malloc_r+0xdc>
 800f194:	2300      	movs	r3, #0
 800f196:	6053      	str	r3, [r2, #4]
 800f198:	e7de      	b.n	800f158 <_malloc_r+0xa8>
 800f19a:	230c      	movs	r3, #12
 800f19c:	6033      	str	r3, [r6, #0]
 800f19e:	4630      	mov	r0, r6
 800f1a0:	f000 fba6 	bl	800f8f0 <__malloc_unlock>
 800f1a4:	e794      	b.n	800f0d0 <_malloc_r+0x20>
 800f1a6:	6005      	str	r5, [r0, #0]
 800f1a8:	e7d6      	b.n	800f158 <_malloc_r+0xa8>
 800f1aa:	bf00      	nop
 800f1ac:	200008ac 	.word	0x200008ac

0800f1b0 <_printf_common>:
 800f1b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1b4:	4616      	mov	r6, r2
 800f1b6:	4698      	mov	r8, r3
 800f1b8:	688a      	ldr	r2, [r1, #8]
 800f1ba:	690b      	ldr	r3, [r1, #16]
 800f1bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f1c0:	4293      	cmp	r3, r2
 800f1c2:	bfb8      	it	lt
 800f1c4:	4613      	movlt	r3, r2
 800f1c6:	6033      	str	r3, [r6, #0]
 800f1c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f1cc:	4607      	mov	r7, r0
 800f1ce:	460c      	mov	r4, r1
 800f1d0:	b10a      	cbz	r2, 800f1d6 <_printf_common+0x26>
 800f1d2:	3301      	adds	r3, #1
 800f1d4:	6033      	str	r3, [r6, #0]
 800f1d6:	6823      	ldr	r3, [r4, #0]
 800f1d8:	0699      	lsls	r1, r3, #26
 800f1da:	bf42      	ittt	mi
 800f1dc:	6833      	ldrmi	r3, [r6, #0]
 800f1de:	3302      	addmi	r3, #2
 800f1e0:	6033      	strmi	r3, [r6, #0]
 800f1e2:	6825      	ldr	r5, [r4, #0]
 800f1e4:	f015 0506 	ands.w	r5, r5, #6
 800f1e8:	d106      	bne.n	800f1f8 <_printf_common+0x48>
 800f1ea:	f104 0a19 	add.w	sl, r4, #25
 800f1ee:	68e3      	ldr	r3, [r4, #12]
 800f1f0:	6832      	ldr	r2, [r6, #0]
 800f1f2:	1a9b      	subs	r3, r3, r2
 800f1f4:	42ab      	cmp	r3, r5
 800f1f6:	dc26      	bgt.n	800f246 <_printf_common+0x96>
 800f1f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f1fc:	6822      	ldr	r2, [r4, #0]
 800f1fe:	3b00      	subs	r3, #0
 800f200:	bf18      	it	ne
 800f202:	2301      	movne	r3, #1
 800f204:	0692      	lsls	r2, r2, #26
 800f206:	d42b      	bmi.n	800f260 <_printf_common+0xb0>
 800f208:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f20c:	4641      	mov	r1, r8
 800f20e:	4638      	mov	r0, r7
 800f210:	47c8      	blx	r9
 800f212:	3001      	adds	r0, #1
 800f214:	d01e      	beq.n	800f254 <_printf_common+0xa4>
 800f216:	6823      	ldr	r3, [r4, #0]
 800f218:	6922      	ldr	r2, [r4, #16]
 800f21a:	f003 0306 	and.w	r3, r3, #6
 800f21e:	2b04      	cmp	r3, #4
 800f220:	bf02      	ittt	eq
 800f222:	68e5      	ldreq	r5, [r4, #12]
 800f224:	6833      	ldreq	r3, [r6, #0]
 800f226:	1aed      	subeq	r5, r5, r3
 800f228:	68a3      	ldr	r3, [r4, #8]
 800f22a:	bf0c      	ite	eq
 800f22c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f230:	2500      	movne	r5, #0
 800f232:	4293      	cmp	r3, r2
 800f234:	bfc4      	itt	gt
 800f236:	1a9b      	subgt	r3, r3, r2
 800f238:	18ed      	addgt	r5, r5, r3
 800f23a:	2600      	movs	r6, #0
 800f23c:	341a      	adds	r4, #26
 800f23e:	42b5      	cmp	r5, r6
 800f240:	d11a      	bne.n	800f278 <_printf_common+0xc8>
 800f242:	2000      	movs	r0, #0
 800f244:	e008      	b.n	800f258 <_printf_common+0xa8>
 800f246:	2301      	movs	r3, #1
 800f248:	4652      	mov	r2, sl
 800f24a:	4641      	mov	r1, r8
 800f24c:	4638      	mov	r0, r7
 800f24e:	47c8      	blx	r9
 800f250:	3001      	adds	r0, #1
 800f252:	d103      	bne.n	800f25c <_printf_common+0xac>
 800f254:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f25c:	3501      	adds	r5, #1
 800f25e:	e7c6      	b.n	800f1ee <_printf_common+0x3e>
 800f260:	18e1      	adds	r1, r4, r3
 800f262:	1c5a      	adds	r2, r3, #1
 800f264:	2030      	movs	r0, #48	@ 0x30
 800f266:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f26a:	4422      	add	r2, r4
 800f26c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f270:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f274:	3302      	adds	r3, #2
 800f276:	e7c7      	b.n	800f208 <_printf_common+0x58>
 800f278:	2301      	movs	r3, #1
 800f27a:	4622      	mov	r2, r4
 800f27c:	4641      	mov	r1, r8
 800f27e:	4638      	mov	r0, r7
 800f280:	47c8      	blx	r9
 800f282:	3001      	adds	r0, #1
 800f284:	d0e6      	beq.n	800f254 <_printf_common+0xa4>
 800f286:	3601      	adds	r6, #1
 800f288:	e7d9      	b.n	800f23e <_printf_common+0x8e>
	...

0800f28c <_printf_i>:
 800f28c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f290:	7e0f      	ldrb	r7, [r1, #24]
 800f292:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f294:	2f78      	cmp	r7, #120	@ 0x78
 800f296:	4691      	mov	r9, r2
 800f298:	4680      	mov	r8, r0
 800f29a:	460c      	mov	r4, r1
 800f29c:	469a      	mov	sl, r3
 800f29e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f2a2:	d807      	bhi.n	800f2b4 <_printf_i+0x28>
 800f2a4:	2f62      	cmp	r7, #98	@ 0x62
 800f2a6:	d80a      	bhi.n	800f2be <_printf_i+0x32>
 800f2a8:	2f00      	cmp	r7, #0
 800f2aa:	f000 80d1 	beq.w	800f450 <_printf_i+0x1c4>
 800f2ae:	2f58      	cmp	r7, #88	@ 0x58
 800f2b0:	f000 80b8 	beq.w	800f424 <_printf_i+0x198>
 800f2b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f2b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f2bc:	e03a      	b.n	800f334 <_printf_i+0xa8>
 800f2be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f2c2:	2b15      	cmp	r3, #21
 800f2c4:	d8f6      	bhi.n	800f2b4 <_printf_i+0x28>
 800f2c6:	a101      	add	r1, pc, #4	@ (adr r1, 800f2cc <_printf_i+0x40>)
 800f2c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f2cc:	0800f325 	.word	0x0800f325
 800f2d0:	0800f339 	.word	0x0800f339
 800f2d4:	0800f2b5 	.word	0x0800f2b5
 800f2d8:	0800f2b5 	.word	0x0800f2b5
 800f2dc:	0800f2b5 	.word	0x0800f2b5
 800f2e0:	0800f2b5 	.word	0x0800f2b5
 800f2e4:	0800f339 	.word	0x0800f339
 800f2e8:	0800f2b5 	.word	0x0800f2b5
 800f2ec:	0800f2b5 	.word	0x0800f2b5
 800f2f0:	0800f2b5 	.word	0x0800f2b5
 800f2f4:	0800f2b5 	.word	0x0800f2b5
 800f2f8:	0800f437 	.word	0x0800f437
 800f2fc:	0800f363 	.word	0x0800f363
 800f300:	0800f3f1 	.word	0x0800f3f1
 800f304:	0800f2b5 	.word	0x0800f2b5
 800f308:	0800f2b5 	.word	0x0800f2b5
 800f30c:	0800f459 	.word	0x0800f459
 800f310:	0800f2b5 	.word	0x0800f2b5
 800f314:	0800f363 	.word	0x0800f363
 800f318:	0800f2b5 	.word	0x0800f2b5
 800f31c:	0800f2b5 	.word	0x0800f2b5
 800f320:	0800f3f9 	.word	0x0800f3f9
 800f324:	6833      	ldr	r3, [r6, #0]
 800f326:	1d1a      	adds	r2, r3, #4
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	6032      	str	r2, [r6, #0]
 800f32c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f330:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f334:	2301      	movs	r3, #1
 800f336:	e09c      	b.n	800f472 <_printf_i+0x1e6>
 800f338:	6833      	ldr	r3, [r6, #0]
 800f33a:	6820      	ldr	r0, [r4, #0]
 800f33c:	1d19      	adds	r1, r3, #4
 800f33e:	6031      	str	r1, [r6, #0]
 800f340:	0606      	lsls	r6, r0, #24
 800f342:	d501      	bpl.n	800f348 <_printf_i+0xbc>
 800f344:	681d      	ldr	r5, [r3, #0]
 800f346:	e003      	b.n	800f350 <_printf_i+0xc4>
 800f348:	0645      	lsls	r5, r0, #25
 800f34a:	d5fb      	bpl.n	800f344 <_printf_i+0xb8>
 800f34c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f350:	2d00      	cmp	r5, #0
 800f352:	da03      	bge.n	800f35c <_printf_i+0xd0>
 800f354:	232d      	movs	r3, #45	@ 0x2d
 800f356:	426d      	negs	r5, r5
 800f358:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f35c:	4858      	ldr	r0, [pc, #352]	@ (800f4c0 <_printf_i+0x234>)
 800f35e:	230a      	movs	r3, #10
 800f360:	e011      	b.n	800f386 <_printf_i+0xfa>
 800f362:	6821      	ldr	r1, [r4, #0]
 800f364:	6833      	ldr	r3, [r6, #0]
 800f366:	0608      	lsls	r0, r1, #24
 800f368:	f853 5b04 	ldr.w	r5, [r3], #4
 800f36c:	d402      	bmi.n	800f374 <_printf_i+0xe8>
 800f36e:	0649      	lsls	r1, r1, #25
 800f370:	bf48      	it	mi
 800f372:	b2ad      	uxthmi	r5, r5
 800f374:	2f6f      	cmp	r7, #111	@ 0x6f
 800f376:	4852      	ldr	r0, [pc, #328]	@ (800f4c0 <_printf_i+0x234>)
 800f378:	6033      	str	r3, [r6, #0]
 800f37a:	bf14      	ite	ne
 800f37c:	230a      	movne	r3, #10
 800f37e:	2308      	moveq	r3, #8
 800f380:	2100      	movs	r1, #0
 800f382:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f386:	6866      	ldr	r6, [r4, #4]
 800f388:	60a6      	str	r6, [r4, #8]
 800f38a:	2e00      	cmp	r6, #0
 800f38c:	db05      	blt.n	800f39a <_printf_i+0x10e>
 800f38e:	6821      	ldr	r1, [r4, #0]
 800f390:	432e      	orrs	r6, r5
 800f392:	f021 0104 	bic.w	r1, r1, #4
 800f396:	6021      	str	r1, [r4, #0]
 800f398:	d04b      	beq.n	800f432 <_printf_i+0x1a6>
 800f39a:	4616      	mov	r6, r2
 800f39c:	fbb5 f1f3 	udiv	r1, r5, r3
 800f3a0:	fb03 5711 	mls	r7, r3, r1, r5
 800f3a4:	5dc7      	ldrb	r7, [r0, r7]
 800f3a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f3aa:	462f      	mov	r7, r5
 800f3ac:	42bb      	cmp	r3, r7
 800f3ae:	460d      	mov	r5, r1
 800f3b0:	d9f4      	bls.n	800f39c <_printf_i+0x110>
 800f3b2:	2b08      	cmp	r3, #8
 800f3b4:	d10b      	bne.n	800f3ce <_printf_i+0x142>
 800f3b6:	6823      	ldr	r3, [r4, #0]
 800f3b8:	07df      	lsls	r7, r3, #31
 800f3ba:	d508      	bpl.n	800f3ce <_printf_i+0x142>
 800f3bc:	6923      	ldr	r3, [r4, #16]
 800f3be:	6861      	ldr	r1, [r4, #4]
 800f3c0:	4299      	cmp	r1, r3
 800f3c2:	bfde      	ittt	le
 800f3c4:	2330      	movle	r3, #48	@ 0x30
 800f3c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f3ca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f3ce:	1b92      	subs	r2, r2, r6
 800f3d0:	6122      	str	r2, [r4, #16]
 800f3d2:	f8cd a000 	str.w	sl, [sp]
 800f3d6:	464b      	mov	r3, r9
 800f3d8:	aa03      	add	r2, sp, #12
 800f3da:	4621      	mov	r1, r4
 800f3dc:	4640      	mov	r0, r8
 800f3de:	f7ff fee7 	bl	800f1b0 <_printf_common>
 800f3e2:	3001      	adds	r0, #1
 800f3e4:	d14a      	bne.n	800f47c <_printf_i+0x1f0>
 800f3e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f3ea:	b004      	add	sp, #16
 800f3ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3f0:	6823      	ldr	r3, [r4, #0]
 800f3f2:	f043 0320 	orr.w	r3, r3, #32
 800f3f6:	6023      	str	r3, [r4, #0]
 800f3f8:	4832      	ldr	r0, [pc, #200]	@ (800f4c4 <_printf_i+0x238>)
 800f3fa:	2778      	movs	r7, #120	@ 0x78
 800f3fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f400:	6823      	ldr	r3, [r4, #0]
 800f402:	6831      	ldr	r1, [r6, #0]
 800f404:	061f      	lsls	r7, r3, #24
 800f406:	f851 5b04 	ldr.w	r5, [r1], #4
 800f40a:	d402      	bmi.n	800f412 <_printf_i+0x186>
 800f40c:	065f      	lsls	r7, r3, #25
 800f40e:	bf48      	it	mi
 800f410:	b2ad      	uxthmi	r5, r5
 800f412:	6031      	str	r1, [r6, #0]
 800f414:	07d9      	lsls	r1, r3, #31
 800f416:	bf44      	itt	mi
 800f418:	f043 0320 	orrmi.w	r3, r3, #32
 800f41c:	6023      	strmi	r3, [r4, #0]
 800f41e:	b11d      	cbz	r5, 800f428 <_printf_i+0x19c>
 800f420:	2310      	movs	r3, #16
 800f422:	e7ad      	b.n	800f380 <_printf_i+0xf4>
 800f424:	4826      	ldr	r0, [pc, #152]	@ (800f4c0 <_printf_i+0x234>)
 800f426:	e7e9      	b.n	800f3fc <_printf_i+0x170>
 800f428:	6823      	ldr	r3, [r4, #0]
 800f42a:	f023 0320 	bic.w	r3, r3, #32
 800f42e:	6023      	str	r3, [r4, #0]
 800f430:	e7f6      	b.n	800f420 <_printf_i+0x194>
 800f432:	4616      	mov	r6, r2
 800f434:	e7bd      	b.n	800f3b2 <_printf_i+0x126>
 800f436:	6833      	ldr	r3, [r6, #0]
 800f438:	6825      	ldr	r5, [r4, #0]
 800f43a:	6961      	ldr	r1, [r4, #20]
 800f43c:	1d18      	adds	r0, r3, #4
 800f43e:	6030      	str	r0, [r6, #0]
 800f440:	062e      	lsls	r6, r5, #24
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	d501      	bpl.n	800f44a <_printf_i+0x1be>
 800f446:	6019      	str	r1, [r3, #0]
 800f448:	e002      	b.n	800f450 <_printf_i+0x1c4>
 800f44a:	0668      	lsls	r0, r5, #25
 800f44c:	d5fb      	bpl.n	800f446 <_printf_i+0x1ba>
 800f44e:	8019      	strh	r1, [r3, #0]
 800f450:	2300      	movs	r3, #0
 800f452:	6123      	str	r3, [r4, #16]
 800f454:	4616      	mov	r6, r2
 800f456:	e7bc      	b.n	800f3d2 <_printf_i+0x146>
 800f458:	6833      	ldr	r3, [r6, #0]
 800f45a:	1d1a      	adds	r2, r3, #4
 800f45c:	6032      	str	r2, [r6, #0]
 800f45e:	681e      	ldr	r6, [r3, #0]
 800f460:	6862      	ldr	r2, [r4, #4]
 800f462:	2100      	movs	r1, #0
 800f464:	4630      	mov	r0, r6
 800f466:	f7f0 febb 	bl	80001e0 <memchr>
 800f46a:	b108      	cbz	r0, 800f470 <_printf_i+0x1e4>
 800f46c:	1b80      	subs	r0, r0, r6
 800f46e:	6060      	str	r0, [r4, #4]
 800f470:	6863      	ldr	r3, [r4, #4]
 800f472:	6123      	str	r3, [r4, #16]
 800f474:	2300      	movs	r3, #0
 800f476:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f47a:	e7aa      	b.n	800f3d2 <_printf_i+0x146>
 800f47c:	6923      	ldr	r3, [r4, #16]
 800f47e:	4632      	mov	r2, r6
 800f480:	4649      	mov	r1, r9
 800f482:	4640      	mov	r0, r8
 800f484:	47d0      	blx	sl
 800f486:	3001      	adds	r0, #1
 800f488:	d0ad      	beq.n	800f3e6 <_printf_i+0x15a>
 800f48a:	6823      	ldr	r3, [r4, #0]
 800f48c:	079b      	lsls	r3, r3, #30
 800f48e:	d413      	bmi.n	800f4b8 <_printf_i+0x22c>
 800f490:	68e0      	ldr	r0, [r4, #12]
 800f492:	9b03      	ldr	r3, [sp, #12]
 800f494:	4298      	cmp	r0, r3
 800f496:	bfb8      	it	lt
 800f498:	4618      	movlt	r0, r3
 800f49a:	e7a6      	b.n	800f3ea <_printf_i+0x15e>
 800f49c:	2301      	movs	r3, #1
 800f49e:	4632      	mov	r2, r6
 800f4a0:	4649      	mov	r1, r9
 800f4a2:	4640      	mov	r0, r8
 800f4a4:	47d0      	blx	sl
 800f4a6:	3001      	adds	r0, #1
 800f4a8:	d09d      	beq.n	800f3e6 <_printf_i+0x15a>
 800f4aa:	3501      	adds	r5, #1
 800f4ac:	68e3      	ldr	r3, [r4, #12]
 800f4ae:	9903      	ldr	r1, [sp, #12]
 800f4b0:	1a5b      	subs	r3, r3, r1
 800f4b2:	42ab      	cmp	r3, r5
 800f4b4:	dcf2      	bgt.n	800f49c <_printf_i+0x210>
 800f4b6:	e7eb      	b.n	800f490 <_printf_i+0x204>
 800f4b8:	2500      	movs	r5, #0
 800f4ba:	f104 0619 	add.w	r6, r4, #25
 800f4be:	e7f5      	b.n	800f4ac <_printf_i+0x220>
 800f4c0:	08014492 	.word	0x08014492
 800f4c4:	080144a3 	.word	0x080144a3

0800f4c8 <_scanf_float>:
 800f4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4cc:	b087      	sub	sp, #28
 800f4ce:	4691      	mov	r9, r2
 800f4d0:	9303      	str	r3, [sp, #12]
 800f4d2:	688b      	ldr	r3, [r1, #8]
 800f4d4:	1e5a      	subs	r2, r3, #1
 800f4d6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f4da:	bf81      	itttt	hi
 800f4dc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f4e0:	eb03 0b05 	addhi.w	fp, r3, r5
 800f4e4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f4e8:	608b      	strhi	r3, [r1, #8]
 800f4ea:	680b      	ldr	r3, [r1, #0]
 800f4ec:	460a      	mov	r2, r1
 800f4ee:	f04f 0500 	mov.w	r5, #0
 800f4f2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f4f6:	f842 3b1c 	str.w	r3, [r2], #28
 800f4fa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f4fe:	4680      	mov	r8, r0
 800f500:	460c      	mov	r4, r1
 800f502:	bf98      	it	ls
 800f504:	f04f 0b00 	movls.w	fp, #0
 800f508:	9201      	str	r2, [sp, #4]
 800f50a:	4616      	mov	r6, r2
 800f50c:	46aa      	mov	sl, r5
 800f50e:	462f      	mov	r7, r5
 800f510:	9502      	str	r5, [sp, #8]
 800f512:	68a2      	ldr	r2, [r4, #8]
 800f514:	b15a      	cbz	r2, 800f52e <_scanf_float+0x66>
 800f516:	f8d9 3000 	ldr.w	r3, [r9]
 800f51a:	781b      	ldrb	r3, [r3, #0]
 800f51c:	2b4e      	cmp	r3, #78	@ 0x4e
 800f51e:	d863      	bhi.n	800f5e8 <_scanf_float+0x120>
 800f520:	2b40      	cmp	r3, #64	@ 0x40
 800f522:	d83b      	bhi.n	800f59c <_scanf_float+0xd4>
 800f524:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f528:	b2c8      	uxtb	r0, r1
 800f52a:	280e      	cmp	r0, #14
 800f52c:	d939      	bls.n	800f5a2 <_scanf_float+0xda>
 800f52e:	b11f      	cbz	r7, 800f538 <_scanf_float+0x70>
 800f530:	6823      	ldr	r3, [r4, #0]
 800f532:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f536:	6023      	str	r3, [r4, #0]
 800f538:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800f53c:	f1ba 0f01 	cmp.w	sl, #1
 800f540:	f200 8114 	bhi.w	800f76c <_scanf_float+0x2a4>
 800f544:	9b01      	ldr	r3, [sp, #4]
 800f546:	429e      	cmp	r6, r3
 800f548:	f200 8105 	bhi.w	800f756 <_scanf_float+0x28e>
 800f54c:	2001      	movs	r0, #1
 800f54e:	b007      	add	sp, #28
 800f550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f554:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f558:	2a0d      	cmp	r2, #13
 800f55a:	d8e8      	bhi.n	800f52e <_scanf_float+0x66>
 800f55c:	a101      	add	r1, pc, #4	@ (adr r1, 800f564 <_scanf_float+0x9c>)
 800f55e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f562:	bf00      	nop
 800f564:	0800f6ad 	.word	0x0800f6ad
 800f568:	0800f52f 	.word	0x0800f52f
 800f56c:	0800f52f 	.word	0x0800f52f
 800f570:	0800f52f 	.word	0x0800f52f
 800f574:	0800f709 	.word	0x0800f709
 800f578:	0800f6e3 	.word	0x0800f6e3
 800f57c:	0800f52f 	.word	0x0800f52f
 800f580:	0800f52f 	.word	0x0800f52f
 800f584:	0800f6bb 	.word	0x0800f6bb
 800f588:	0800f52f 	.word	0x0800f52f
 800f58c:	0800f52f 	.word	0x0800f52f
 800f590:	0800f52f 	.word	0x0800f52f
 800f594:	0800f52f 	.word	0x0800f52f
 800f598:	0800f677 	.word	0x0800f677
 800f59c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f5a0:	e7da      	b.n	800f558 <_scanf_float+0x90>
 800f5a2:	290e      	cmp	r1, #14
 800f5a4:	d8c3      	bhi.n	800f52e <_scanf_float+0x66>
 800f5a6:	a001      	add	r0, pc, #4	@ (adr r0, 800f5ac <_scanf_float+0xe4>)
 800f5a8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f5ac:	0800f667 	.word	0x0800f667
 800f5b0:	0800f52f 	.word	0x0800f52f
 800f5b4:	0800f667 	.word	0x0800f667
 800f5b8:	0800f6f7 	.word	0x0800f6f7
 800f5bc:	0800f52f 	.word	0x0800f52f
 800f5c0:	0800f609 	.word	0x0800f609
 800f5c4:	0800f64d 	.word	0x0800f64d
 800f5c8:	0800f64d 	.word	0x0800f64d
 800f5cc:	0800f64d 	.word	0x0800f64d
 800f5d0:	0800f64d 	.word	0x0800f64d
 800f5d4:	0800f64d 	.word	0x0800f64d
 800f5d8:	0800f64d 	.word	0x0800f64d
 800f5dc:	0800f64d 	.word	0x0800f64d
 800f5e0:	0800f64d 	.word	0x0800f64d
 800f5e4:	0800f64d 	.word	0x0800f64d
 800f5e8:	2b6e      	cmp	r3, #110	@ 0x6e
 800f5ea:	d809      	bhi.n	800f600 <_scanf_float+0x138>
 800f5ec:	2b60      	cmp	r3, #96	@ 0x60
 800f5ee:	d8b1      	bhi.n	800f554 <_scanf_float+0x8c>
 800f5f0:	2b54      	cmp	r3, #84	@ 0x54
 800f5f2:	d07b      	beq.n	800f6ec <_scanf_float+0x224>
 800f5f4:	2b59      	cmp	r3, #89	@ 0x59
 800f5f6:	d19a      	bne.n	800f52e <_scanf_float+0x66>
 800f5f8:	2d07      	cmp	r5, #7
 800f5fa:	d198      	bne.n	800f52e <_scanf_float+0x66>
 800f5fc:	2508      	movs	r5, #8
 800f5fe:	e02f      	b.n	800f660 <_scanf_float+0x198>
 800f600:	2b74      	cmp	r3, #116	@ 0x74
 800f602:	d073      	beq.n	800f6ec <_scanf_float+0x224>
 800f604:	2b79      	cmp	r3, #121	@ 0x79
 800f606:	e7f6      	b.n	800f5f6 <_scanf_float+0x12e>
 800f608:	6821      	ldr	r1, [r4, #0]
 800f60a:	05c8      	lsls	r0, r1, #23
 800f60c:	d51e      	bpl.n	800f64c <_scanf_float+0x184>
 800f60e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f612:	6021      	str	r1, [r4, #0]
 800f614:	3701      	adds	r7, #1
 800f616:	f1bb 0f00 	cmp.w	fp, #0
 800f61a:	d003      	beq.n	800f624 <_scanf_float+0x15c>
 800f61c:	3201      	adds	r2, #1
 800f61e:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800f622:	60a2      	str	r2, [r4, #8]
 800f624:	68a3      	ldr	r3, [r4, #8]
 800f626:	3b01      	subs	r3, #1
 800f628:	60a3      	str	r3, [r4, #8]
 800f62a:	6923      	ldr	r3, [r4, #16]
 800f62c:	3301      	adds	r3, #1
 800f62e:	6123      	str	r3, [r4, #16]
 800f630:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800f634:	3b01      	subs	r3, #1
 800f636:	2b00      	cmp	r3, #0
 800f638:	f8c9 3004 	str.w	r3, [r9, #4]
 800f63c:	f340 8082 	ble.w	800f744 <_scanf_float+0x27c>
 800f640:	f8d9 3000 	ldr.w	r3, [r9]
 800f644:	3301      	adds	r3, #1
 800f646:	f8c9 3000 	str.w	r3, [r9]
 800f64a:	e762      	b.n	800f512 <_scanf_float+0x4a>
 800f64c:	eb1a 0105 	adds.w	r1, sl, r5
 800f650:	f47f af6d 	bne.w	800f52e <_scanf_float+0x66>
 800f654:	6822      	ldr	r2, [r4, #0]
 800f656:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f65a:	6022      	str	r2, [r4, #0]
 800f65c:	460d      	mov	r5, r1
 800f65e:	468a      	mov	sl, r1
 800f660:	f806 3b01 	strb.w	r3, [r6], #1
 800f664:	e7de      	b.n	800f624 <_scanf_float+0x15c>
 800f666:	6822      	ldr	r2, [r4, #0]
 800f668:	0610      	lsls	r0, r2, #24
 800f66a:	f57f af60 	bpl.w	800f52e <_scanf_float+0x66>
 800f66e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f672:	6022      	str	r2, [r4, #0]
 800f674:	e7f4      	b.n	800f660 <_scanf_float+0x198>
 800f676:	f1ba 0f00 	cmp.w	sl, #0
 800f67a:	d10c      	bne.n	800f696 <_scanf_float+0x1ce>
 800f67c:	b977      	cbnz	r7, 800f69c <_scanf_float+0x1d4>
 800f67e:	6822      	ldr	r2, [r4, #0]
 800f680:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f684:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f688:	d108      	bne.n	800f69c <_scanf_float+0x1d4>
 800f68a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f68e:	6022      	str	r2, [r4, #0]
 800f690:	f04f 0a01 	mov.w	sl, #1
 800f694:	e7e4      	b.n	800f660 <_scanf_float+0x198>
 800f696:	f1ba 0f02 	cmp.w	sl, #2
 800f69a:	d050      	beq.n	800f73e <_scanf_float+0x276>
 800f69c:	2d01      	cmp	r5, #1
 800f69e:	d002      	beq.n	800f6a6 <_scanf_float+0x1de>
 800f6a0:	2d04      	cmp	r5, #4
 800f6a2:	f47f af44 	bne.w	800f52e <_scanf_float+0x66>
 800f6a6:	3501      	adds	r5, #1
 800f6a8:	b2ed      	uxtb	r5, r5
 800f6aa:	e7d9      	b.n	800f660 <_scanf_float+0x198>
 800f6ac:	f1ba 0f01 	cmp.w	sl, #1
 800f6b0:	f47f af3d 	bne.w	800f52e <_scanf_float+0x66>
 800f6b4:	f04f 0a02 	mov.w	sl, #2
 800f6b8:	e7d2      	b.n	800f660 <_scanf_float+0x198>
 800f6ba:	b975      	cbnz	r5, 800f6da <_scanf_float+0x212>
 800f6bc:	2f00      	cmp	r7, #0
 800f6be:	f47f af37 	bne.w	800f530 <_scanf_float+0x68>
 800f6c2:	6822      	ldr	r2, [r4, #0]
 800f6c4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f6c8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f6cc:	f040 8103 	bne.w	800f8d6 <_scanf_float+0x40e>
 800f6d0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f6d4:	6022      	str	r2, [r4, #0]
 800f6d6:	2501      	movs	r5, #1
 800f6d8:	e7c2      	b.n	800f660 <_scanf_float+0x198>
 800f6da:	2d03      	cmp	r5, #3
 800f6dc:	d0e3      	beq.n	800f6a6 <_scanf_float+0x1de>
 800f6de:	2d05      	cmp	r5, #5
 800f6e0:	e7df      	b.n	800f6a2 <_scanf_float+0x1da>
 800f6e2:	2d02      	cmp	r5, #2
 800f6e4:	f47f af23 	bne.w	800f52e <_scanf_float+0x66>
 800f6e8:	2503      	movs	r5, #3
 800f6ea:	e7b9      	b.n	800f660 <_scanf_float+0x198>
 800f6ec:	2d06      	cmp	r5, #6
 800f6ee:	f47f af1e 	bne.w	800f52e <_scanf_float+0x66>
 800f6f2:	2507      	movs	r5, #7
 800f6f4:	e7b4      	b.n	800f660 <_scanf_float+0x198>
 800f6f6:	6822      	ldr	r2, [r4, #0]
 800f6f8:	0591      	lsls	r1, r2, #22
 800f6fa:	f57f af18 	bpl.w	800f52e <_scanf_float+0x66>
 800f6fe:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f702:	6022      	str	r2, [r4, #0]
 800f704:	9702      	str	r7, [sp, #8]
 800f706:	e7ab      	b.n	800f660 <_scanf_float+0x198>
 800f708:	6822      	ldr	r2, [r4, #0]
 800f70a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f70e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f712:	d005      	beq.n	800f720 <_scanf_float+0x258>
 800f714:	0550      	lsls	r0, r2, #21
 800f716:	f57f af0a 	bpl.w	800f52e <_scanf_float+0x66>
 800f71a:	2f00      	cmp	r7, #0
 800f71c:	f000 80db 	beq.w	800f8d6 <_scanf_float+0x40e>
 800f720:	0591      	lsls	r1, r2, #22
 800f722:	bf58      	it	pl
 800f724:	9902      	ldrpl	r1, [sp, #8]
 800f726:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f72a:	bf58      	it	pl
 800f72c:	1a79      	subpl	r1, r7, r1
 800f72e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f732:	bf58      	it	pl
 800f734:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f738:	6022      	str	r2, [r4, #0]
 800f73a:	2700      	movs	r7, #0
 800f73c:	e790      	b.n	800f660 <_scanf_float+0x198>
 800f73e:	f04f 0a03 	mov.w	sl, #3
 800f742:	e78d      	b.n	800f660 <_scanf_float+0x198>
 800f744:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f748:	4649      	mov	r1, r9
 800f74a:	4640      	mov	r0, r8
 800f74c:	4798      	blx	r3
 800f74e:	2800      	cmp	r0, #0
 800f750:	f43f aedf 	beq.w	800f512 <_scanf_float+0x4a>
 800f754:	e6eb      	b.n	800f52e <_scanf_float+0x66>
 800f756:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f75a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f75e:	464a      	mov	r2, r9
 800f760:	4640      	mov	r0, r8
 800f762:	4798      	blx	r3
 800f764:	6923      	ldr	r3, [r4, #16]
 800f766:	3b01      	subs	r3, #1
 800f768:	6123      	str	r3, [r4, #16]
 800f76a:	e6eb      	b.n	800f544 <_scanf_float+0x7c>
 800f76c:	1e6b      	subs	r3, r5, #1
 800f76e:	2b06      	cmp	r3, #6
 800f770:	d824      	bhi.n	800f7bc <_scanf_float+0x2f4>
 800f772:	2d02      	cmp	r5, #2
 800f774:	d836      	bhi.n	800f7e4 <_scanf_float+0x31c>
 800f776:	9b01      	ldr	r3, [sp, #4]
 800f778:	429e      	cmp	r6, r3
 800f77a:	f67f aee7 	bls.w	800f54c <_scanf_float+0x84>
 800f77e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f782:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f786:	464a      	mov	r2, r9
 800f788:	4640      	mov	r0, r8
 800f78a:	4798      	blx	r3
 800f78c:	6923      	ldr	r3, [r4, #16]
 800f78e:	3b01      	subs	r3, #1
 800f790:	6123      	str	r3, [r4, #16]
 800f792:	e7f0      	b.n	800f776 <_scanf_float+0x2ae>
 800f794:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f798:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f79c:	464a      	mov	r2, r9
 800f79e:	4640      	mov	r0, r8
 800f7a0:	4798      	blx	r3
 800f7a2:	6923      	ldr	r3, [r4, #16]
 800f7a4:	3b01      	subs	r3, #1
 800f7a6:	6123      	str	r3, [r4, #16]
 800f7a8:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800f7ac:	fa5f fa8a 	uxtb.w	sl, sl
 800f7b0:	f1ba 0f02 	cmp.w	sl, #2
 800f7b4:	d1ee      	bne.n	800f794 <_scanf_float+0x2cc>
 800f7b6:	3d03      	subs	r5, #3
 800f7b8:	b2ed      	uxtb	r5, r5
 800f7ba:	1b76      	subs	r6, r6, r5
 800f7bc:	6823      	ldr	r3, [r4, #0]
 800f7be:	05da      	lsls	r2, r3, #23
 800f7c0:	d530      	bpl.n	800f824 <_scanf_float+0x35c>
 800f7c2:	055b      	lsls	r3, r3, #21
 800f7c4:	d511      	bpl.n	800f7ea <_scanf_float+0x322>
 800f7c6:	9b01      	ldr	r3, [sp, #4]
 800f7c8:	429e      	cmp	r6, r3
 800f7ca:	f67f aebf 	bls.w	800f54c <_scanf_float+0x84>
 800f7ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f7d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f7d6:	464a      	mov	r2, r9
 800f7d8:	4640      	mov	r0, r8
 800f7da:	4798      	blx	r3
 800f7dc:	6923      	ldr	r3, [r4, #16]
 800f7de:	3b01      	subs	r3, #1
 800f7e0:	6123      	str	r3, [r4, #16]
 800f7e2:	e7f0      	b.n	800f7c6 <_scanf_float+0x2fe>
 800f7e4:	46aa      	mov	sl, r5
 800f7e6:	46b3      	mov	fp, r6
 800f7e8:	e7de      	b.n	800f7a8 <_scanf_float+0x2e0>
 800f7ea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f7ee:	6923      	ldr	r3, [r4, #16]
 800f7f0:	2965      	cmp	r1, #101	@ 0x65
 800f7f2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800f7f6:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800f7fa:	6123      	str	r3, [r4, #16]
 800f7fc:	d00c      	beq.n	800f818 <_scanf_float+0x350>
 800f7fe:	2945      	cmp	r1, #69	@ 0x45
 800f800:	d00a      	beq.n	800f818 <_scanf_float+0x350>
 800f802:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f806:	464a      	mov	r2, r9
 800f808:	4640      	mov	r0, r8
 800f80a:	4798      	blx	r3
 800f80c:	6923      	ldr	r3, [r4, #16]
 800f80e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f812:	3b01      	subs	r3, #1
 800f814:	1eb5      	subs	r5, r6, #2
 800f816:	6123      	str	r3, [r4, #16]
 800f818:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f81c:	464a      	mov	r2, r9
 800f81e:	4640      	mov	r0, r8
 800f820:	4798      	blx	r3
 800f822:	462e      	mov	r6, r5
 800f824:	6822      	ldr	r2, [r4, #0]
 800f826:	f012 0210 	ands.w	r2, r2, #16
 800f82a:	d001      	beq.n	800f830 <_scanf_float+0x368>
 800f82c:	2000      	movs	r0, #0
 800f82e:	e68e      	b.n	800f54e <_scanf_float+0x86>
 800f830:	7032      	strb	r2, [r6, #0]
 800f832:	6823      	ldr	r3, [r4, #0]
 800f834:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f838:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f83c:	d125      	bne.n	800f88a <_scanf_float+0x3c2>
 800f83e:	9b02      	ldr	r3, [sp, #8]
 800f840:	429f      	cmp	r7, r3
 800f842:	d00a      	beq.n	800f85a <_scanf_float+0x392>
 800f844:	1bda      	subs	r2, r3, r7
 800f846:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f84a:	429e      	cmp	r6, r3
 800f84c:	bf28      	it	cs
 800f84e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f852:	4922      	ldr	r1, [pc, #136]	@ (800f8dc <_scanf_float+0x414>)
 800f854:	4630      	mov	r0, r6
 800f856:	f000 f851 	bl	800f8fc <siprintf>
 800f85a:	9901      	ldr	r1, [sp, #4]
 800f85c:	2200      	movs	r2, #0
 800f85e:	4640      	mov	r0, r8
 800f860:	f000 ff16 	bl	8010690 <_strtod_r>
 800f864:	9b03      	ldr	r3, [sp, #12]
 800f866:	6821      	ldr	r1, [r4, #0]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	f011 0f02 	tst.w	r1, #2
 800f86e:	ec57 6b10 	vmov	r6, r7, d0
 800f872:	f103 0204 	add.w	r2, r3, #4
 800f876:	d015      	beq.n	800f8a4 <_scanf_float+0x3dc>
 800f878:	9903      	ldr	r1, [sp, #12]
 800f87a:	600a      	str	r2, [r1, #0]
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	e9c3 6700 	strd	r6, r7, [r3]
 800f882:	68e3      	ldr	r3, [r4, #12]
 800f884:	3301      	adds	r3, #1
 800f886:	60e3      	str	r3, [r4, #12]
 800f888:	e7d0      	b.n	800f82c <_scanf_float+0x364>
 800f88a:	9b04      	ldr	r3, [sp, #16]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d0e4      	beq.n	800f85a <_scanf_float+0x392>
 800f890:	9905      	ldr	r1, [sp, #20]
 800f892:	230a      	movs	r3, #10
 800f894:	3101      	adds	r1, #1
 800f896:	4640      	mov	r0, r8
 800f898:	f000 ff7a 	bl	8010790 <_strtol_r>
 800f89c:	9b04      	ldr	r3, [sp, #16]
 800f89e:	9e05      	ldr	r6, [sp, #20]
 800f8a0:	1ac2      	subs	r2, r0, r3
 800f8a2:	e7d0      	b.n	800f846 <_scanf_float+0x37e>
 800f8a4:	f011 0f04 	tst.w	r1, #4
 800f8a8:	9903      	ldr	r1, [sp, #12]
 800f8aa:	600a      	str	r2, [r1, #0]
 800f8ac:	d1e6      	bne.n	800f87c <_scanf_float+0x3b4>
 800f8ae:	681d      	ldr	r5, [r3, #0]
 800f8b0:	4632      	mov	r2, r6
 800f8b2:	463b      	mov	r3, r7
 800f8b4:	4630      	mov	r0, r6
 800f8b6:	4639      	mov	r1, r7
 800f8b8:	f7f1 f940 	bl	8000b3c <__aeabi_dcmpun>
 800f8bc:	b128      	cbz	r0, 800f8ca <_scanf_float+0x402>
 800f8be:	4808      	ldr	r0, [pc, #32]	@ (800f8e0 <_scanf_float+0x418>)
 800f8c0:	f001 f86a 	bl	8010998 <nanf>
 800f8c4:	ed85 0a00 	vstr	s0, [r5]
 800f8c8:	e7db      	b.n	800f882 <_scanf_float+0x3ba>
 800f8ca:	4630      	mov	r0, r6
 800f8cc:	4639      	mov	r1, r7
 800f8ce:	f7f1 f993 	bl	8000bf8 <__aeabi_d2f>
 800f8d2:	6028      	str	r0, [r5, #0]
 800f8d4:	e7d5      	b.n	800f882 <_scanf_float+0x3ba>
 800f8d6:	2700      	movs	r7, #0
 800f8d8:	e62e      	b.n	800f538 <_scanf_float+0x70>
 800f8da:	bf00      	nop
 800f8dc:	080144b4 	.word	0x080144b4
 800f8e0:	08014655 	.word	0x08014655

0800f8e4 <__malloc_lock>:
 800f8e4:	4801      	ldr	r0, [pc, #4]	@ (800f8ec <__malloc_lock+0x8>)
 800f8e6:	f001 b838 	b.w	801095a <__retarget_lock_acquire_recursive>
 800f8ea:	bf00      	nop
 800f8ec:	200009ec 	.word	0x200009ec

0800f8f0 <__malloc_unlock>:
 800f8f0:	4801      	ldr	r0, [pc, #4]	@ (800f8f8 <__malloc_unlock+0x8>)
 800f8f2:	f001 b833 	b.w	801095c <__retarget_lock_release_recursive>
 800f8f6:	bf00      	nop
 800f8f8:	200009ec 	.word	0x200009ec

0800f8fc <siprintf>:
 800f8fc:	b40e      	push	{r1, r2, r3}
 800f8fe:	b510      	push	{r4, lr}
 800f900:	b09d      	sub	sp, #116	@ 0x74
 800f902:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f904:	9002      	str	r0, [sp, #8]
 800f906:	9006      	str	r0, [sp, #24]
 800f908:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f90c:	480a      	ldr	r0, [pc, #40]	@ (800f938 <siprintf+0x3c>)
 800f90e:	9107      	str	r1, [sp, #28]
 800f910:	9104      	str	r1, [sp, #16]
 800f912:	490a      	ldr	r1, [pc, #40]	@ (800f93c <siprintf+0x40>)
 800f914:	f853 2b04 	ldr.w	r2, [r3], #4
 800f918:	9105      	str	r1, [sp, #20]
 800f91a:	2400      	movs	r4, #0
 800f91c:	a902      	add	r1, sp, #8
 800f91e:	6800      	ldr	r0, [r0, #0]
 800f920:	9301      	str	r3, [sp, #4]
 800f922:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f924:	f002 fa76 	bl	8011e14 <_svfiprintf_r>
 800f928:	9b02      	ldr	r3, [sp, #8]
 800f92a:	701c      	strb	r4, [r3, #0]
 800f92c:	b01d      	add	sp, #116	@ 0x74
 800f92e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f932:	b003      	add	sp, #12
 800f934:	4770      	bx	lr
 800f936:	bf00      	nop
 800f938:	200001a8 	.word	0x200001a8
 800f93c:	ffff0208 	.word	0xffff0208

0800f940 <std>:
 800f940:	2300      	movs	r3, #0
 800f942:	b510      	push	{r4, lr}
 800f944:	4604      	mov	r4, r0
 800f946:	e9c0 3300 	strd	r3, r3, [r0]
 800f94a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f94e:	6083      	str	r3, [r0, #8]
 800f950:	8181      	strh	r1, [r0, #12]
 800f952:	6643      	str	r3, [r0, #100]	@ 0x64
 800f954:	81c2      	strh	r2, [r0, #14]
 800f956:	6183      	str	r3, [r0, #24]
 800f958:	4619      	mov	r1, r3
 800f95a:	2208      	movs	r2, #8
 800f95c:	305c      	adds	r0, #92	@ 0x5c
 800f95e:	f000 ffa7 	bl	80108b0 <memset>
 800f962:	4b0d      	ldr	r3, [pc, #52]	@ (800f998 <std+0x58>)
 800f964:	6263      	str	r3, [r4, #36]	@ 0x24
 800f966:	4b0d      	ldr	r3, [pc, #52]	@ (800f99c <std+0x5c>)
 800f968:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f96a:	4b0d      	ldr	r3, [pc, #52]	@ (800f9a0 <std+0x60>)
 800f96c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f96e:	4b0d      	ldr	r3, [pc, #52]	@ (800f9a4 <std+0x64>)
 800f970:	6323      	str	r3, [r4, #48]	@ 0x30
 800f972:	4b0d      	ldr	r3, [pc, #52]	@ (800f9a8 <std+0x68>)
 800f974:	6224      	str	r4, [r4, #32]
 800f976:	429c      	cmp	r4, r3
 800f978:	d006      	beq.n	800f988 <std+0x48>
 800f97a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f97e:	4294      	cmp	r4, r2
 800f980:	d002      	beq.n	800f988 <std+0x48>
 800f982:	33d0      	adds	r3, #208	@ 0xd0
 800f984:	429c      	cmp	r4, r3
 800f986:	d105      	bne.n	800f994 <std+0x54>
 800f988:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f98c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f990:	f000 bfe2 	b.w	8010958 <__retarget_lock_init_recursive>
 800f994:	bd10      	pop	{r4, pc}
 800f996:	bf00      	nop
 800f998:	08012d61 	.word	0x08012d61
 800f99c:	08012d83 	.word	0x08012d83
 800f9a0:	08012dbb 	.word	0x08012dbb
 800f9a4:	08012ddf 	.word	0x08012ddf
 800f9a8:	200008b0 	.word	0x200008b0

0800f9ac <stdio_exit_handler>:
 800f9ac:	4a02      	ldr	r2, [pc, #8]	@ (800f9b8 <stdio_exit_handler+0xc>)
 800f9ae:	4903      	ldr	r1, [pc, #12]	@ (800f9bc <stdio_exit_handler+0x10>)
 800f9b0:	4803      	ldr	r0, [pc, #12]	@ (800f9c0 <stdio_exit_handler+0x14>)
 800f9b2:	f000 beef 	b.w	8010794 <_fwalk_sglue>
 800f9b6:	bf00      	nop
 800f9b8:	20000030 	.word	0x20000030
 800f9bc:	080123bd 	.word	0x080123bd
 800f9c0:	200001ac 	.word	0x200001ac

0800f9c4 <cleanup_stdio>:
 800f9c4:	6841      	ldr	r1, [r0, #4]
 800f9c6:	4b0c      	ldr	r3, [pc, #48]	@ (800f9f8 <cleanup_stdio+0x34>)
 800f9c8:	4299      	cmp	r1, r3
 800f9ca:	b510      	push	{r4, lr}
 800f9cc:	4604      	mov	r4, r0
 800f9ce:	d001      	beq.n	800f9d4 <cleanup_stdio+0x10>
 800f9d0:	f002 fcf4 	bl	80123bc <_fflush_r>
 800f9d4:	68a1      	ldr	r1, [r4, #8]
 800f9d6:	4b09      	ldr	r3, [pc, #36]	@ (800f9fc <cleanup_stdio+0x38>)
 800f9d8:	4299      	cmp	r1, r3
 800f9da:	d002      	beq.n	800f9e2 <cleanup_stdio+0x1e>
 800f9dc:	4620      	mov	r0, r4
 800f9de:	f002 fced 	bl	80123bc <_fflush_r>
 800f9e2:	68e1      	ldr	r1, [r4, #12]
 800f9e4:	4b06      	ldr	r3, [pc, #24]	@ (800fa00 <cleanup_stdio+0x3c>)
 800f9e6:	4299      	cmp	r1, r3
 800f9e8:	d004      	beq.n	800f9f4 <cleanup_stdio+0x30>
 800f9ea:	4620      	mov	r0, r4
 800f9ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f9f0:	f002 bce4 	b.w	80123bc <_fflush_r>
 800f9f4:	bd10      	pop	{r4, pc}
 800f9f6:	bf00      	nop
 800f9f8:	200008b0 	.word	0x200008b0
 800f9fc:	20000918 	.word	0x20000918
 800fa00:	20000980 	.word	0x20000980

0800fa04 <global_stdio_init.part.0>:
 800fa04:	b510      	push	{r4, lr}
 800fa06:	4b0b      	ldr	r3, [pc, #44]	@ (800fa34 <global_stdio_init.part.0+0x30>)
 800fa08:	4c0b      	ldr	r4, [pc, #44]	@ (800fa38 <global_stdio_init.part.0+0x34>)
 800fa0a:	4a0c      	ldr	r2, [pc, #48]	@ (800fa3c <global_stdio_init.part.0+0x38>)
 800fa0c:	601a      	str	r2, [r3, #0]
 800fa0e:	4620      	mov	r0, r4
 800fa10:	2200      	movs	r2, #0
 800fa12:	2104      	movs	r1, #4
 800fa14:	f7ff ff94 	bl	800f940 <std>
 800fa18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fa1c:	2201      	movs	r2, #1
 800fa1e:	2109      	movs	r1, #9
 800fa20:	f7ff ff8e 	bl	800f940 <std>
 800fa24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fa28:	2202      	movs	r2, #2
 800fa2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa2e:	2112      	movs	r1, #18
 800fa30:	f7ff bf86 	b.w	800f940 <std>
 800fa34:	200009e8 	.word	0x200009e8
 800fa38:	200008b0 	.word	0x200008b0
 800fa3c:	0800f9ad 	.word	0x0800f9ad

0800fa40 <__sfp_lock_acquire>:
 800fa40:	4801      	ldr	r0, [pc, #4]	@ (800fa48 <__sfp_lock_acquire+0x8>)
 800fa42:	f000 bf8a 	b.w	801095a <__retarget_lock_acquire_recursive>
 800fa46:	bf00      	nop
 800fa48:	200009ed 	.word	0x200009ed

0800fa4c <__sfp_lock_release>:
 800fa4c:	4801      	ldr	r0, [pc, #4]	@ (800fa54 <__sfp_lock_release+0x8>)
 800fa4e:	f000 bf85 	b.w	801095c <__retarget_lock_release_recursive>
 800fa52:	bf00      	nop
 800fa54:	200009ed 	.word	0x200009ed

0800fa58 <__sinit>:
 800fa58:	b510      	push	{r4, lr}
 800fa5a:	4604      	mov	r4, r0
 800fa5c:	f7ff fff0 	bl	800fa40 <__sfp_lock_acquire>
 800fa60:	6a23      	ldr	r3, [r4, #32]
 800fa62:	b11b      	cbz	r3, 800fa6c <__sinit+0x14>
 800fa64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa68:	f7ff bff0 	b.w	800fa4c <__sfp_lock_release>
 800fa6c:	4b04      	ldr	r3, [pc, #16]	@ (800fa80 <__sinit+0x28>)
 800fa6e:	6223      	str	r3, [r4, #32]
 800fa70:	4b04      	ldr	r3, [pc, #16]	@ (800fa84 <__sinit+0x2c>)
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d1f5      	bne.n	800fa64 <__sinit+0xc>
 800fa78:	f7ff ffc4 	bl	800fa04 <global_stdio_init.part.0>
 800fa7c:	e7f2      	b.n	800fa64 <__sinit+0xc>
 800fa7e:	bf00      	nop
 800fa80:	0800f9c5 	.word	0x0800f9c5
 800fa84:	200009e8 	.word	0x200009e8

0800fa88 <sulp>:
 800fa88:	b570      	push	{r4, r5, r6, lr}
 800fa8a:	4604      	mov	r4, r0
 800fa8c:	460d      	mov	r5, r1
 800fa8e:	ec45 4b10 	vmov	d0, r4, r5
 800fa92:	4616      	mov	r6, r2
 800fa94:	f003 f826 	bl	8012ae4 <__ulp>
 800fa98:	ec51 0b10 	vmov	r0, r1, d0
 800fa9c:	b17e      	cbz	r6, 800fabe <sulp+0x36>
 800fa9e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800faa2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	dd09      	ble.n	800fabe <sulp+0x36>
 800faaa:	051b      	lsls	r3, r3, #20
 800faac:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800fab0:	2400      	movs	r4, #0
 800fab2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800fab6:	4622      	mov	r2, r4
 800fab8:	462b      	mov	r3, r5
 800faba:	f7f0 fda5 	bl	8000608 <__aeabi_dmul>
 800fabe:	ec41 0b10 	vmov	d0, r0, r1
 800fac2:	bd70      	pop	{r4, r5, r6, pc}
 800fac4:	0000      	movs	r0, r0
	...

0800fac8 <_strtod_l>:
 800fac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800facc:	b09f      	sub	sp, #124	@ 0x7c
 800face:	460c      	mov	r4, r1
 800fad0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800fad2:	2200      	movs	r2, #0
 800fad4:	921a      	str	r2, [sp, #104]	@ 0x68
 800fad6:	9005      	str	r0, [sp, #20]
 800fad8:	f04f 0a00 	mov.w	sl, #0
 800fadc:	f04f 0b00 	mov.w	fp, #0
 800fae0:	460a      	mov	r2, r1
 800fae2:	9219      	str	r2, [sp, #100]	@ 0x64
 800fae4:	7811      	ldrb	r1, [r2, #0]
 800fae6:	292b      	cmp	r1, #43	@ 0x2b
 800fae8:	d04a      	beq.n	800fb80 <_strtod_l+0xb8>
 800faea:	d838      	bhi.n	800fb5e <_strtod_l+0x96>
 800faec:	290d      	cmp	r1, #13
 800faee:	d832      	bhi.n	800fb56 <_strtod_l+0x8e>
 800faf0:	2908      	cmp	r1, #8
 800faf2:	d832      	bhi.n	800fb5a <_strtod_l+0x92>
 800faf4:	2900      	cmp	r1, #0
 800faf6:	d03b      	beq.n	800fb70 <_strtod_l+0xa8>
 800faf8:	2200      	movs	r2, #0
 800fafa:	920e      	str	r2, [sp, #56]	@ 0x38
 800fafc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800fafe:	782a      	ldrb	r2, [r5, #0]
 800fb00:	2a30      	cmp	r2, #48	@ 0x30
 800fb02:	f040 80b2 	bne.w	800fc6a <_strtod_l+0x1a2>
 800fb06:	786a      	ldrb	r2, [r5, #1]
 800fb08:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fb0c:	2a58      	cmp	r2, #88	@ 0x58
 800fb0e:	d16e      	bne.n	800fbee <_strtod_l+0x126>
 800fb10:	9302      	str	r3, [sp, #8]
 800fb12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fb14:	9301      	str	r3, [sp, #4]
 800fb16:	ab1a      	add	r3, sp, #104	@ 0x68
 800fb18:	9300      	str	r3, [sp, #0]
 800fb1a:	4a8f      	ldr	r2, [pc, #572]	@ (800fd58 <_strtod_l+0x290>)
 800fb1c:	9805      	ldr	r0, [sp, #20]
 800fb1e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800fb20:	a919      	add	r1, sp, #100	@ 0x64
 800fb22:	f001 fe4b 	bl	80117bc <__gethex>
 800fb26:	f010 060f 	ands.w	r6, r0, #15
 800fb2a:	4604      	mov	r4, r0
 800fb2c:	d005      	beq.n	800fb3a <_strtod_l+0x72>
 800fb2e:	2e06      	cmp	r6, #6
 800fb30:	d128      	bne.n	800fb84 <_strtod_l+0xbc>
 800fb32:	3501      	adds	r5, #1
 800fb34:	2300      	movs	r3, #0
 800fb36:	9519      	str	r5, [sp, #100]	@ 0x64
 800fb38:	930e      	str	r3, [sp, #56]	@ 0x38
 800fb3a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	f040 858e 	bne.w	801065e <_strtod_l+0xb96>
 800fb42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fb44:	b1cb      	cbz	r3, 800fb7a <_strtod_l+0xb2>
 800fb46:	4652      	mov	r2, sl
 800fb48:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800fb4c:	ec43 2b10 	vmov	d0, r2, r3
 800fb50:	b01f      	add	sp, #124	@ 0x7c
 800fb52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb56:	2920      	cmp	r1, #32
 800fb58:	d1ce      	bne.n	800faf8 <_strtod_l+0x30>
 800fb5a:	3201      	adds	r2, #1
 800fb5c:	e7c1      	b.n	800fae2 <_strtod_l+0x1a>
 800fb5e:	292d      	cmp	r1, #45	@ 0x2d
 800fb60:	d1ca      	bne.n	800faf8 <_strtod_l+0x30>
 800fb62:	2101      	movs	r1, #1
 800fb64:	910e      	str	r1, [sp, #56]	@ 0x38
 800fb66:	1c51      	adds	r1, r2, #1
 800fb68:	9119      	str	r1, [sp, #100]	@ 0x64
 800fb6a:	7852      	ldrb	r2, [r2, #1]
 800fb6c:	2a00      	cmp	r2, #0
 800fb6e:	d1c5      	bne.n	800fafc <_strtod_l+0x34>
 800fb70:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800fb72:	9419      	str	r4, [sp, #100]	@ 0x64
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	f040 8570 	bne.w	801065a <_strtod_l+0xb92>
 800fb7a:	4652      	mov	r2, sl
 800fb7c:	465b      	mov	r3, fp
 800fb7e:	e7e5      	b.n	800fb4c <_strtod_l+0x84>
 800fb80:	2100      	movs	r1, #0
 800fb82:	e7ef      	b.n	800fb64 <_strtod_l+0x9c>
 800fb84:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800fb86:	b13a      	cbz	r2, 800fb98 <_strtod_l+0xd0>
 800fb88:	2135      	movs	r1, #53	@ 0x35
 800fb8a:	a81c      	add	r0, sp, #112	@ 0x70
 800fb8c:	f003 f8a4 	bl	8012cd8 <__copybits>
 800fb90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fb92:	9805      	ldr	r0, [sp, #20]
 800fb94:	f002 fc7a 	bl	801248c <_Bfree>
 800fb98:	3e01      	subs	r6, #1
 800fb9a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800fb9c:	2e04      	cmp	r6, #4
 800fb9e:	d806      	bhi.n	800fbae <_strtod_l+0xe6>
 800fba0:	e8df f006 	tbb	[pc, r6]
 800fba4:	201d0314 	.word	0x201d0314
 800fba8:	14          	.byte	0x14
 800fba9:	00          	.byte	0x00
 800fbaa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800fbae:	05e1      	lsls	r1, r4, #23
 800fbb0:	bf48      	it	mi
 800fbb2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800fbb6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fbba:	0d1b      	lsrs	r3, r3, #20
 800fbbc:	051b      	lsls	r3, r3, #20
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d1bb      	bne.n	800fb3a <_strtod_l+0x72>
 800fbc2:	f000 fe9f 	bl	8010904 <__errno>
 800fbc6:	2322      	movs	r3, #34	@ 0x22
 800fbc8:	6003      	str	r3, [r0, #0]
 800fbca:	e7b6      	b.n	800fb3a <_strtod_l+0x72>
 800fbcc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800fbd0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800fbd4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800fbd8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fbdc:	e7e7      	b.n	800fbae <_strtod_l+0xe6>
 800fbde:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800fd60 <_strtod_l+0x298>
 800fbe2:	e7e4      	b.n	800fbae <_strtod_l+0xe6>
 800fbe4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800fbe8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800fbec:	e7df      	b.n	800fbae <_strtod_l+0xe6>
 800fbee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fbf0:	1c5a      	adds	r2, r3, #1
 800fbf2:	9219      	str	r2, [sp, #100]	@ 0x64
 800fbf4:	785b      	ldrb	r3, [r3, #1]
 800fbf6:	2b30      	cmp	r3, #48	@ 0x30
 800fbf8:	d0f9      	beq.n	800fbee <_strtod_l+0x126>
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d09d      	beq.n	800fb3a <_strtod_l+0x72>
 800fbfe:	2301      	movs	r3, #1
 800fc00:	2700      	movs	r7, #0
 800fc02:	9308      	str	r3, [sp, #32]
 800fc04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc06:	930c      	str	r3, [sp, #48]	@ 0x30
 800fc08:	970b      	str	r7, [sp, #44]	@ 0x2c
 800fc0a:	46b9      	mov	r9, r7
 800fc0c:	220a      	movs	r2, #10
 800fc0e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800fc10:	7805      	ldrb	r5, [r0, #0]
 800fc12:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800fc16:	b2d9      	uxtb	r1, r3
 800fc18:	2909      	cmp	r1, #9
 800fc1a:	d928      	bls.n	800fc6e <_strtod_l+0x1a6>
 800fc1c:	494f      	ldr	r1, [pc, #316]	@ (800fd5c <_strtod_l+0x294>)
 800fc1e:	2201      	movs	r2, #1
 800fc20:	f000 fe4e 	bl	80108c0 <strncmp>
 800fc24:	2800      	cmp	r0, #0
 800fc26:	d032      	beq.n	800fc8e <_strtod_l+0x1c6>
 800fc28:	2000      	movs	r0, #0
 800fc2a:	462a      	mov	r2, r5
 800fc2c:	900a      	str	r0, [sp, #40]	@ 0x28
 800fc2e:	464d      	mov	r5, r9
 800fc30:	4603      	mov	r3, r0
 800fc32:	2a65      	cmp	r2, #101	@ 0x65
 800fc34:	d001      	beq.n	800fc3a <_strtod_l+0x172>
 800fc36:	2a45      	cmp	r2, #69	@ 0x45
 800fc38:	d114      	bne.n	800fc64 <_strtod_l+0x19c>
 800fc3a:	b91d      	cbnz	r5, 800fc44 <_strtod_l+0x17c>
 800fc3c:	9a08      	ldr	r2, [sp, #32]
 800fc3e:	4302      	orrs	r2, r0
 800fc40:	d096      	beq.n	800fb70 <_strtod_l+0xa8>
 800fc42:	2500      	movs	r5, #0
 800fc44:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800fc46:	1c62      	adds	r2, r4, #1
 800fc48:	9219      	str	r2, [sp, #100]	@ 0x64
 800fc4a:	7862      	ldrb	r2, [r4, #1]
 800fc4c:	2a2b      	cmp	r2, #43	@ 0x2b
 800fc4e:	d07a      	beq.n	800fd46 <_strtod_l+0x27e>
 800fc50:	2a2d      	cmp	r2, #45	@ 0x2d
 800fc52:	d07e      	beq.n	800fd52 <_strtod_l+0x28a>
 800fc54:	f04f 0c00 	mov.w	ip, #0
 800fc58:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800fc5c:	2909      	cmp	r1, #9
 800fc5e:	f240 8085 	bls.w	800fd6c <_strtod_l+0x2a4>
 800fc62:	9419      	str	r4, [sp, #100]	@ 0x64
 800fc64:	f04f 0800 	mov.w	r8, #0
 800fc68:	e0a5      	b.n	800fdb6 <_strtod_l+0x2ee>
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	e7c8      	b.n	800fc00 <_strtod_l+0x138>
 800fc6e:	f1b9 0f08 	cmp.w	r9, #8
 800fc72:	bfd8      	it	le
 800fc74:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800fc76:	f100 0001 	add.w	r0, r0, #1
 800fc7a:	bfda      	itte	le
 800fc7c:	fb02 3301 	mlale	r3, r2, r1, r3
 800fc80:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800fc82:	fb02 3707 	mlagt	r7, r2, r7, r3
 800fc86:	f109 0901 	add.w	r9, r9, #1
 800fc8a:	9019      	str	r0, [sp, #100]	@ 0x64
 800fc8c:	e7bf      	b.n	800fc0e <_strtod_l+0x146>
 800fc8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc90:	1c5a      	adds	r2, r3, #1
 800fc92:	9219      	str	r2, [sp, #100]	@ 0x64
 800fc94:	785a      	ldrb	r2, [r3, #1]
 800fc96:	f1b9 0f00 	cmp.w	r9, #0
 800fc9a:	d03b      	beq.n	800fd14 <_strtod_l+0x24c>
 800fc9c:	900a      	str	r0, [sp, #40]	@ 0x28
 800fc9e:	464d      	mov	r5, r9
 800fca0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800fca4:	2b09      	cmp	r3, #9
 800fca6:	d912      	bls.n	800fcce <_strtod_l+0x206>
 800fca8:	2301      	movs	r3, #1
 800fcaa:	e7c2      	b.n	800fc32 <_strtod_l+0x16a>
 800fcac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fcae:	1c5a      	adds	r2, r3, #1
 800fcb0:	9219      	str	r2, [sp, #100]	@ 0x64
 800fcb2:	785a      	ldrb	r2, [r3, #1]
 800fcb4:	3001      	adds	r0, #1
 800fcb6:	2a30      	cmp	r2, #48	@ 0x30
 800fcb8:	d0f8      	beq.n	800fcac <_strtod_l+0x1e4>
 800fcba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800fcbe:	2b08      	cmp	r3, #8
 800fcc0:	f200 84d2 	bhi.w	8010668 <_strtod_l+0xba0>
 800fcc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fcc6:	900a      	str	r0, [sp, #40]	@ 0x28
 800fcc8:	2000      	movs	r0, #0
 800fcca:	930c      	str	r3, [sp, #48]	@ 0x30
 800fccc:	4605      	mov	r5, r0
 800fcce:	3a30      	subs	r2, #48	@ 0x30
 800fcd0:	f100 0301 	add.w	r3, r0, #1
 800fcd4:	d018      	beq.n	800fd08 <_strtod_l+0x240>
 800fcd6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fcd8:	4419      	add	r1, r3
 800fcda:	910a      	str	r1, [sp, #40]	@ 0x28
 800fcdc:	462e      	mov	r6, r5
 800fcde:	f04f 0e0a 	mov.w	lr, #10
 800fce2:	1c71      	adds	r1, r6, #1
 800fce4:	eba1 0c05 	sub.w	ip, r1, r5
 800fce8:	4563      	cmp	r3, ip
 800fcea:	dc15      	bgt.n	800fd18 <_strtod_l+0x250>
 800fcec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800fcf0:	182b      	adds	r3, r5, r0
 800fcf2:	2b08      	cmp	r3, #8
 800fcf4:	f105 0501 	add.w	r5, r5, #1
 800fcf8:	4405      	add	r5, r0
 800fcfa:	dc1a      	bgt.n	800fd32 <_strtod_l+0x26a>
 800fcfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fcfe:	230a      	movs	r3, #10
 800fd00:	fb03 2301 	mla	r3, r3, r1, r2
 800fd04:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fd06:	2300      	movs	r3, #0
 800fd08:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fd0a:	1c51      	adds	r1, r2, #1
 800fd0c:	9119      	str	r1, [sp, #100]	@ 0x64
 800fd0e:	7852      	ldrb	r2, [r2, #1]
 800fd10:	4618      	mov	r0, r3
 800fd12:	e7c5      	b.n	800fca0 <_strtod_l+0x1d8>
 800fd14:	4648      	mov	r0, r9
 800fd16:	e7ce      	b.n	800fcb6 <_strtod_l+0x1ee>
 800fd18:	2e08      	cmp	r6, #8
 800fd1a:	dc05      	bgt.n	800fd28 <_strtod_l+0x260>
 800fd1c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800fd1e:	fb0e f606 	mul.w	r6, lr, r6
 800fd22:	960b      	str	r6, [sp, #44]	@ 0x2c
 800fd24:	460e      	mov	r6, r1
 800fd26:	e7dc      	b.n	800fce2 <_strtod_l+0x21a>
 800fd28:	2910      	cmp	r1, #16
 800fd2a:	bfd8      	it	le
 800fd2c:	fb0e f707 	mulle.w	r7, lr, r7
 800fd30:	e7f8      	b.n	800fd24 <_strtod_l+0x25c>
 800fd32:	2b0f      	cmp	r3, #15
 800fd34:	bfdc      	itt	le
 800fd36:	230a      	movle	r3, #10
 800fd38:	fb03 2707 	mlale	r7, r3, r7, r2
 800fd3c:	e7e3      	b.n	800fd06 <_strtod_l+0x23e>
 800fd3e:	2300      	movs	r3, #0
 800fd40:	930a      	str	r3, [sp, #40]	@ 0x28
 800fd42:	2301      	movs	r3, #1
 800fd44:	e77a      	b.n	800fc3c <_strtod_l+0x174>
 800fd46:	f04f 0c00 	mov.w	ip, #0
 800fd4a:	1ca2      	adds	r2, r4, #2
 800fd4c:	9219      	str	r2, [sp, #100]	@ 0x64
 800fd4e:	78a2      	ldrb	r2, [r4, #2]
 800fd50:	e782      	b.n	800fc58 <_strtod_l+0x190>
 800fd52:	f04f 0c01 	mov.w	ip, #1
 800fd56:	e7f8      	b.n	800fd4a <_strtod_l+0x282>
 800fd58:	0801466c 	.word	0x0801466c
 800fd5c:	080144b9 	.word	0x080144b9
 800fd60:	7ff00000 	.word	0x7ff00000
 800fd64:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fd66:	1c51      	adds	r1, r2, #1
 800fd68:	9119      	str	r1, [sp, #100]	@ 0x64
 800fd6a:	7852      	ldrb	r2, [r2, #1]
 800fd6c:	2a30      	cmp	r2, #48	@ 0x30
 800fd6e:	d0f9      	beq.n	800fd64 <_strtod_l+0x29c>
 800fd70:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800fd74:	2908      	cmp	r1, #8
 800fd76:	f63f af75 	bhi.w	800fc64 <_strtod_l+0x19c>
 800fd7a:	3a30      	subs	r2, #48	@ 0x30
 800fd7c:	9209      	str	r2, [sp, #36]	@ 0x24
 800fd7e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fd80:	920f      	str	r2, [sp, #60]	@ 0x3c
 800fd82:	f04f 080a 	mov.w	r8, #10
 800fd86:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fd88:	1c56      	adds	r6, r2, #1
 800fd8a:	9619      	str	r6, [sp, #100]	@ 0x64
 800fd8c:	7852      	ldrb	r2, [r2, #1]
 800fd8e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800fd92:	f1be 0f09 	cmp.w	lr, #9
 800fd96:	d939      	bls.n	800fe0c <_strtod_l+0x344>
 800fd98:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800fd9a:	1a76      	subs	r6, r6, r1
 800fd9c:	2e08      	cmp	r6, #8
 800fd9e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800fda2:	dc03      	bgt.n	800fdac <_strtod_l+0x2e4>
 800fda4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fda6:	4588      	cmp	r8, r1
 800fda8:	bfa8      	it	ge
 800fdaa:	4688      	movge	r8, r1
 800fdac:	f1bc 0f00 	cmp.w	ip, #0
 800fdb0:	d001      	beq.n	800fdb6 <_strtod_l+0x2ee>
 800fdb2:	f1c8 0800 	rsb	r8, r8, #0
 800fdb6:	2d00      	cmp	r5, #0
 800fdb8:	d14e      	bne.n	800fe58 <_strtod_l+0x390>
 800fdba:	9908      	ldr	r1, [sp, #32]
 800fdbc:	4308      	orrs	r0, r1
 800fdbe:	f47f aebc 	bne.w	800fb3a <_strtod_l+0x72>
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	f47f aed4 	bne.w	800fb70 <_strtod_l+0xa8>
 800fdc8:	2a69      	cmp	r2, #105	@ 0x69
 800fdca:	d028      	beq.n	800fe1e <_strtod_l+0x356>
 800fdcc:	dc25      	bgt.n	800fe1a <_strtod_l+0x352>
 800fdce:	2a49      	cmp	r2, #73	@ 0x49
 800fdd0:	d025      	beq.n	800fe1e <_strtod_l+0x356>
 800fdd2:	2a4e      	cmp	r2, #78	@ 0x4e
 800fdd4:	f47f aecc 	bne.w	800fb70 <_strtod_l+0xa8>
 800fdd8:	499a      	ldr	r1, [pc, #616]	@ (8010044 <_strtod_l+0x57c>)
 800fdda:	a819      	add	r0, sp, #100	@ 0x64
 800fddc:	f001 ff10 	bl	8011c00 <__match>
 800fde0:	2800      	cmp	r0, #0
 800fde2:	f43f aec5 	beq.w	800fb70 <_strtod_l+0xa8>
 800fde6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fde8:	781b      	ldrb	r3, [r3, #0]
 800fdea:	2b28      	cmp	r3, #40	@ 0x28
 800fdec:	d12e      	bne.n	800fe4c <_strtod_l+0x384>
 800fdee:	4996      	ldr	r1, [pc, #600]	@ (8010048 <_strtod_l+0x580>)
 800fdf0:	aa1c      	add	r2, sp, #112	@ 0x70
 800fdf2:	a819      	add	r0, sp, #100	@ 0x64
 800fdf4:	f001 ff18 	bl	8011c28 <__hexnan>
 800fdf8:	2805      	cmp	r0, #5
 800fdfa:	d127      	bne.n	800fe4c <_strtod_l+0x384>
 800fdfc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fdfe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800fe02:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fe06:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fe0a:	e696      	b.n	800fb3a <_strtod_l+0x72>
 800fe0c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fe0e:	fb08 2101 	mla	r1, r8, r1, r2
 800fe12:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800fe16:	9209      	str	r2, [sp, #36]	@ 0x24
 800fe18:	e7b5      	b.n	800fd86 <_strtod_l+0x2be>
 800fe1a:	2a6e      	cmp	r2, #110	@ 0x6e
 800fe1c:	e7da      	b.n	800fdd4 <_strtod_l+0x30c>
 800fe1e:	498b      	ldr	r1, [pc, #556]	@ (801004c <_strtod_l+0x584>)
 800fe20:	a819      	add	r0, sp, #100	@ 0x64
 800fe22:	f001 feed 	bl	8011c00 <__match>
 800fe26:	2800      	cmp	r0, #0
 800fe28:	f43f aea2 	beq.w	800fb70 <_strtod_l+0xa8>
 800fe2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fe2e:	4988      	ldr	r1, [pc, #544]	@ (8010050 <_strtod_l+0x588>)
 800fe30:	3b01      	subs	r3, #1
 800fe32:	a819      	add	r0, sp, #100	@ 0x64
 800fe34:	9319      	str	r3, [sp, #100]	@ 0x64
 800fe36:	f001 fee3 	bl	8011c00 <__match>
 800fe3a:	b910      	cbnz	r0, 800fe42 <_strtod_l+0x37a>
 800fe3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fe3e:	3301      	adds	r3, #1
 800fe40:	9319      	str	r3, [sp, #100]	@ 0x64
 800fe42:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8010060 <_strtod_l+0x598>
 800fe46:	f04f 0a00 	mov.w	sl, #0
 800fe4a:	e676      	b.n	800fb3a <_strtod_l+0x72>
 800fe4c:	4881      	ldr	r0, [pc, #516]	@ (8010054 <_strtod_l+0x58c>)
 800fe4e:	f000 fd9b 	bl	8010988 <nan>
 800fe52:	ec5b ab10 	vmov	sl, fp, d0
 800fe56:	e670      	b.n	800fb3a <_strtod_l+0x72>
 800fe58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fe5a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800fe5c:	eba8 0303 	sub.w	r3, r8, r3
 800fe60:	f1b9 0f00 	cmp.w	r9, #0
 800fe64:	bf08      	it	eq
 800fe66:	46a9      	moveq	r9, r5
 800fe68:	2d10      	cmp	r5, #16
 800fe6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe6c:	462c      	mov	r4, r5
 800fe6e:	bfa8      	it	ge
 800fe70:	2410      	movge	r4, #16
 800fe72:	f7f0 fb4f 	bl	8000514 <__aeabi_ui2d>
 800fe76:	2d09      	cmp	r5, #9
 800fe78:	4682      	mov	sl, r0
 800fe7a:	468b      	mov	fp, r1
 800fe7c:	dc13      	bgt.n	800fea6 <_strtod_l+0x3de>
 800fe7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	f43f ae5a 	beq.w	800fb3a <_strtod_l+0x72>
 800fe86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe88:	dd78      	ble.n	800ff7c <_strtod_l+0x4b4>
 800fe8a:	2b16      	cmp	r3, #22
 800fe8c:	dc5f      	bgt.n	800ff4e <_strtod_l+0x486>
 800fe8e:	4972      	ldr	r1, [pc, #456]	@ (8010058 <_strtod_l+0x590>)
 800fe90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fe94:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe98:	4652      	mov	r2, sl
 800fe9a:	465b      	mov	r3, fp
 800fe9c:	f7f0 fbb4 	bl	8000608 <__aeabi_dmul>
 800fea0:	4682      	mov	sl, r0
 800fea2:	468b      	mov	fp, r1
 800fea4:	e649      	b.n	800fb3a <_strtod_l+0x72>
 800fea6:	4b6c      	ldr	r3, [pc, #432]	@ (8010058 <_strtod_l+0x590>)
 800fea8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800feac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800feb0:	f7f0 fbaa 	bl	8000608 <__aeabi_dmul>
 800feb4:	4682      	mov	sl, r0
 800feb6:	4638      	mov	r0, r7
 800feb8:	468b      	mov	fp, r1
 800feba:	f7f0 fb2b 	bl	8000514 <__aeabi_ui2d>
 800febe:	4602      	mov	r2, r0
 800fec0:	460b      	mov	r3, r1
 800fec2:	4650      	mov	r0, sl
 800fec4:	4659      	mov	r1, fp
 800fec6:	f7f0 f9e9 	bl	800029c <__adddf3>
 800feca:	2d0f      	cmp	r5, #15
 800fecc:	4682      	mov	sl, r0
 800fece:	468b      	mov	fp, r1
 800fed0:	ddd5      	ble.n	800fe7e <_strtod_l+0x3b6>
 800fed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fed4:	1b2c      	subs	r4, r5, r4
 800fed6:	441c      	add	r4, r3
 800fed8:	2c00      	cmp	r4, #0
 800feda:	f340 8093 	ble.w	8010004 <_strtod_l+0x53c>
 800fede:	f014 030f 	ands.w	r3, r4, #15
 800fee2:	d00a      	beq.n	800fefa <_strtod_l+0x432>
 800fee4:	495c      	ldr	r1, [pc, #368]	@ (8010058 <_strtod_l+0x590>)
 800fee6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800feea:	4652      	mov	r2, sl
 800feec:	465b      	mov	r3, fp
 800feee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fef2:	f7f0 fb89 	bl	8000608 <__aeabi_dmul>
 800fef6:	4682      	mov	sl, r0
 800fef8:	468b      	mov	fp, r1
 800fefa:	f034 040f 	bics.w	r4, r4, #15
 800fefe:	d073      	beq.n	800ffe8 <_strtod_l+0x520>
 800ff00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ff04:	dd49      	ble.n	800ff9a <_strtod_l+0x4d2>
 800ff06:	2400      	movs	r4, #0
 800ff08:	46a0      	mov	r8, r4
 800ff0a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ff0c:	46a1      	mov	r9, r4
 800ff0e:	9a05      	ldr	r2, [sp, #20]
 800ff10:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8010060 <_strtod_l+0x598>
 800ff14:	2322      	movs	r3, #34	@ 0x22
 800ff16:	6013      	str	r3, [r2, #0]
 800ff18:	f04f 0a00 	mov.w	sl, #0
 800ff1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	f43f ae0b 	beq.w	800fb3a <_strtod_l+0x72>
 800ff24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ff26:	9805      	ldr	r0, [sp, #20]
 800ff28:	f002 fab0 	bl	801248c <_Bfree>
 800ff2c:	9805      	ldr	r0, [sp, #20]
 800ff2e:	4649      	mov	r1, r9
 800ff30:	f002 faac 	bl	801248c <_Bfree>
 800ff34:	9805      	ldr	r0, [sp, #20]
 800ff36:	4641      	mov	r1, r8
 800ff38:	f002 faa8 	bl	801248c <_Bfree>
 800ff3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ff3e:	9805      	ldr	r0, [sp, #20]
 800ff40:	f002 faa4 	bl	801248c <_Bfree>
 800ff44:	9805      	ldr	r0, [sp, #20]
 800ff46:	4621      	mov	r1, r4
 800ff48:	f002 faa0 	bl	801248c <_Bfree>
 800ff4c:	e5f5      	b.n	800fb3a <_strtod_l+0x72>
 800ff4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ff50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ff54:	4293      	cmp	r3, r2
 800ff56:	dbbc      	blt.n	800fed2 <_strtod_l+0x40a>
 800ff58:	4c3f      	ldr	r4, [pc, #252]	@ (8010058 <_strtod_l+0x590>)
 800ff5a:	f1c5 050f 	rsb	r5, r5, #15
 800ff5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ff62:	4652      	mov	r2, sl
 800ff64:	465b      	mov	r3, fp
 800ff66:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff6a:	f7f0 fb4d 	bl	8000608 <__aeabi_dmul>
 800ff6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff70:	1b5d      	subs	r5, r3, r5
 800ff72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ff76:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ff7a:	e78f      	b.n	800fe9c <_strtod_l+0x3d4>
 800ff7c:	3316      	adds	r3, #22
 800ff7e:	dba8      	blt.n	800fed2 <_strtod_l+0x40a>
 800ff80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ff82:	eba3 0808 	sub.w	r8, r3, r8
 800ff86:	4b34      	ldr	r3, [pc, #208]	@ (8010058 <_strtod_l+0x590>)
 800ff88:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ff8c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ff90:	4650      	mov	r0, sl
 800ff92:	4659      	mov	r1, fp
 800ff94:	f7f0 fc62 	bl	800085c <__aeabi_ddiv>
 800ff98:	e782      	b.n	800fea0 <_strtod_l+0x3d8>
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	4f2f      	ldr	r7, [pc, #188]	@ (801005c <_strtod_l+0x594>)
 800ff9e:	1124      	asrs	r4, r4, #4
 800ffa0:	4650      	mov	r0, sl
 800ffa2:	4659      	mov	r1, fp
 800ffa4:	461e      	mov	r6, r3
 800ffa6:	2c01      	cmp	r4, #1
 800ffa8:	dc21      	bgt.n	800ffee <_strtod_l+0x526>
 800ffaa:	b10b      	cbz	r3, 800ffb0 <_strtod_l+0x4e8>
 800ffac:	4682      	mov	sl, r0
 800ffae:	468b      	mov	fp, r1
 800ffb0:	492a      	ldr	r1, [pc, #168]	@ (801005c <_strtod_l+0x594>)
 800ffb2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ffb6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ffba:	4652      	mov	r2, sl
 800ffbc:	465b      	mov	r3, fp
 800ffbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ffc2:	f7f0 fb21 	bl	8000608 <__aeabi_dmul>
 800ffc6:	4b26      	ldr	r3, [pc, #152]	@ (8010060 <_strtod_l+0x598>)
 800ffc8:	460a      	mov	r2, r1
 800ffca:	400b      	ands	r3, r1
 800ffcc:	4925      	ldr	r1, [pc, #148]	@ (8010064 <_strtod_l+0x59c>)
 800ffce:	428b      	cmp	r3, r1
 800ffd0:	4682      	mov	sl, r0
 800ffd2:	d898      	bhi.n	800ff06 <_strtod_l+0x43e>
 800ffd4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ffd8:	428b      	cmp	r3, r1
 800ffda:	bf86      	itte	hi
 800ffdc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8010068 <_strtod_l+0x5a0>
 800ffe0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800ffe4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ffe8:	2300      	movs	r3, #0
 800ffea:	9308      	str	r3, [sp, #32]
 800ffec:	e076      	b.n	80100dc <_strtod_l+0x614>
 800ffee:	07e2      	lsls	r2, r4, #31
 800fff0:	d504      	bpl.n	800fffc <_strtod_l+0x534>
 800fff2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fff6:	f7f0 fb07 	bl	8000608 <__aeabi_dmul>
 800fffa:	2301      	movs	r3, #1
 800fffc:	3601      	adds	r6, #1
 800fffe:	1064      	asrs	r4, r4, #1
 8010000:	3708      	adds	r7, #8
 8010002:	e7d0      	b.n	800ffa6 <_strtod_l+0x4de>
 8010004:	d0f0      	beq.n	800ffe8 <_strtod_l+0x520>
 8010006:	4264      	negs	r4, r4
 8010008:	f014 020f 	ands.w	r2, r4, #15
 801000c:	d00a      	beq.n	8010024 <_strtod_l+0x55c>
 801000e:	4b12      	ldr	r3, [pc, #72]	@ (8010058 <_strtod_l+0x590>)
 8010010:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010014:	4650      	mov	r0, sl
 8010016:	4659      	mov	r1, fp
 8010018:	e9d3 2300 	ldrd	r2, r3, [r3]
 801001c:	f7f0 fc1e 	bl	800085c <__aeabi_ddiv>
 8010020:	4682      	mov	sl, r0
 8010022:	468b      	mov	fp, r1
 8010024:	1124      	asrs	r4, r4, #4
 8010026:	d0df      	beq.n	800ffe8 <_strtod_l+0x520>
 8010028:	2c1f      	cmp	r4, #31
 801002a:	dd1f      	ble.n	801006c <_strtod_l+0x5a4>
 801002c:	2400      	movs	r4, #0
 801002e:	46a0      	mov	r8, r4
 8010030:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010032:	46a1      	mov	r9, r4
 8010034:	9a05      	ldr	r2, [sp, #20]
 8010036:	2322      	movs	r3, #34	@ 0x22
 8010038:	f04f 0a00 	mov.w	sl, #0
 801003c:	f04f 0b00 	mov.w	fp, #0
 8010040:	6013      	str	r3, [r2, #0]
 8010042:	e76b      	b.n	800ff1c <_strtod_l+0x454>
 8010044:	0801448d 	.word	0x0801448d
 8010048:	08014658 	.word	0x08014658
 801004c:	08014485 	.word	0x08014485
 8010050:	080144c6 	.word	0x080144c6
 8010054:	08014655 	.word	0x08014655
 8010058:	080147e0 	.word	0x080147e0
 801005c:	080147b8 	.word	0x080147b8
 8010060:	7ff00000 	.word	0x7ff00000
 8010064:	7ca00000 	.word	0x7ca00000
 8010068:	7fefffff 	.word	0x7fefffff
 801006c:	f014 0310 	ands.w	r3, r4, #16
 8010070:	bf18      	it	ne
 8010072:	236a      	movne	r3, #106	@ 0x6a
 8010074:	4ea9      	ldr	r6, [pc, #676]	@ (801031c <_strtod_l+0x854>)
 8010076:	9308      	str	r3, [sp, #32]
 8010078:	4650      	mov	r0, sl
 801007a:	4659      	mov	r1, fp
 801007c:	2300      	movs	r3, #0
 801007e:	07e7      	lsls	r7, r4, #31
 8010080:	d504      	bpl.n	801008c <_strtod_l+0x5c4>
 8010082:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010086:	f7f0 fabf 	bl	8000608 <__aeabi_dmul>
 801008a:	2301      	movs	r3, #1
 801008c:	1064      	asrs	r4, r4, #1
 801008e:	f106 0608 	add.w	r6, r6, #8
 8010092:	d1f4      	bne.n	801007e <_strtod_l+0x5b6>
 8010094:	b10b      	cbz	r3, 801009a <_strtod_l+0x5d2>
 8010096:	4682      	mov	sl, r0
 8010098:	468b      	mov	fp, r1
 801009a:	9b08      	ldr	r3, [sp, #32]
 801009c:	b1b3      	cbz	r3, 80100cc <_strtod_l+0x604>
 801009e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80100a2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	4659      	mov	r1, fp
 80100aa:	dd0f      	ble.n	80100cc <_strtod_l+0x604>
 80100ac:	2b1f      	cmp	r3, #31
 80100ae:	dd56      	ble.n	801015e <_strtod_l+0x696>
 80100b0:	2b34      	cmp	r3, #52	@ 0x34
 80100b2:	bfde      	ittt	le
 80100b4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 80100b8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80100bc:	4093      	lslle	r3, r2
 80100be:	f04f 0a00 	mov.w	sl, #0
 80100c2:	bfcc      	ite	gt
 80100c4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80100c8:	ea03 0b01 	andle.w	fp, r3, r1
 80100cc:	2200      	movs	r2, #0
 80100ce:	2300      	movs	r3, #0
 80100d0:	4650      	mov	r0, sl
 80100d2:	4659      	mov	r1, fp
 80100d4:	f7f0 fd00 	bl	8000ad8 <__aeabi_dcmpeq>
 80100d8:	2800      	cmp	r0, #0
 80100da:	d1a7      	bne.n	801002c <_strtod_l+0x564>
 80100dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80100de:	9300      	str	r3, [sp, #0]
 80100e0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80100e2:	9805      	ldr	r0, [sp, #20]
 80100e4:	462b      	mov	r3, r5
 80100e6:	464a      	mov	r2, r9
 80100e8:	f002 fa38 	bl	801255c <__s2b>
 80100ec:	900b      	str	r0, [sp, #44]	@ 0x2c
 80100ee:	2800      	cmp	r0, #0
 80100f0:	f43f af09 	beq.w	800ff06 <_strtod_l+0x43e>
 80100f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80100f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80100f8:	2a00      	cmp	r2, #0
 80100fa:	eba3 0308 	sub.w	r3, r3, r8
 80100fe:	bfa8      	it	ge
 8010100:	2300      	movge	r3, #0
 8010102:	9312      	str	r3, [sp, #72]	@ 0x48
 8010104:	2400      	movs	r4, #0
 8010106:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801010a:	9316      	str	r3, [sp, #88]	@ 0x58
 801010c:	46a0      	mov	r8, r4
 801010e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010110:	9805      	ldr	r0, [sp, #20]
 8010112:	6859      	ldr	r1, [r3, #4]
 8010114:	f002 f97a 	bl	801240c <_Balloc>
 8010118:	4681      	mov	r9, r0
 801011a:	2800      	cmp	r0, #0
 801011c:	f43f aef7 	beq.w	800ff0e <_strtod_l+0x446>
 8010120:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010122:	691a      	ldr	r2, [r3, #16]
 8010124:	3202      	adds	r2, #2
 8010126:	f103 010c 	add.w	r1, r3, #12
 801012a:	0092      	lsls	r2, r2, #2
 801012c:	300c      	adds	r0, #12
 801012e:	f000 fc1b 	bl	8010968 <memcpy>
 8010132:	ec4b ab10 	vmov	d0, sl, fp
 8010136:	9805      	ldr	r0, [sp, #20]
 8010138:	aa1c      	add	r2, sp, #112	@ 0x70
 801013a:	a91b      	add	r1, sp, #108	@ 0x6c
 801013c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8010140:	f002 fd40 	bl	8012bc4 <__d2b>
 8010144:	901a      	str	r0, [sp, #104]	@ 0x68
 8010146:	2800      	cmp	r0, #0
 8010148:	f43f aee1 	beq.w	800ff0e <_strtod_l+0x446>
 801014c:	9805      	ldr	r0, [sp, #20]
 801014e:	2101      	movs	r1, #1
 8010150:	f002 fa9a 	bl	8012688 <__i2b>
 8010154:	4680      	mov	r8, r0
 8010156:	b948      	cbnz	r0, 801016c <_strtod_l+0x6a4>
 8010158:	f04f 0800 	mov.w	r8, #0
 801015c:	e6d7      	b.n	800ff0e <_strtod_l+0x446>
 801015e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010162:	fa02 f303 	lsl.w	r3, r2, r3
 8010166:	ea03 0a0a 	and.w	sl, r3, sl
 801016a:	e7af      	b.n	80100cc <_strtod_l+0x604>
 801016c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801016e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8010170:	2d00      	cmp	r5, #0
 8010172:	bfab      	itete	ge
 8010174:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8010176:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8010178:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801017a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801017c:	bfac      	ite	ge
 801017e:	18ef      	addge	r7, r5, r3
 8010180:	1b5e      	sublt	r6, r3, r5
 8010182:	9b08      	ldr	r3, [sp, #32]
 8010184:	1aed      	subs	r5, r5, r3
 8010186:	4415      	add	r5, r2
 8010188:	4b65      	ldr	r3, [pc, #404]	@ (8010320 <_strtod_l+0x858>)
 801018a:	3d01      	subs	r5, #1
 801018c:	429d      	cmp	r5, r3
 801018e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010192:	da50      	bge.n	8010236 <_strtod_l+0x76e>
 8010194:	1b5b      	subs	r3, r3, r5
 8010196:	2b1f      	cmp	r3, #31
 8010198:	eba2 0203 	sub.w	r2, r2, r3
 801019c:	f04f 0101 	mov.w	r1, #1
 80101a0:	dc3d      	bgt.n	801021e <_strtod_l+0x756>
 80101a2:	fa01 f303 	lsl.w	r3, r1, r3
 80101a6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80101a8:	2300      	movs	r3, #0
 80101aa:	9310      	str	r3, [sp, #64]	@ 0x40
 80101ac:	18bd      	adds	r5, r7, r2
 80101ae:	9b08      	ldr	r3, [sp, #32]
 80101b0:	42af      	cmp	r7, r5
 80101b2:	4416      	add	r6, r2
 80101b4:	441e      	add	r6, r3
 80101b6:	463b      	mov	r3, r7
 80101b8:	bfa8      	it	ge
 80101ba:	462b      	movge	r3, r5
 80101bc:	42b3      	cmp	r3, r6
 80101be:	bfa8      	it	ge
 80101c0:	4633      	movge	r3, r6
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	bfc2      	ittt	gt
 80101c6:	1aed      	subgt	r5, r5, r3
 80101c8:	1af6      	subgt	r6, r6, r3
 80101ca:	1aff      	subgt	r7, r7, r3
 80101cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	dd16      	ble.n	8010200 <_strtod_l+0x738>
 80101d2:	4641      	mov	r1, r8
 80101d4:	9805      	ldr	r0, [sp, #20]
 80101d6:	461a      	mov	r2, r3
 80101d8:	f002 fb0e 	bl	80127f8 <__pow5mult>
 80101dc:	4680      	mov	r8, r0
 80101de:	2800      	cmp	r0, #0
 80101e0:	d0ba      	beq.n	8010158 <_strtod_l+0x690>
 80101e2:	4601      	mov	r1, r0
 80101e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80101e6:	9805      	ldr	r0, [sp, #20]
 80101e8:	f002 fa64 	bl	80126b4 <__multiply>
 80101ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80101ee:	2800      	cmp	r0, #0
 80101f0:	f43f ae8d 	beq.w	800ff0e <_strtod_l+0x446>
 80101f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80101f6:	9805      	ldr	r0, [sp, #20]
 80101f8:	f002 f948 	bl	801248c <_Bfree>
 80101fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80101fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8010200:	2d00      	cmp	r5, #0
 8010202:	dc1d      	bgt.n	8010240 <_strtod_l+0x778>
 8010204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010206:	2b00      	cmp	r3, #0
 8010208:	dd23      	ble.n	8010252 <_strtod_l+0x78a>
 801020a:	4649      	mov	r1, r9
 801020c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801020e:	9805      	ldr	r0, [sp, #20]
 8010210:	f002 faf2 	bl	80127f8 <__pow5mult>
 8010214:	4681      	mov	r9, r0
 8010216:	b9e0      	cbnz	r0, 8010252 <_strtod_l+0x78a>
 8010218:	f04f 0900 	mov.w	r9, #0
 801021c:	e677      	b.n	800ff0e <_strtod_l+0x446>
 801021e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8010222:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8010226:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801022a:	35e2      	adds	r5, #226	@ 0xe2
 801022c:	fa01 f305 	lsl.w	r3, r1, r5
 8010230:	9310      	str	r3, [sp, #64]	@ 0x40
 8010232:	9113      	str	r1, [sp, #76]	@ 0x4c
 8010234:	e7ba      	b.n	80101ac <_strtod_l+0x6e4>
 8010236:	2300      	movs	r3, #0
 8010238:	9310      	str	r3, [sp, #64]	@ 0x40
 801023a:	2301      	movs	r3, #1
 801023c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801023e:	e7b5      	b.n	80101ac <_strtod_l+0x6e4>
 8010240:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010242:	9805      	ldr	r0, [sp, #20]
 8010244:	462a      	mov	r2, r5
 8010246:	f002 fb31 	bl	80128ac <__lshift>
 801024a:	901a      	str	r0, [sp, #104]	@ 0x68
 801024c:	2800      	cmp	r0, #0
 801024e:	d1d9      	bne.n	8010204 <_strtod_l+0x73c>
 8010250:	e65d      	b.n	800ff0e <_strtod_l+0x446>
 8010252:	2e00      	cmp	r6, #0
 8010254:	dd07      	ble.n	8010266 <_strtod_l+0x79e>
 8010256:	4649      	mov	r1, r9
 8010258:	9805      	ldr	r0, [sp, #20]
 801025a:	4632      	mov	r2, r6
 801025c:	f002 fb26 	bl	80128ac <__lshift>
 8010260:	4681      	mov	r9, r0
 8010262:	2800      	cmp	r0, #0
 8010264:	d0d8      	beq.n	8010218 <_strtod_l+0x750>
 8010266:	2f00      	cmp	r7, #0
 8010268:	dd08      	ble.n	801027c <_strtod_l+0x7b4>
 801026a:	4641      	mov	r1, r8
 801026c:	9805      	ldr	r0, [sp, #20]
 801026e:	463a      	mov	r2, r7
 8010270:	f002 fb1c 	bl	80128ac <__lshift>
 8010274:	4680      	mov	r8, r0
 8010276:	2800      	cmp	r0, #0
 8010278:	f43f ae49 	beq.w	800ff0e <_strtod_l+0x446>
 801027c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801027e:	9805      	ldr	r0, [sp, #20]
 8010280:	464a      	mov	r2, r9
 8010282:	f002 fb9b 	bl	80129bc <__mdiff>
 8010286:	4604      	mov	r4, r0
 8010288:	2800      	cmp	r0, #0
 801028a:	f43f ae40 	beq.w	800ff0e <_strtod_l+0x446>
 801028e:	68c3      	ldr	r3, [r0, #12]
 8010290:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010292:	2300      	movs	r3, #0
 8010294:	60c3      	str	r3, [r0, #12]
 8010296:	4641      	mov	r1, r8
 8010298:	f002 fb74 	bl	8012984 <__mcmp>
 801029c:	2800      	cmp	r0, #0
 801029e:	da45      	bge.n	801032c <_strtod_l+0x864>
 80102a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102a2:	ea53 030a 	orrs.w	r3, r3, sl
 80102a6:	d16b      	bne.n	8010380 <_strtod_l+0x8b8>
 80102a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d167      	bne.n	8010380 <_strtod_l+0x8b8>
 80102b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80102b4:	0d1b      	lsrs	r3, r3, #20
 80102b6:	051b      	lsls	r3, r3, #20
 80102b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80102bc:	d960      	bls.n	8010380 <_strtod_l+0x8b8>
 80102be:	6963      	ldr	r3, [r4, #20]
 80102c0:	b913      	cbnz	r3, 80102c8 <_strtod_l+0x800>
 80102c2:	6923      	ldr	r3, [r4, #16]
 80102c4:	2b01      	cmp	r3, #1
 80102c6:	dd5b      	ble.n	8010380 <_strtod_l+0x8b8>
 80102c8:	4621      	mov	r1, r4
 80102ca:	2201      	movs	r2, #1
 80102cc:	9805      	ldr	r0, [sp, #20]
 80102ce:	f002 faed 	bl	80128ac <__lshift>
 80102d2:	4641      	mov	r1, r8
 80102d4:	4604      	mov	r4, r0
 80102d6:	f002 fb55 	bl	8012984 <__mcmp>
 80102da:	2800      	cmp	r0, #0
 80102dc:	dd50      	ble.n	8010380 <_strtod_l+0x8b8>
 80102de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80102e2:	9a08      	ldr	r2, [sp, #32]
 80102e4:	0d1b      	lsrs	r3, r3, #20
 80102e6:	051b      	lsls	r3, r3, #20
 80102e8:	2a00      	cmp	r2, #0
 80102ea:	d06a      	beq.n	80103c2 <_strtod_l+0x8fa>
 80102ec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80102f0:	d867      	bhi.n	80103c2 <_strtod_l+0x8fa>
 80102f2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80102f6:	f67f ae9d 	bls.w	8010034 <_strtod_l+0x56c>
 80102fa:	4b0a      	ldr	r3, [pc, #40]	@ (8010324 <_strtod_l+0x85c>)
 80102fc:	4650      	mov	r0, sl
 80102fe:	4659      	mov	r1, fp
 8010300:	2200      	movs	r2, #0
 8010302:	f7f0 f981 	bl	8000608 <__aeabi_dmul>
 8010306:	4b08      	ldr	r3, [pc, #32]	@ (8010328 <_strtod_l+0x860>)
 8010308:	400b      	ands	r3, r1
 801030a:	4682      	mov	sl, r0
 801030c:	468b      	mov	fp, r1
 801030e:	2b00      	cmp	r3, #0
 8010310:	f47f ae08 	bne.w	800ff24 <_strtod_l+0x45c>
 8010314:	9a05      	ldr	r2, [sp, #20]
 8010316:	2322      	movs	r3, #34	@ 0x22
 8010318:	6013      	str	r3, [r2, #0]
 801031a:	e603      	b.n	800ff24 <_strtod_l+0x45c>
 801031c:	08014680 	.word	0x08014680
 8010320:	fffffc02 	.word	0xfffffc02
 8010324:	39500000 	.word	0x39500000
 8010328:	7ff00000 	.word	0x7ff00000
 801032c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010330:	d165      	bne.n	80103fe <_strtod_l+0x936>
 8010332:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010334:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010338:	b35a      	cbz	r2, 8010392 <_strtod_l+0x8ca>
 801033a:	4a9f      	ldr	r2, [pc, #636]	@ (80105b8 <_strtod_l+0xaf0>)
 801033c:	4293      	cmp	r3, r2
 801033e:	d12b      	bne.n	8010398 <_strtod_l+0x8d0>
 8010340:	9b08      	ldr	r3, [sp, #32]
 8010342:	4651      	mov	r1, sl
 8010344:	b303      	cbz	r3, 8010388 <_strtod_l+0x8c0>
 8010346:	4b9d      	ldr	r3, [pc, #628]	@ (80105bc <_strtod_l+0xaf4>)
 8010348:	465a      	mov	r2, fp
 801034a:	4013      	ands	r3, r2
 801034c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010350:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010354:	d81b      	bhi.n	801038e <_strtod_l+0x8c6>
 8010356:	0d1b      	lsrs	r3, r3, #20
 8010358:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801035c:	fa02 f303 	lsl.w	r3, r2, r3
 8010360:	4299      	cmp	r1, r3
 8010362:	d119      	bne.n	8010398 <_strtod_l+0x8d0>
 8010364:	4b96      	ldr	r3, [pc, #600]	@ (80105c0 <_strtod_l+0xaf8>)
 8010366:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010368:	429a      	cmp	r2, r3
 801036a:	d102      	bne.n	8010372 <_strtod_l+0x8aa>
 801036c:	3101      	adds	r1, #1
 801036e:	f43f adce 	beq.w	800ff0e <_strtod_l+0x446>
 8010372:	4b92      	ldr	r3, [pc, #584]	@ (80105bc <_strtod_l+0xaf4>)
 8010374:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010376:	401a      	ands	r2, r3
 8010378:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801037c:	f04f 0a00 	mov.w	sl, #0
 8010380:	9b08      	ldr	r3, [sp, #32]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d1b9      	bne.n	80102fa <_strtod_l+0x832>
 8010386:	e5cd      	b.n	800ff24 <_strtod_l+0x45c>
 8010388:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801038c:	e7e8      	b.n	8010360 <_strtod_l+0x898>
 801038e:	4613      	mov	r3, r2
 8010390:	e7e6      	b.n	8010360 <_strtod_l+0x898>
 8010392:	ea53 030a 	orrs.w	r3, r3, sl
 8010396:	d0a2      	beq.n	80102de <_strtod_l+0x816>
 8010398:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801039a:	b1db      	cbz	r3, 80103d4 <_strtod_l+0x90c>
 801039c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801039e:	4213      	tst	r3, r2
 80103a0:	d0ee      	beq.n	8010380 <_strtod_l+0x8b8>
 80103a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80103a4:	9a08      	ldr	r2, [sp, #32]
 80103a6:	4650      	mov	r0, sl
 80103a8:	4659      	mov	r1, fp
 80103aa:	b1bb      	cbz	r3, 80103dc <_strtod_l+0x914>
 80103ac:	f7ff fb6c 	bl	800fa88 <sulp>
 80103b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80103b4:	ec53 2b10 	vmov	r2, r3, d0
 80103b8:	f7ef ff70 	bl	800029c <__adddf3>
 80103bc:	4682      	mov	sl, r0
 80103be:	468b      	mov	fp, r1
 80103c0:	e7de      	b.n	8010380 <_strtod_l+0x8b8>
 80103c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80103c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80103ca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80103ce:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80103d2:	e7d5      	b.n	8010380 <_strtod_l+0x8b8>
 80103d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80103d6:	ea13 0f0a 	tst.w	r3, sl
 80103da:	e7e1      	b.n	80103a0 <_strtod_l+0x8d8>
 80103dc:	f7ff fb54 	bl	800fa88 <sulp>
 80103e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80103e4:	ec53 2b10 	vmov	r2, r3, d0
 80103e8:	f7ef ff56 	bl	8000298 <__aeabi_dsub>
 80103ec:	2200      	movs	r2, #0
 80103ee:	2300      	movs	r3, #0
 80103f0:	4682      	mov	sl, r0
 80103f2:	468b      	mov	fp, r1
 80103f4:	f7f0 fb70 	bl	8000ad8 <__aeabi_dcmpeq>
 80103f8:	2800      	cmp	r0, #0
 80103fa:	d0c1      	beq.n	8010380 <_strtod_l+0x8b8>
 80103fc:	e61a      	b.n	8010034 <_strtod_l+0x56c>
 80103fe:	4641      	mov	r1, r8
 8010400:	4620      	mov	r0, r4
 8010402:	f002 fc37 	bl	8012c74 <__ratio>
 8010406:	ec57 6b10 	vmov	r6, r7, d0
 801040a:	2200      	movs	r2, #0
 801040c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010410:	4630      	mov	r0, r6
 8010412:	4639      	mov	r1, r7
 8010414:	f7f0 fb74 	bl	8000b00 <__aeabi_dcmple>
 8010418:	2800      	cmp	r0, #0
 801041a:	d06f      	beq.n	80104fc <_strtod_l+0xa34>
 801041c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801041e:	2b00      	cmp	r3, #0
 8010420:	d17a      	bne.n	8010518 <_strtod_l+0xa50>
 8010422:	f1ba 0f00 	cmp.w	sl, #0
 8010426:	d158      	bne.n	80104da <_strtod_l+0xa12>
 8010428:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801042a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801042e:	2b00      	cmp	r3, #0
 8010430:	d15a      	bne.n	80104e8 <_strtod_l+0xa20>
 8010432:	4b64      	ldr	r3, [pc, #400]	@ (80105c4 <_strtod_l+0xafc>)
 8010434:	2200      	movs	r2, #0
 8010436:	4630      	mov	r0, r6
 8010438:	4639      	mov	r1, r7
 801043a:	f7f0 fb57 	bl	8000aec <__aeabi_dcmplt>
 801043e:	2800      	cmp	r0, #0
 8010440:	d159      	bne.n	80104f6 <_strtod_l+0xa2e>
 8010442:	4630      	mov	r0, r6
 8010444:	4639      	mov	r1, r7
 8010446:	4b60      	ldr	r3, [pc, #384]	@ (80105c8 <_strtod_l+0xb00>)
 8010448:	2200      	movs	r2, #0
 801044a:	f7f0 f8dd 	bl	8000608 <__aeabi_dmul>
 801044e:	4606      	mov	r6, r0
 8010450:	460f      	mov	r7, r1
 8010452:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010456:	9606      	str	r6, [sp, #24]
 8010458:	9307      	str	r3, [sp, #28]
 801045a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801045e:	4d57      	ldr	r5, [pc, #348]	@ (80105bc <_strtod_l+0xaf4>)
 8010460:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010466:	401d      	ands	r5, r3
 8010468:	4b58      	ldr	r3, [pc, #352]	@ (80105cc <_strtod_l+0xb04>)
 801046a:	429d      	cmp	r5, r3
 801046c:	f040 80b2 	bne.w	80105d4 <_strtod_l+0xb0c>
 8010470:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010472:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8010476:	ec4b ab10 	vmov	d0, sl, fp
 801047a:	f002 fb33 	bl	8012ae4 <__ulp>
 801047e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010482:	ec51 0b10 	vmov	r0, r1, d0
 8010486:	f7f0 f8bf 	bl	8000608 <__aeabi_dmul>
 801048a:	4652      	mov	r2, sl
 801048c:	465b      	mov	r3, fp
 801048e:	f7ef ff05 	bl	800029c <__adddf3>
 8010492:	460b      	mov	r3, r1
 8010494:	4949      	ldr	r1, [pc, #292]	@ (80105bc <_strtod_l+0xaf4>)
 8010496:	4a4e      	ldr	r2, [pc, #312]	@ (80105d0 <_strtod_l+0xb08>)
 8010498:	4019      	ands	r1, r3
 801049a:	4291      	cmp	r1, r2
 801049c:	4682      	mov	sl, r0
 801049e:	d942      	bls.n	8010526 <_strtod_l+0xa5e>
 80104a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80104a2:	4b47      	ldr	r3, [pc, #284]	@ (80105c0 <_strtod_l+0xaf8>)
 80104a4:	429a      	cmp	r2, r3
 80104a6:	d103      	bne.n	80104b0 <_strtod_l+0x9e8>
 80104a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80104aa:	3301      	adds	r3, #1
 80104ac:	f43f ad2f 	beq.w	800ff0e <_strtod_l+0x446>
 80104b0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80105c0 <_strtod_l+0xaf8>
 80104b4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80104b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80104ba:	9805      	ldr	r0, [sp, #20]
 80104bc:	f001 ffe6 	bl	801248c <_Bfree>
 80104c0:	9805      	ldr	r0, [sp, #20]
 80104c2:	4649      	mov	r1, r9
 80104c4:	f001 ffe2 	bl	801248c <_Bfree>
 80104c8:	9805      	ldr	r0, [sp, #20]
 80104ca:	4641      	mov	r1, r8
 80104cc:	f001 ffde 	bl	801248c <_Bfree>
 80104d0:	9805      	ldr	r0, [sp, #20]
 80104d2:	4621      	mov	r1, r4
 80104d4:	f001 ffda 	bl	801248c <_Bfree>
 80104d8:	e619      	b.n	801010e <_strtod_l+0x646>
 80104da:	f1ba 0f01 	cmp.w	sl, #1
 80104de:	d103      	bne.n	80104e8 <_strtod_l+0xa20>
 80104e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	f43f ada6 	beq.w	8010034 <_strtod_l+0x56c>
 80104e8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8010598 <_strtod_l+0xad0>
 80104ec:	4f35      	ldr	r7, [pc, #212]	@ (80105c4 <_strtod_l+0xafc>)
 80104ee:	ed8d 7b06 	vstr	d7, [sp, #24]
 80104f2:	2600      	movs	r6, #0
 80104f4:	e7b1      	b.n	801045a <_strtod_l+0x992>
 80104f6:	4f34      	ldr	r7, [pc, #208]	@ (80105c8 <_strtod_l+0xb00>)
 80104f8:	2600      	movs	r6, #0
 80104fa:	e7aa      	b.n	8010452 <_strtod_l+0x98a>
 80104fc:	4b32      	ldr	r3, [pc, #200]	@ (80105c8 <_strtod_l+0xb00>)
 80104fe:	4630      	mov	r0, r6
 8010500:	4639      	mov	r1, r7
 8010502:	2200      	movs	r2, #0
 8010504:	f7f0 f880 	bl	8000608 <__aeabi_dmul>
 8010508:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801050a:	4606      	mov	r6, r0
 801050c:	460f      	mov	r7, r1
 801050e:	2b00      	cmp	r3, #0
 8010510:	d09f      	beq.n	8010452 <_strtod_l+0x98a>
 8010512:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010516:	e7a0      	b.n	801045a <_strtod_l+0x992>
 8010518:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80105a0 <_strtod_l+0xad8>
 801051c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010520:	ec57 6b17 	vmov	r6, r7, d7
 8010524:	e799      	b.n	801045a <_strtod_l+0x992>
 8010526:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801052a:	9b08      	ldr	r3, [sp, #32]
 801052c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010530:	2b00      	cmp	r3, #0
 8010532:	d1c1      	bne.n	80104b8 <_strtod_l+0x9f0>
 8010534:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010538:	0d1b      	lsrs	r3, r3, #20
 801053a:	051b      	lsls	r3, r3, #20
 801053c:	429d      	cmp	r5, r3
 801053e:	d1bb      	bne.n	80104b8 <_strtod_l+0x9f0>
 8010540:	4630      	mov	r0, r6
 8010542:	4639      	mov	r1, r7
 8010544:	f7f0 fbc0 	bl	8000cc8 <__aeabi_d2lz>
 8010548:	f7f0 f830 	bl	80005ac <__aeabi_l2d>
 801054c:	4602      	mov	r2, r0
 801054e:	460b      	mov	r3, r1
 8010550:	4630      	mov	r0, r6
 8010552:	4639      	mov	r1, r7
 8010554:	f7ef fea0 	bl	8000298 <__aeabi_dsub>
 8010558:	460b      	mov	r3, r1
 801055a:	4602      	mov	r2, r0
 801055c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8010560:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010564:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010566:	ea46 060a 	orr.w	r6, r6, sl
 801056a:	431e      	orrs	r6, r3
 801056c:	d06f      	beq.n	801064e <_strtod_l+0xb86>
 801056e:	a30e      	add	r3, pc, #56	@ (adr r3, 80105a8 <_strtod_l+0xae0>)
 8010570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010574:	f7f0 faba 	bl	8000aec <__aeabi_dcmplt>
 8010578:	2800      	cmp	r0, #0
 801057a:	f47f acd3 	bne.w	800ff24 <_strtod_l+0x45c>
 801057e:	a30c      	add	r3, pc, #48	@ (adr r3, 80105b0 <_strtod_l+0xae8>)
 8010580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010584:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010588:	f7f0 face 	bl	8000b28 <__aeabi_dcmpgt>
 801058c:	2800      	cmp	r0, #0
 801058e:	d093      	beq.n	80104b8 <_strtod_l+0x9f0>
 8010590:	e4c8      	b.n	800ff24 <_strtod_l+0x45c>
 8010592:	bf00      	nop
 8010594:	f3af 8000 	nop.w
 8010598:	00000000 	.word	0x00000000
 801059c:	bff00000 	.word	0xbff00000
 80105a0:	00000000 	.word	0x00000000
 80105a4:	3ff00000 	.word	0x3ff00000
 80105a8:	94a03595 	.word	0x94a03595
 80105ac:	3fdfffff 	.word	0x3fdfffff
 80105b0:	35afe535 	.word	0x35afe535
 80105b4:	3fe00000 	.word	0x3fe00000
 80105b8:	000fffff 	.word	0x000fffff
 80105bc:	7ff00000 	.word	0x7ff00000
 80105c0:	7fefffff 	.word	0x7fefffff
 80105c4:	3ff00000 	.word	0x3ff00000
 80105c8:	3fe00000 	.word	0x3fe00000
 80105cc:	7fe00000 	.word	0x7fe00000
 80105d0:	7c9fffff 	.word	0x7c9fffff
 80105d4:	9b08      	ldr	r3, [sp, #32]
 80105d6:	b323      	cbz	r3, 8010622 <_strtod_l+0xb5a>
 80105d8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80105dc:	d821      	bhi.n	8010622 <_strtod_l+0xb5a>
 80105de:	a328      	add	r3, pc, #160	@ (adr r3, 8010680 <_strtod_l+0xbb8>)
 80105e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105e4:	4630      	mov	r0, r6
 80105e6:	4639      	mov	r1, r7
 80105e8:	f7f0 fa8a 	bl	8000b00 <__aeabi_dcmple>
 80105ec:	b1a0      	cbz	r0, 8010618 <_strtod_l+0xb50>
 80105ee:	4639      	mov	r1, r7
 80105f0:	4630      	mov	r0, r6
 80105f2:	f7f0 fae1 	bl	8000bb8 <__aeabi_d2uiz>
 80105f6:	2801      	cmp	r0, #1
 80105f8:	bf38      	it	cc
 80105fa:	2001      	movcc	r0, #1
 80105fc:	f7ef ff8a 	bl	8000514 <__aeabi_ui2d>
 8010600:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010602:	4606      	mov	r6, r0
 8010604:	460f      	mov	r7, r1
 8010606:	b9fb      	cbnz	r3, 8010648 <_strtod_l+0xb80>
 8010608:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801060c:	9014      	str	r0, [sp, #80]	@ 0x50
 801060e:	9315      	str	r3, [sp, #84]	@ 0x54
 8010610:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010614:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010618:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801061a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801061e:	1b5b      	subs	r3, r3, r5
 8010620:	9311      	str	r3, [sp, #68]	@ 0x44
 8010622:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010626:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801062a:	f002 fa5b 	bl	8012ae4 <__ulp>
 801062e:	4650      	mov	r0, sl
 8010630:	ec53 2b10 	vmov	r2, r3, d0
 8010634:	4659      	mov	r1, fp
 8010636:	f7ef ffe7 	bl	8000608 <__aeabi_dmul>
 801063a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801063e:	f7ef fe2d 	bl	800029c <__adddf3>
 8010642:	4682      	mov	sl, r0
 8010644:	468b      	mov	fp, r1
 8010646:	e770      	b.n	801052a <_strtod_l+0xa62>
 8010648:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801064c:	e7e0      	b.n	8010610 <_strtod_l+0xb48>
 801064e:	a30e      	add	r3, pc, #56	@ (adr r3, 8010688 <_strtod_l+0xbc0>)
 8010650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010654:	f7f0 fa4a 	bl	8000aec <__aeabi_dcmplt>
 8010658:	e798      	b.n	801058c <_strtod_l+0xac4>
 801065a:	2300      	movs	r3, #0
 801065c:	930e      	str	r3, [sp, #56]	@ 0x38
 801065e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8010660:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010662:	6013      	str	r3, [r2, #0]
 8010664:	f7ff ba6d 	b.w	800fb42 <_strtod_l+0x7a>
 8010668:	2a65      	cmp	r2, #101	@ 0x65
 801066a:	f43f ab68 	beq.w	800fd3e <_strtod_l+0x276>
 801066e:	2a45      	cmp	r2, #69	@ 0x45
 8010670:	f43f ab65 	beq.w	800fd3e <_strtod_l+0x276>
 8010674:	2301      	movs	r3, #1
 8010676:	f7ff bba0 	b.w	800fdba <_strtod_l+0x2f2>
 801067a:	bf00      	nop
 801067c:	f3af 8000 	nop.w
 8010680:	ffc00000 	.word	0xffc00000
 8010684:	41dfffff 	.word	0x41dfffff
 8010688:	94a03595 	.word	0x94a03595
 801068c:	3fcfffff 	.word	0x3fcfffff

08010690 <_strtod_r>:
 8010690:	4b01      	ldr	r3, [pc, #4]	@ (8010698 <_strtod_r+0x8>)
 8010692:	f7ff ba19 	b.w	800fac8 <_strtod_l>
 8010696:	bf00      	nop
 8010698:	2000003c 	.word	0x2000003c

0801069c <_strtol_l.isra.0>:
 801069c:	2b24      	cmp	r3, #36	@ 0x24
 801069e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106a2:	4686      	mov	lr, r0
 80106a4:	4690      	mov	r8, r2
 80106a6:	d801      	bhi.n	80106ac <_strtol_l.isra.0+0x10>
 80106a8:	2b01      	cmp	r3, #1
 80106aa:	d106      	bne.n	80106ba <_strtol_l.isra.0+0x1e>
 80106ac:	f000 f92a 	bl	8010904 <__errno>
 80106b0:	2316      	movs	r3, #22
 80106b2:	6003      	str	r3, [r0, #0]
 80106b4:	2000      	movs	r0, #0
 80106b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106ba:	4834      	ldr	r0, [pc, #208]	@ (801078c <_strtol_l.isra.0+0xf0>)
 80106bc:	460d      	mov	r5, r1
 80106be:	462a      	mov	r2, r5
 80106c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80106c4:	5d06      	ldrb	r6, [r0, r4]
 80106c6:	f016 0608 	ands.w	r6, r6, #8
 80106ca:	d1f8      	bne.n	80106be <_strtol_l.isra.0+0x22>
 80106cc:	2c2d      	cmp	r4, #45	@ 0x2d
 80106ce:	d110      	bne.n	80106f2 <_strtol_l.isra.0+0x56>
 80106d0:	782c      	ldrb	r4, [r5, #0]
 80106d2:	2601      	movs	r6, #1
 80106d4:	1c95      	adds	r5, r2, #2
 80106d6:	f033 0210 	bics.w	r2, r3, #16
 80106da:	d115      	bne.n	8010708 <_strtol_l.isra.0+0x6c>
 80106dc:	2c30      	cmp	r4, #48	@ 0x30
 80106de:	d10d      	bne.n	80106fc <_strtol_l.isra.0+0x60>
 80106e0:	782a      	ldrb	r2, [r5, #0]
 80106e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80106e6:	2a58      	cmp	r2, #88	@ 0x58
 80106e8:	d108      	bne.n	80106fc <_strtol_l.isra.0+0x60>
 80106ea:	786c      	ldrb	r4, [r5, #1]
 80106ec:	3502      	adds	r5, #2
 80106ee:	2310      	movs	r3, #16
 80106f0:	e00a      	b.n	8010708 <_strtol_l.isra.0+0x6c>
 80106f2:	2c2b      	cmp	r4, #43	@ 0x2b
 80106f4:	bf04      	itt	eq
 80106f6:	782c      	ldrbeq	r4, [r5, #0]
 80106f8:	1c95      	addeq	r5, r2, #2
 80106fa:	e7ec      	b.n	80106d6 <_strtol_l.isra.0+0x3a>
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d1f6      	bne.n	80106ee <_strtol_l.isra.0+0x52>
 8010700:	2c30      	cmp	r4, #48	@ 0x30
 8010702:	bf14      	ite	ne
 8010704:	230a      	movne	r3, #10
 8010706:	2308      	moveq	r3, #8
 8010708:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801070c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8010710:	2200      	movs	r2, #0
 8010712:	fbbc f9f3 	udiv	r9, ip, r3
 8010716:	4610      	mov	r0, r2
 8010718:	fb03 ca19 	mls	sl, r3, r9, ip
 801071c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010720:	2f09      	cmp	r7, #9
 8010722:	d80f      	bhi.n	8010744 <_strtol_l.isra.0+0xa8>
 8010724:	463c      	mov	r4, r7
 8010726:	42a3      	cmp	r3, r4
 8010728:	dd1b      	ble.n	8010762 <_strtol_l.isra.0+0xc6>
 801072a:	1c57      	adds	r7, r2, #1
 801072c:	d007      	beq.n	801073e <_strtol_l.isra.0+0xa2>
 801072e:	4581      	cmp	r9, r0
 8010730:	d314      	bcc.n	801075c <_strtol_l.isra.0+0xc0>
 8010732:	d101      	bne.n	8010738 <_strtol_l.isra.0+0x9c>
 8010734:	45a2      	cmp	sl, r4
 8010736:	db11      	blt.n	801075c <_strtol_l.isra.0+0xc0>
 8010738:	fb00 4003 	mla	r0, r0, r3, r4
 801073c:	2201      	movs	r2, #1
 801073e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010742:	e7eb      	b.n	801071c <_strtol_l.isra.0+0x80>
 8010744:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010748:	2f19      	cmp	r7, #25
 801074a:	d801      	bhi.n	8010750 <_strtol_l.isra.0+0xb4>
 801074c:	3c37      	subs	r4, #55	@ 0x37
 801074e:	e7ea      	b.n	8010726 <_strtol_l.isra.0+0x8a>
 8010750:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010754:	2f19      	cmp	r7, #25
 8010756:	d804      	bhi.n	8010762 <_strtol_l.isra.0+0xc6>
 8010758:	3c57      	subs	r4, #87	@ 0x57
 801075a:	e7e4      	b.n	8010726 <_strtol_l.isra.0+0x8a>
 801075c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010760:	e7ed      	b.n	801073e <_strtol_l.isra.0+0xa2>
 8010762:	1c53      	adds	r3, r2, #1
 8010764:	d108      	bne.n	8010778 <_strtol_l.isra.0+0xdc>
 8010766:	2322      	movs	r3, #34	@ 0x22
 8010768:	f8ce 3000 	str.w	r3, [lr]
 801076c:	4660      	mov	r0, ip
 801076e:	f1b8 0f00 	cmp.w	r8, #0
 8010772:	d0a0      	beq.n	80106b6 <_strtol_l.isra.0+0x1a>
 8010774:	1e69      	subs	r1, r5, #1
 8010776:	e006      	b.n	8010786 <_strtol_l.isra.0+0xea>
 8010778:	b106      	cbz	r6, 801077c <_strtol_l.isra.0+0xe0>
 801077a:	4240      	negs	r0, r0
 801077c:	f1b8 0f00 	cmp.w	r8, #0
 8010780:	d099      	beq.n	80106b6 <_strtol_l.isra.0+0x1a>
 8010782:	2a00      	cmp	r2, #0
 8010784:	d1f6      	bne.n	8010774 <_strtol_l.isra.0+0xd8>
 8010786:	f8c8 1000 	str.w	r1, [r8]
 801078a:	e794      	b.n	80106b6 <_strtol_l.isra.0+0x1a>
 801078c:	080146a9 	.word	0x080146a9

08010790 <_strtol_r>:
 8010790:	f7ff bf84 	b.w	801069c <_strtol_l.isra.0>

08010794 <_fwalk_sglue>:
 8010794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010798:	4607      	mov	r7, r0
 801079a:	4688      	mov	r8, r1
 801079c:	4614      	mov	r4, r2
 801079e:	2600      	movs	r6, #0
 80107a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80107a4:	f1b9 0901 	subs.w	r9, r9, #1
 80107a8:	d505      	bpl.n	80107b6 <_fwalk_sglue+0x22>
 80107aa:	6824      	ldr	r4, [r4, #0]
 80107ac:	2c00      	cmp	r4, #0
 80107ae:	d1f7      	bne.n	80107a0 <_fwalk_sglue+0xc>
 80107b0:	4630      	mov	r0, r6
 80107b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80107b6:	89ab      	ldrh	r3, [r5, #12]
 80107b8:	2b01      	cmp	r3, #1
 80107ba:	d907      	bls.n	80107cc <_fwalk_sglue+0x38>
 80107bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80107c0:	3301      	adds	r3, #1
 80107c2:	d003      	beq.n	80107cc <_fwalk_sglue+0x38>
 80107c4:	4629      	mov	r1, r5
 80107c6:	4638      	mov	r0, r7
 80107c8:	47c0      	blx	r8
 80107ca:	4306      	orrs	r6, r0
 80107cc:	3568      	adds	r5, #104	@ 0x68
 80107ce:	e7e9      	b.n	80107a4 <_fwalk_sglue+0x10>

080107d0 <iprintf>:
 80107d0:	b40f      	push	{r0, r1, r2, r3}
 80107d2:	b507      	push	{r0, r1, r2, lr}
 80107d4:	4906      	ldr	r1, [pc, #24]	@ (80107f0 <iprintf+0x20>)
 80107d6:	ab04      	add	r3, sp, #16
 80107d8:	6808      	ldr	r0, [r1, #0]
 80107da:	f853 2b04 	ldr.w	r2, [r3], #4
 80107de:	6881      	ldr	r1, [r0, #8]
 80107e0:	9301      	str	r3, [sp, #4]
 80107e2:	f001 fc3d 	bl	8012060 <_vfiprintf_r>
 80107e6:	b003      	add	sp, #12
 80107e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80107ec:	b004      	add	sp, #16
 80107ee:	4770      	bx	lr
 80107f0:	200001a8 	.word	0x200001a8

080107f4 <_puts_r>:
 80107f4:	6a03      	ldr	r3, [r0, #32]
 80107f6:	b570      	push	{r4, r5, r6, lr}
 80107f8:	6884      	ldr	r4, [r0, #8]
 80107fa:	4605      	mov	r5, r0
 80107fc:	460e      	mov	r6, r1
 80107fe:	b90b      	cbnz	r3, 8010804 <_puts_r+0x10>
 8010800:	f7ff f92a 	bl	800fa58 <__sinit>
 8010804:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010806:	07db      	lsls	r3, r3, #31
 8010808:	d405      	bmi.n	8010816 <_puts_r+0x22>
 801080a:	89a3      	ldrh	r3, [r4, #12]
 801080c:	0598      	lsls	r0, r3, #22
 801080e:	d402      	bmi.n	8010816 <_puts_r+0x22>
 8010810:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010812:	f000 f8a2 	bl	801095a <__retarget_lock_acquire_recursive>
 8010816:	89a3      	ldrh	r3, [r4, #12]
 8010818:	0719      	lsls	r1, r3, #28
 801081a:	d502      	bpl.n	8010822 <_puts_r+0x2e>
 801081c:	6923      	ldr	r3, [r4, #16]
 801081e:	2b00      	cmp	r3, #0
 8010820:	d135      	bne.n	801088e <_puts_r+0x9a>
 8010822:	4621      	mov	r1, r4
 8010824:	4628      	mov	r0, r5
 8010826:	f002 fb4b 	bl	8012ec0 <__swsetup_r>
 801082a:	b380      	cbz	r0, 801088e <_puts_r+0x9a>
 801082c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8010830:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010832:	07da      	lsls	r2, r3, #31
 8010834:	d405      	bmi.n	8010842 <_puts_r+0x4e>
 8010836:	89a3      	ldrh	r3, [r4, #12]
 8010838:	059b      	lsls	r3, r3, #22
 801083a:	d402      	bmi.n	8010842 <_puts_r+0x4e>
 801083c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801083e:	f000 f88d 	bl	801095c <__retarget_lock_release_recursive>
 8010842:	4628      	mov	r0, r5
 8010844:	bd70      	pop	{r4, r5, r6, pc}
 8010846:	2b00      	cmp	r3, #0
 8010848:	da04      	bge.n	8010854 <_puts_r+0x60>
 801084a:	69a2      	ldr	r2, [r4, #24]
 801084c:	429a      	cmp	r2, r3
 801084e:	dc17      	bgt.n	8010880 <_puts_r+0x8c>
 8010850:	290a      	cmp	r1, #10
 8010852:	d015      	beq.n	8010880 <_puts_r+0x8c>
 8010854:	6823      	ldr	r3, [r4, #0]
 8010856:	1c5a      	adds	r2, r3, #1
 8010858:	6022      	str	r2, [r4, #0]
 801085a:	7019      	strb	r1, [r3, #0]
 801085c:	68a3      	ldr	r3, [r4, #8]
 801085e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010862:	3b01      	subs	r3, #1
 8010864:	60a3      	str	r3, [r4, #8]
 8010866:	2900      	cmp	r1, #0
 8010868:	d1ed      	bne.n	8010846 <_puts_r+0x52>
 801086a:	2b00      	cmp	r3, #0
 801086c:	da11      	bge.n	8010892 <_puts_r+0x9e>
 801086e:	4622      	mov	r2, r4
 8010870:	210a      	movs	r1, #10
 8010872:	4628      	mov	r0, r5
 8010874:	f002 fae5 	bl	8012e42 <__swbuf_r>
 8010878:	3001      	adds	r0, #1
 801087a:	d0d7      	beq.n	801082c <_puts_r+0x38>
 801087c:	250a      	movs	r5, #10
 801087e:	e7d7      	b.n	8010830 <_puts_r+0x3c>
 8010880:	4622      	mov	r2, r4
 8010882:	4628      	mov	r0, r5
 8010884:	f002 fadd 	bl	8012e42 <__swbuf_r>
 8010888:	3001      	adds	r0, #1
 801088a:	d1e7      	bne.n	801085c <_puts_r+0x68>
 801088c:	e7ce      	b.n	801082c <_puts_r+0x38>
 801088e:	3e01      	subs	r6, #1
 8010890:	e7e4      	b.n	801085c <_puts_r+0x68>
 8010892:	6823      	ldr	r3, [r4, #0]
 8010894:	1c5a      	adds	r2, r3, #1
 8010896:	6022      	str	r2, [r4, #0]
 8010898:	220a      	movs	r2, #10
 801089a:	701a      	strb	r2, [r3, #0]
 801089c:	e7ee      	b.n	801087c <_puts_r+0x88>
	...

080108a0 <puts>:
 80108a0:	4b02      	ldr	r3, [pc, #8]	@ (80108ac <puts+0xc>)
 80108a2:	4601      	mov	r1, r0
 80108a4:	6818      	ldr	r0, [r3, #0]
 80108a6:	f7ff bfa5 	b.w	80107f4 <_puts_r>
 80108aa:	bf00      	nop
 80108ac:	200001a8 	.word	0x200001a8

080108b0 <memset>:
 80108b0:	4402      	add	r2, r0
 80108b2:	4603      	mov	r3, r0
 80108b4:	4293      	cmp	r3, r2
 80108b6:	d100      	bne.n	80108ba <memset+0xa>
 80108b8:	4770      	bx	lr
 80108ba:	f803 1b01 	strb.w	r1, [r3], #1
 80108be:	e7f9      	b.n	80108b4 <memset+0x4>

080108c0 <strncmp>:
 80108c0:	b510      	push	{r4, lr}
 80108c2:	b16a      	cbz	r2, 80108e0 <strncmp+0x20>
 80108c4:	3901      	subs	r1, #1
 80108c6:	1884      	adds	r4, r0, r2
 80108c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80108cc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80108d0:	429a      	cmp	r2, r3
 80108d2:	d103      	bne.n	80108dc <strncmp+0x1c>
 80108d4:	42a0      	cmp	r0, r4
 80108d6:	d001      	beq.n	80108dc <strncmp+0x1c>
 80108d8:	2a00      	cmp	r2, #0
 80108da:	d1f5      	bne.n	80108c8 <strncmp+0x8>
 80108dc:	1ad0      	subs	r0, r2, r3
 80108de:	bd10      	pop	{r4, pc}
 80108e0:	4610      	mov	r0, r2
 80108e2:	e7fc      	b.n	80108de <strncmp+0x1e>

080108e4 <_sbrk_r>:
 80108e4:	b538      	push	{r3, r4, r5, lr}
 80108e6:	4d06      	ldr	r5, [pc, #24]	@ (8010900 <_sbrk_r+0x1c>)
 80108e8:	2300      	movs	r3, #0
 80108ea:	4604      	mov	r4, r0
 80108ec:	4608      	mov	r0, r1
 80108ee:	602b      	str	r3, [r5, #0]
 80108f0:	f7f7 fcc0 	bl	8008274 <_sbrk>
 80108f4:	1c43      	adds	r3, r0, #1
 80108f6:	d102      	bne.n	80108fe <_sbrk_r+0x1a>
 80108f8:	682b      	ldr	r3, [r5, #0]
 80108fa:	b103      	cbz	r3, 80108fe <_sbrk_r+0x1a>
 80108fc:	6023      	str	r3, [r4, #0]
 80108fe:	bd38      	pop	{r3, r4, r5, pc}
 8010900:	200009f0 	.word	0x200009f0

08010904 <__errno>:
 8010904:	4b01      	ldr	r3, [pc, #4]	@ (801090c <__errno+0x8>)
 8010906:	6818      	ldr	r0, [r3, #0]
 8010908:	4770      	bx	lr
 801090a:	bf00      	nop
 801090c:	200001a8 	.word	0x200001a8

08010910 <__libc_init_array>:
 8010910:	b570      	push	{r4, r5, r6, lr}
 8010912:	4d0d      	ldr	r5, [pc, #52]	@ (8010948 <__libc_init_array+0x38>)
 8010914:	4c0d      	ldr	r4, [pc, #52]	@ (801094c <__libc_init_array+0x3c>)
 8010916:	1b64      	subs	r4, r4, r5
 8010918:	10a4      	asrs	r4, r4, #2
 801091a:	2600      	movs	r6, #0
 801091c:	42a6      	cmp	r6, r4
 801091e:	d109      	bne.n	8010934 <__libc_init_array+0x24>
 8010920:	4d0b      	ldr	r5, [pc, #44]	@ (8010950 <__libc_init_array+0x40>)
 8010922:	4c0c      	ldr	r4, [pc, #48]	@ (8010954 <__libc_init_array+0x44>)
 8010924:	f002 fc98 	bl	8013258 <_init>
 8010928:	1b64      	subs	r4, r4, r5
 801092a:	10a4      	asrs	r4, r4, #2
 801092c:	2600      	movs	r6, #0
 801092e:	42a6      	cmp	r6, r4
 8010930:	d105      	bne.n	801093e <__libc_init_array+0x2e>
 8010932:	bd70      	pop	{r4, r5, r6, pc}
 8010934:	f855 3b04 	ldr.w	r3, [r5], #4
 8010938:	4798      	blx	r3
 801093a:	3601      	adds	r6, #1
 801093c:	e7ee      	b.n	801091c <__libc_init_array+0xc>
 801093e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010942:	4798      	blx	r3
 8010944:	3601      	adds	r6, #1
 8010946:	e7f2      	b.n	801092e <__libc_init_array+0x1e>
	...

08010958 <__retarget_lock_init_recursive>:
 8010958:	4770      	bx	lr

0801095a <__retarget_lock_acquire_recursive>:
 801095a:	4770      	bx	lr

0801095c <__retarget_lock_release_recursive>:
 801095c:	4770      	bx	lr
	...

08010960 <_localeconv_r>:
 8010960:	4800      	ldr	r0, [pc, #0]	@ (8010964 <_localeconv_r+0x4>)
 8010962:	4770      	bx	lr
 8010964:	2000012c 	.word	0x2000012c

08010968 <memcpy>:
 8010968:	440a      	add	r2, r1
 801096a:	4291      	cmp	r1, r2
 801096c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8010970:	d100      	bne.n	8010974 <memcpy+0xc>
 8010972:	4770      	bx	lr
 8010974:	b510      	push	{r4, lr}
 8010976:	f811 4b01 	ldrb.w	r4, [r1], #1
 801097a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801097e:	4291      	cmp	r1, r2
 8010980:	d1f9      	bne.n	8010976 <memcpy+0xe>
 8010982:	bd10      	pop	{r4, pc}
 8010984:	0000      	movs	r0, r0
	...

08010988 <nan>:
 8010988:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010990 <nan+0x8>
 801098c:	4770      	bx	lr
 801098e:	bf00      	nop
 8010990:	00000000 	.word	0x00000000
 8010994:	7ff80000 	.word	0x7ff80000

08010998 <nanf>:
 8010998:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80109a0 <nanf+0x8>
 801099c:	4770      	bx	lr
 801099e:	bf00      	nop
 80109a0:	7fc00000 	.word	0x7fc00000

080109a4 <quorem>:
 80109a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109a8:	6903      	ldr	r3, [r0, #16]
 80109aa:	690c      	ldr	r4, [r1, #16]
 80109ac:	42a3      	cmp	r3, r4
 80109ae:	4607      	mov	r7, r0
 80109b0:	db7e      	blt.n	8010ab0 <quorem+0x10c>
 80109b2:	3c01      	subs	r4, #1
 80109b4:	f101 0814 	add.w	r8, r1, #20
 80109b8:	00a3      	lsls	r3, r4, #2
 80109ba:	f100 0514 	add.w	r5, r0, #20
 80109be:	9300      	str	r3, [sp, #0]
 80109c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80109c4:	9301      	str	r3, [sp, #4]
 80109c6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80109ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80109ce:	3301      	adds	r3, #1
 80109d0:	429a      	cmp	r2, r3
 80109d2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80109d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80109da:	d32e      	bcc.n	8010a3a <quorem+0x96>
 80109dc:	f04f 0a00 	mov.w	sl, #0
 80109e0:	46c4      	mov	ip, r8
 80109e2:	46ae      	mov	lr, r5
 80109e4:	46d3      	mov	fp, sl
 80109e6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80109ea:	b298      	uxth	r0, r3
 80109ec:	fb06 a000 	mla	r0, r6, r0, sl
 80109f0:	0c02      	lsrs	r2, r0, #16
 80109f2:	0c1b      	lsrs	r3, r3, #16
 80109f4:	fb06 2303 	mla	r3, r6, r3, r2
 80109f8:	f8de 2000 	ldr.w	r2, [lr]
 80109fc:	b280      	uxth	r0, r0
 80109fe:	b292      	uxth	r2, r2
 8010a00:	1a12      	subs	r2, r2, r0
 8010a02:	445a      	add	r2, fp
 8010a04:	f8de 0000 	ldr.w	r0, [lr]
 8010a08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010a0c:	b29b      	uxth	r3, r3
 8010a0e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010a12:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010a16:	b292      	uxth	r2, r2
 8010a18:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010a1c:	45e1      	cmp	r9, ip
 8010a1e:	f84e 2b04 	str.w	r2, [lr], #4
 8010a22:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010a26:	d2de      	bcs.n	80109e6 <quorem+0x42>
 8010a28:	9b00      	ldr	r3, [sp, #0]
 8010a2a:	58eb      	ldr	r3, [r5, r3]
 8010a2c:	b92b      	cbnz	r3, 8010a3a <quorem+0x96>
 8010a2e:	9b01      	ldr	r3, [sp, #4]
 8010a30:	3b04      	subs	r3, #4
 8010a32:	429d      	cmp	r5, r3
 8010a34:	461a      	mov	r2, r3
 8010a36:	d32f      	bcc.n	8010a98 <quorem+0xf4>
 8010a38:	613c      	str	r4, [r7, #16]
 8010a3a:	4638      	mov	r0, r7
 8010a3c:	f001 ffa2 	bl	8012984 <__mcmp>
 8010a40:	2800      	cmp	r0, #0
 8010a42:	db25      	blt.n	8010a90 <quorem+0xec>
 8010a44:	4629      	mov	r1, r5
 8010a46:	2000      	movs	r0, #0
 8010a48:	f858 2b04 	ldr.w	r2, [r8], #4
 8010a4c:	f8d1 c000 	ldr.w	ip, [r1]
 8010a50:	fa1f fe82 	uxth.w	lr, r2
 8010a54:	fa1f f38c 	uxth.w	r3, ip
 8010a58:	eba3 030e 	sub.w	r3, r3, lr
 8010a5c:	4403      	add	r3, r0
 8010a5e:	0c12      	lsrs	r2, r2, #16
 8010a60:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010a64:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010a68:	b29b      	uxth	r3, r3
 8010a6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010a6e:	45c1      	cmp	r9, r8
 8010a70:	f841 3b04 	str.w	r3, [r1], #4
 8010a74:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010a78:	d2e6      	bcs.n	8010a48 <quorem+0xa4>
 8010a7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010a7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010a82:	b922      	cbnz	r2, 8010a8e <quorem+0xea>
 8010a84:	3b04      	subs	r3, #4
 8010a86:	429d      	cmp	r5, r3
 8010a88:	461a      	mov	r2, r3
 8010a8a:	d30b      	bcc.n	8010aa4 <quorem+0x100>
 8010a8c:	613c      	str	r4, [r7, #16]
 8010a8e:	3601      	adds	r6, #1
 8010a90:	4630      	mov	r0, r6
 8010a92:	b003      	add	sp, #12
 8010a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a98:	6812      	ldr	r2, [r2, #0]
 8010a9a:	3b04      	subs	r3, #4
 8010a9c:	2a00      	cmp	r2, #0
 8010a9e:	d1cb      	bne.n	8010a38 <quorem+0x94>
 8010aa0:	3c01      	subs	r4, #1
 8010aa2:	e7c6      	b.n	8010a32 <quorem+0x8e>
 8010aa4:	6812      	ldr	r2, [r2, #0]
 8010aa6:	3b04      	subs	r3, #4
 8010aa8:	2a00      	cmp	r2, #0
 8010aaa:	d1ef      	bne.n	8010a8c <quorem+0xe8>
 8010aac:	3c01      	subs	r4, #1
 8010aae:	e7ea      	b.n	8010a86 <quorem+0xe2>
 8010ab0:	2000      	movs	r0, #0
 8010ab2:	e7ee      	b.n	8010a92 <quorem+0xee>
 8010ab4:	0000      	movs	r0, r0
	...

08010ab8 <_dtoa_r>:
 8010ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010abc:	69c7      	ldr	r7, [r0, #28]
 8010abe:	b097      	sub	sp, #92	@ 0x5c
 8010ac0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010ac4:	ec55 4b10 	vmov	r4, r5, d0
 8010ac8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010aca:	9107      	str	r1, [sp, #28]
 8010acc:	4681      	mov	r9, r0
 8010ace:	920c      	str	r2, [sp, #48]	@ 0x30
 8010ad0:	9311      	str	r3, [sp, #68]	@ 0x44
 8010ad2:	b97f      	cbnz	r7, 8010af4 <_dtoa_r+0x3c>
 8010ad4:	2010      	movs	r0, #16
 8010ad6:	f7fe fab9 	bl	800f04c <malloc>
 8010ada:	4602      	mov	r2, r0
 8010adc:	f8c9 001c 	str.w	r0, [r9, #28]
 8010ae0:	b920      	cbnz	r0, 8010aec <_dtoa_r+0x34>
 8010ae2:	4ba9      	ldr	r3, [pc, #676]	@ (8010d88 <_dtoa_r+0x2d0>)
 8010ae4:	21ef      	movs	r1, #239	@ 0xef
 8010ae6:	48a9      	ldr	r0, [pc, #676]	@ (8010d8c <_dtoa_r+0x2d4>)
 8010ae8:	f002 fb32 	bl	8013150 <__assert_func>
 8010aec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010af0:	6007      	str	r7, [r0, #0]
 8010af2:	60c7      	str	r7, [r0, #12]
 8010af4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010af8:	6819      	ldr	r1, [r3, #0]
 8010afa:	b159      	cbz	r1, 8010b14 <_dtoa_r+0x5c>
 8010afc:	685a      	ldr	r2, [r3, #4]
 8010afe:	604a      	str	r2, [r1, #4]
 8010b00:	2301      	movs	r3, #1
 8010b02:	4093      	lsls	r3, r2
 8010b04:	608b      	str	r3, [r1, #8]
 8010b06:	4648      	mov	r0, r9
 8010b08:	f001 fcc0 	bl	801248c <_Bfree>
 8010b0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010b10:	2200      	movs	r2, #0
 8010b12:	601a      	str	r2, [r3, #0]
 8010b14:	1e2b      	subs	r3, r5, #0
 8010b16:	bfb9      	ittee	lt
 8010b18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010b1c:	9305      	strlt	r3, [sp, #20]
 8010b1e:	2300      	movge	r3, #0
 8010b20:	6033      	strge	r3, [r6, #0]
 8010b22:	9f05      	ldr	r7, [sp, #20]
 8010b24:	4b9a      	ldr	r3, [pc, #616]	@ (8010d90 <_dtoa_r+0x2d8>)
 8010b26:	bfbc      	itt	lt
 8010b28:	2201      	movlt	r2, #1
 8010b2a:	6032      	strlt	r2, [r6, #0]
 8010b2c:	43bb      	bics	r3, r7
 8010b2e:	d112      	bne.n	8010b56 <_dtoa_r+0x9e>
 8010b30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010b32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010b36:	6013      	str	r3, [r2, #0]
 8010b38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010b3c:	4323      	orrs	r3, r4
 8010b3e:	f000 855a 	beq.w	80115f6 <_dtoa_r+0xb3e>
 8010b42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010b44:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010da4 <_dtoa_r+0x2ec>
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	f000 855c 	beq.w	8011606 <_dtoa_r+0xb4e>
 8010b4e:	f10a 0303 	add.w	r3, sl, #3
 8010b52:	f000 bd56 	b.w	8011602 <_dtoa_r+0xb4a>
 8010b56:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010b5a:	2200      	movs	r2, #0
 8010b5c:	ec51 0b17 	vmov	r0, r1, d7
 8010b60:	2300      	movs	r3, #0
 8010b62:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010b66:	f7ef ffb7 	bl	8000ad8 <__aeabi_dcmpeq>
 8010b6a:	4680      	mov	r8, r0
 8010b6c:	b158      	cbz	r0, 8010b86 <_dtoa_r+0xce>
 8010b6e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010b70:	2301      	movs	r3, #1
 8010b72:	6013      	str	r3, [r2, #0]
 8010b74:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010b76:	b113      	cbz	r3, 8010b7e <_dtoa_r+0xc6>
 8010b78:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010b7a:	4b86      	ldr	r3, [pc, #536]	@ (8010d94 <_dtoa_r+0x2dc>)
 8010b7c:	6013      	str	r3, [r2, #0]
 8010b7e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010da8 <_dtoa_r+0x2f0>
 8010b82:	f000 bd40 	b.w	8011606 <_dtoa_r+0xb4e>
 8010b86:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010b8a:	aa14      	add	r2, sp, #80	@ 0x50
 8010b8c:	a915      	add	r1, sp, #84	@ 0x54
 8010b8e:	4648      	mov	r0, r9
 8010b90:	f002 f818 	bl	8012bc4 <__d2b>
 8010b94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010b98:	9002      	str	r0, [sp, #8]
 8010b9a:	2e00      	cmp	r6, #0
 8010b9c:	d078      	beq.n	8010c90 <_dtoa_r+0x1d8>
 8010b9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ba0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8010ba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010ba8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010bac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010bb0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010bb4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010bb8:	4619      	mov	r1, r3
 8010bba:	2200      	movs	r2, #0
 8010bbc:	4b76      	ldr	r3, [pc, #472]	@ (8010d98 <_dtoa_r+0x2e0>)
 8010bbe:	f7ef fb6b 	bl	8000298 <__aeabi_dsub>
 8010bc2:	a36b      	add	r3, pc, #428	@ (adr r3, 8010d70 <_dtoa_r+0x2b8>)
 8010bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bc8:	f7ef fd1e 	bl	8000608 <__aeabi_dmul>
 8010bcc:	a36a      	add	r3, pc, #424	@ (adr r3, 8010d78 <_dtoa_r+0x2c0>)
 8010bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bd2:	f7ef fb63 	bl	800029c <__adddf3>
 8010bd6:	4604      	mov	r4, r0
 8010bd8:	4630      	mov	r0, r6
 8010bda:	460d      	mov	r5, r1
 8010bdc:	f7ef fcaa 	bl	8000534 <__aeabi_i2d>
 8010be0:	a367      	add	r3, pc, #412	@ (adr r3, 8010d80 <_dtoa_r+0x2c8>)
 8010be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010be6:	f7ef fd0f 	bl	8000608 <__aeabi_dmul>
 8010bea:	4602      	mov	r2, r0
 8010bec:	460b      	mov	r3, r1
 8010bee:	4620      	mov	r0, r4
 8010bf0:	4629      	mov	r1, r5
 8010bf2:	f7ef fb53 	bl	800029c <__adddf3>
 8010bf6:	4604      	mov	r4, r0
 8010bf8:	460d      	mov	r5, r1
 8010bfa:	f7ef ffb5 	bl	8000b68 <__aeabi_d2iz>
 8010bfe:	2200      	movs	r2, #0
 8010c00:	4607      	mov	r7, r0
 8010c02:	2300      	movs	r3, #0
 8010c04:	4620      	mov	r0, r4
 8010c06:	4629      	mov	r1, r5
 8010c08:	f7ef ff70 	bl	8000aec <__aeabi_dcmplt>
 8010c0c:	b140      	cbz	r0, 8010c20 <_dtoa_r+0x168>
 8010c0e:	4638      	mov	r0, r7
 8010c10:	f7ef fc90 	bl	8000534 <__aeabi_i2d>
 8010c14:	4622      	mov	r2, r4
 8010c16:	462b      	mov	r3, r5
 8010c18:	f7ef ff5e 	bl	8000ad8 <__aeabi_dcmpeq>
 8010c1c:	b900      	cbnz	r0, 8010c20 <_dtoa_r+0x168>
 8010c1e:	3f01      	subs	r7, #1
 8010c20:	2f16      	cmp	r7, #22
 8010c22:	d852      	bhi.n	8010cca <_dtoa_r+0x212>
 8010c24:	4b5d      	ldr	r3, [pc, #372]	@ (8010d9c <_dtoa_r+0x2e4>)
 8010c26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010c32:	f7ef ff5b 	bl	8000aec <__aeabi_dcmplt>
 8010c36:	2800      	cmp	r0, #0
 8010c38:	d049      	beq.n	8010cce <_dtoa_r+0x216>
 8010c3a:	3f01      	subs	r7, #1
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010c40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010c42:	1b9b      	subs	r3, r3, r6
 8010c44:	1e5a      	subs	r2, r3, #1
 8010c46:	bf45      	ittet	mi
 8010c48:	f1c3 0301 	rsbmi	r3, r3, #1
 8010c4c:	9300      	strmi	r3, [sp, #0]
 8010c4e:	2300      	movpl	r3, #0
 8010c50:	2300      	movmi	r3, #0
 8010c52:	9206      	str	r2, [sp, #24]
 8010c54:	bf54      	ite	pl
 8010c56:	9300      	strpl	r3, [sp, #0]
 8010c58:	9306      	strmi	r3, [sp, #24]
 8010c5a:	2f00      	cmp	r7, #0
 8010c5c:	db39      	blt.n	8010cd2 <_dtoa_r+0x21a>
 8010c5e:	9b06      	ldr	r3, [sp, #24]
 8010c60:	970d      	str	r7, [sp, #52]	@ 0x34
 8010c62:	443b      	add	r3, r7
 8010c64:	9306      	str	r3, [sp, #24]
 8010c66:	2300      	movs	r3, #0
 8010c68:	9308      	str	r3, [sp, #32]
 8010c6a:	9b07      	ldr	r3, [sp, #28]
 8010c6c:	2b09      	cmp	r3, #9
 8010c6e:	d863      	bhi.n	8010d38 <_dtoa_r+0x280>
 8010c70:	2b05      	cmp	r3, #5
 8010c72:	bfc4      	itt	gt
 8010c74:	3b04      	subgt	r3, #4
 8010c76:	9307      	strgt	r3, [sp, #28]
 8010c78:	9b07      	ldr	r3, [sp, #28]
 8010c7a:	f1a3 0302 	sub.w	r3, r3, #2
 8010c7e:	bfcc      	ite	gt
 8010c80:	2400      	movgt	r4, #0
 8010c82:	2401      	movle	r4, #1
 8010c84:	2b03      	cmp	r3, #3
 8010c86:	d863      	bhi.n	8010d50 <_dtoa_r+0x298>
 8010c88:	e8df f003 	tbb	[pc, r3]
 8010c8c:	2b375452 	.word	0x2b375452
 8010c90:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010c94:	441e      	add	r6, r3
 8010c96:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010c9a:	2b20      	cmp	r3, #32
 8010c9c:	bfc1      	itttt	gt
 8010c9e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010ca2:	409f      	lslgt	r7, r3
 8010ca4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010ca8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010cac:	bfd6      	itet	le
 8010cae:	f1c3 0320 	rsble	r3, r3, #32
 8010cb2:	ea47 0003 	orrgt.w	r0, r7, r3
 8010cb6:	fa04 f003 	lslle.w	r0, r4, r3
 8010cba:	f7ef fc2b 	bl	8000514 <__aeabi_ui2d>
 8010cbe:	2201      	movs	r2, #1
 8010cc0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010cc4:	3e01      	subs	r6, #1
 8010cc6:	9212      	str	r2, [sp, #72]	@ 0x48
 8010cc8:	e776      	b.n	8010bb8 <_dtoa_r+0x100>
 8010cca:	2301      	movs	r3, #1
 8010ccc:	e7b7      	b.n	8010c3e <_dtoa_r+0x186>
 8010cce:	9010      	str	r0, [sp, #64]	@ 0x40
 8010cd0:	e7b6      	b.n	8010c40 <_dtoa_r+0x188>
 8010cd2:	9b00      	ldr	r3, [sp, #0]
 8010cd4:	1bdb      	subs	r3, r3, r7
 8010cd6:	9300      	str	r3, [sp, #0]
 8010cd8:	427b      	negs	r3, r7
 8010cda:	9308      	str	r3, [sp, #32]
 8010cdc:	2300      	movs	r3, #0
 8010cde:	930d      	str	r3, [sp, #52]	@ 0x34
 8010ce0:	e7c3      	b.n	8010c6a <_dtoa_r+0x1b2>
 8010ce2:	2301      	movs	r3, #1
 8010ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ce6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010ce8:	eb07 0b03 	add.w	fp, r7, r3
 8010cec:	f10b 0301 	add.w	r3, fp, #1
 8010cf0:	2b01      	cmp	r3, #1
 8010cf2:	9303      	str	r3, [sp, #12]
 8010cf4:	bfb8      	it	lt
 8010cf6:	2301      	movlt	r3, #1
 8010cf8:	e006      	b.n	8010d08 <_dtoa_r+0x250>
 8010cfa:	2301      	movs	r3, #1
 8010cfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8010cfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	dd28      	ble.n	8010d56 <_dtoa_r+0x29e>
 8010d04:	469b      	mov	fp, r3
 8010d06:	9303      	str	r3, [sp, #12]
 8010d08:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010d0c:	2100      	movs	r1, #0
 8010d0e:	2204      	movs	r2, #4
 8010d10:	f102 0514 	add.w	r5, r2, #20
 8010d14:	429d      	cmp	r5, r3
 8010d16:	d926      	bls.n	8010d66 <_dtoa_r+0x2ae>
 8010d18:	6041      	str	r1, [r0, #4]
 8010d1a:	4648      	mov	r0, r9
 8010d1c:	f001 fb76 	bl	801240c <_Balloc>
 8010d20:	4682      	mov	sl, r0
 8010d22:	2800      	cmp	r0, #0
 8010d24:	d142      	bne.n	8010dac <_dtoa_r+0x2f4>
 8010d26:	4b1e      	ldr	r3, [pc, #120]	@ (8010da0 <_dtoa_r+0x2e8>)
 8010d28:	4602      	mov	r2, r0
 8010d2a:	f240 11af 	movw	r1, #431	@ 0x1af
 8010d2e:	e6da      	b.n	8010ae6 <_dtoa_r+0x2e>
 8010d30:	2300      	movs	r3, #0
 8010d32:	e7e3      	b.n	8010cfc <_dtoa_r+0x244>
 8010d34:	2300      	movs	r3, #0
 8010d36:	e7d5      	b.n	8010ce4 <_dtoa_r+0x22c>
 8010d38:	2401      	movs	r4, #1
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	9307      	str	r3, [sp, #28]
 8010d3e:	9409      	str	r4, [sp, #36]	@ 0x24
 8010d40:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8010d44:	2200      	movs	r2, #0
 8010d46:	f8cd b00c 	str.w	fp, [sp, #12]
 8010d4a:	2312      	movs	r3, #18
 8010d4c:	920c      	str	r2, [sp, #48]	@ 0x30
 8010d4e:	e7db      	b.n	8010d08 <_dtoa_r+0x250>
 8010d50:	2301      	movs	r3, #1
 8010d52:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d54:	e7f4      	b.n	8010d40 <_dtoa_r+0x288>
 8010d56:	f04f 0b01 	mov.w	fp, #1
 8010d5a:	f8cd b00c 	str.w	fp, [sp, #12]
 8010d5e:	465b      	mov	r3, fp
 8010d60:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010d64:	e7d0      	b.n	8010d08 <_dtoa_r+0x250>
 8010d66:	3101      	adds	r1, #1
 8010d68:	0052      	lsls	r2, r2, #1
 8010d6a:	e7d1      	b.n	8010d10 <_dtoa_r+0x258>
 8010d6c:	f3af 8000 	nop.w
 8010d70:	636f4361 	.word	0x636f4361
 8010d74:	3fd287a7 	.word	0x3fd287a7
 8010d78:	8b60c8b3 	.word	0x8b60c8b3
 8010d7c:	3fc68a28 	.word	0x3fc68a28
 8010d80:	509f79fb 	.word	0x509f79fb
 8010d84:	3fd34413 	.word	0x3fd34413
 8010d88:	080144d0 	.word	0x080144d0
 8010d8c:	080144e7 	.word	0x080144e7
 8010d90:	7ff00000 	.word	0x7ff00000
 8010d94:	08014491 	.word	0x08014491
 8010d98:	3ff80000 	.word	0x3ff80000
 8010d9c:	080147e0 	.word	0x080147e0
 8010da0:	0801453f 	.word	0x0801453f
 8010da4:	080144cc 	.word	0x080144cc
 8010da8:	08014490 	.word	0x08014490
 8010dac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010db0:	6018      	str	r0, [r3, #0]
 8010db2:	9b03      	ldr	r3, [sp, #12]
 8010db4:	2b0e      	cmp	r3, #14
 8010db6:	f200 80a1 	bhi.w	8010efc <_dtoa_r+0x444>
 8010dba:	2c00      	cmp	r4, #0
 8010dbc:	f000 809e 	beq.w	8010efc <_dtoa_r+0x444>
 8010dc0:	2f00      	cmp	r7, #0
 8010dc2:	dd33      	ble.n	8010e2c <_dtoa_r+0x374>
 8010dc4:	4b9c      	ldr	r3, [pc, #624]	@ (8011038 <_dtoa_r+0x580>)
 8010dc6:	f007 020f 	and.w	r2, r7, #15
 8010dca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010dce:	ed93 7b00 	vldr	d7, [r3]
 8010dd2:	05f8      	lsls	r0, r7, #23
 8010dd4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010dd8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010ddc:	d516      	bpl.n	8010e0c <_dtoa_r+0x354>
 8010dde:	4b97      	ldr	r3, [pc, #604]	@ (801103c <_dtoa_r+0x584>)
 8010de0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010de4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010de8:	f7ef fd38 	bl	800085c <__aeabi_ddiv>
 8010dec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010df0:	f004 040f 	and.w	r4, r4, #15
 8010df4:	2603      	movs	r6, #3
 8010df6:	4d91      	ldr	r5, [pc, #580]	@ (801103c <_dtoa_r+0x584>)
 8010df8:	b954      	cbnz	r4, 8010e10 <_dtoa_r+0x358>
 8010dfa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010dfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e02:	f7ef fd2b 	bl	800085c <__aeabi_ddiv>
 8010e06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e0a:	e028      	b.n	8010e5e <_dtoa_r+0x3a6>
 8010e0c:	2602      	movs	r6, #2
 8010e0e:	e7f2      	b.n	8010df6 <_dtoa_r+0x33e>
 8010e10:	07e1      	lsls	r1, r4, #31
 8010e12:	d508      	bpl.n	8010e26 <_dtoa_r+0x36e>
 8010e14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010e18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010e1c:	f7ef fbf4 	bl	8000608 <__aeabi_dmul>
 8010e20:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010e24:	3601      	adds	r6, #1
 8010e26:	1064      	asrs	r4, r4, #1
 8010e28:	3508      	adds	r5, #8
 8010e2a:	e7e5      	b.n	8010df8 <_dtoa_r+0x340>
 8010e2c:	f000 80af 	beq.w	8010f8e <_dtoa_r+0x4d6>
 8010e30:	427c      	negs	r4, r7
 8010e32:	4b81      	ldr	r3, [pc, #516]	@ (8011038 <_dtoa_r+0x580>)
 8010e34:	4d81      	ldr	r5, [pc, #516]	@ (801103c <_dtoa_r+0x584>)
 8010e36:	f004 020f 	and.w	r2, r4, #15
 8010e3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010e46:	f7ef fbdf 	bl	8000608 <__aeabi_dmul>
 8010e4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e4e:	1124      	asrs	r4, r4, #4
 8010e50:	2300      	movs	r3, #0
 8010e52:	2602      	movs	r6, #2
 8010e54:	2c00      	cmp	r4, #0
 8010e56:	f040 808f 	bne.w	8010f78 <_dtoa_r+0x4c0>
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d1d3      	bne.n	8010e06 <_dtoa_r+0x34e>
 8010e5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010e60:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	f000 8094 	beq.w	8010f92 <_dtoa_r+0x4da>
 8010e6a:	4b75      	ldr	r3, [pc, #468]	@ (8011040 <_dtoa_r+0x588>)
 8010e6c:	2200      	movs	r2, #0
 8010e6e:	4620      	mov	r0, r4
 8010e70:	4629      	mov	r1, r5
 8010e72:	f7ef fe3b 	bl	8000aec <__aeabi_dcmplt>
 8010e76:	2800      	cmp	r0, #0
 8010e78:	f000 808b 	beq.w	8010f92 <_dtoa_r+0x4da>
 8010e7c:	9b03      	ldr	r3, [sp, #12]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	f000 8087 	beq.w	8010f92 <_dtoa_r+0x4da>
 8010e84:	f1bb 0f00 	cmp.w	fp, #0
 8010e88:	dd34      	ble.n	8010ef4 <_dtoa_r+0x43c>
 8010e8a:	4620      	mov	r0, r4
 8010e8c:	4b6d      	ldr	r3, [pc, #436]	@ (8011044 <_dtoa_r+0x58c>)
 8010e8e:	2200      	movs	r2, #0
 8010e90:	4629      	mov	r1, r5
 8010e92:	f7ef fbb9 	bl	8000608 <__aeabi_dmul>
 8010e96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e9a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8010e9e:	3601      	adds	r6, #1
 8010ea0:	465c      	mov	r4, fp
 8010ea2:	4630      	mov	r0, r6
 8010ea4:	f7ef fb46 	bl	8000534 <__aeabi_i2d>
 8010ea8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010eac:	f7ef fbac 	bl	8000608 <__aeabi_dmul>
 8010eb0:	4b65      	ldr	r3, [pc, #404]	@ (8011048 <_dtoa_r+0x590>)
 8010eb2:	2200      	movs	r2, #0
 8010eb4:	f7ef f9f2 	bl	800029c <__adddf3>
 8010eb8:	4605      	mov	r5, r0
 8010eba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010ebe:	2c00      	cmp	r4, #0
 8010ec0:	d16a      	bne.n	8010f98 <_dtoa_r+0x4e0>
 8010ec2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ec6:	4b61      	ldr	r3, [pc, #388]	@ (801104c <_dtoa_r+0x594>)
 8010ec8:	2200      	movs	r2, #0
 8010eca:	f7ef f9e5 	bl	8000298 <__aeabi_dsub>
 8010ece:	4602      	mov	r2, r0
 8010ed0:	460b      	mov	r3, r1
 8010ed2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010ed6:	462a      	mov	r2, r5
 8010ed8:	4633      	mov	r3, r6
 8010eda:	f7ef fe25 	bl	8000b28 <__aeabi_dcmpgt>
 8010ede:	2800      	cmp	r0, #0
 8010ee0:	f040 8298 	bne.w	8011414 <_dtoa_r+0x95c>
 8010ee4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ee8:	462a      	mov	r2, r5
 8010eea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010eee:	f7ef fdfd 	bl	8000aec <__aeabi_dcmplt>
 8010ef2:	bb38      	cbnz	r0, 8010f44 <_dtoa_r+0x48c>
 8010ef4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010ef8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010efc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	f2c0 8157 	blt.w	80111b2 <_dtoa_r+0x6fa>
 8010f04:	2f0e      	cmp	r7, #14
 8010f06:	f300 8154 	bgt.w	80111b2 <_dtoa_r+0x6fa>
 8010f0a:	4b4b      	ldr	r3, [pc, #300]	@ (8011038 <_dtoa_r+0x580>)
 8010f0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010f10:	ed93 7b00 	vldr	d7, [r3]
 8010f14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	ed8d 7b00 	vstr	d7, [sp]
 8010f1c:	f280 80e5 	bge.w	80110ea <_dtoa_r+0x632>
 8010f20:	9b03      	ldr	r3, [sp, #12]
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	f300 80e1 	bgt.w	80110ea <_dtoa_r+0x632>
 8010f28:	d10c      	bne.n	8010f44 <_dtoa_r+0x48c>
 8010f2a:	4b48      	ldr	r3, [pc, #288]	@ (801104c <_dtoa_r+0x594>)
 8010f2c:	2200      	movs	r2, #0
 8010f2e:	ec51 0b17 	vmov	r0, r1, d7
 8010f32:	f7ef fb69 	bl	8000608 <__aeabi_dmul>
 8010f36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f3a:	f7ef fdeb 	bl	8000b14 <__aeabi_dcmpge>
 8010f3e:	2800      	cmp	r0, #0
 8010f40:	f000 8266 	beq.w	8011410 <_dtoa_r+0x958>
 8010f44:	2400      	movs	r4, #0
 8010f46:	4625      	mov	r5, r4
 8010f48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010f4a:	4656      	mov	r6, sl
 8010f4c:	ea6f 0803 	mvn.w	r8, r3
 8010f50:	2700      	movs	r7, #0
 8010f52:	4621      	mov	r1, r4
 8010f54:	4648      	mov	r0, r9
 8010f56:	f001 fa99 	bl	801248c <_Bfree>
 8010f5a:	2d00      	cmp	r5, #0
 8010f5c:	f000 80bd 	beq.w	80110da <_dtoa_r+0x622>
 8010f60:	b12f      	cbz	r7, 8010f6e <_dtoa_r+0x4b6>
 8010f62:	42af      	cmp	r7, r5
 8010f64:	d003      	beq.n	8010f6e <_dtoa_r+0x4b6>
 8010f66:	4639      	mov	r1, r7
 8010f68:	4648      	mov	r0, r9
 8010f6a:	f001 fa8f 	bl	801248c <_Bfree>
 8010f6e:	4629      	mov	r1, r5
 8010f70:	4648      	mov	r0, r9
 8010f72:	f001 fa8b 	bl	801248c <_Bfree>
 8010f76:	e0b0      	b.n	80110da <_dtoa_r+0x622>
 8010f78:	07e2      	lsls	r2, r4, #31
 8010f7a:	d505      	bpl.n	8010f88 <_dtoa_r+0x4d0>
 8010f7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010f80:	f7ef fb42 	bl	8000608 <__aeabi_dmul>
 8010f84:	3601      	adds	r6, #1
 8010f86:	2301      	movs	r3, #1
 8010f88:	1064      	asrs	r4, r4, #1
 8010f8a:	3508      	adds	r5, #8
 8010f8c:	e762      	b.n	8010e54 <_dtoa_r+0x39c>
 8010f8e:	2602      	movs	r6, #2
 8010f90:	e765      	b.n	8010e5e <_dtoa_r+0x3a6>
 8010f92:	9c03      	ldr	r4, [sp, #12]
 8010f94:	46b8      	mov	r8, r7
 8010f96:	e784      	b.n	8010ea2 <_dtoa_r+0x3ea>
 8010f98:	4b27      	ldr	r3, [pc, #156]	@ (8011038 <_dtoa_r+0x580>)
 8010f9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010f9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010fa0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010fa4:	4454      	add	r4, sl
 8010fa6:	2900      	cmp	r1, #0
 8010fa8:	d054      	beq.n	8011054 <_dtoa_r+0x59c>
 8010faa:	4929      	ldr	r1, [pc, #164]	@ (8011050 <_dtoa_r+0x598>)
 8010fac:	2000      	movs	r0, #0
 8010fae:	f7ef fc55 	bl	800085c <__aeabi_ddiv>
 8010fb2:	4633      	mov	r3, r6
 8010fb4:	462a      	mov	r2, r5
 8010fb6:	f7ef f96f 	bl	8000298 <__aeabi_dsub>
 8010fba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010fbe:	4656      	mov	r6, sl
 8010fc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010fc4:	f7ef fdd0 	bl	8000b68 <__aeabi_d2iz>
 8010fc8:	4605      	mov	r5, r0
 8010fca:	f7ef fab3 	bl	8000534 <__aeabi_i2d>
 8010fce:	4602      	mov	r2, r0
 8010fd0:	460b      	mov	r3, r1
 8010fd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010fd6:	f7ef f95f 	bl	8000298 <__aeabi_dsub>
 8010fda:	3530      	adds	r5, #48	@ 0x30
 8010fdc:	4602      	mov	r2, r0
 8010fde:	460b      	mov	r3, r1
 8010fe0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010fe4:	f806 5b01 	strb.w	r5, [r6], #1
 8010fe8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010fec:	f7ef fd7e 	bl	8000aec <__aeabi_dcmplt>
 8010ff0:	2800      	cmp	r0, #0
 8010ff2:	d172      	bne.n	80110da <_dtoa_r+0x622>
 8010ff4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010ff8:	4911      	ldr	r1, [pc, #68]	@ (8011040 <_dtoa_r+0x588>)
 8010ffa:	2000      	movs	r0, #0
 8010ffc:	f7ef f94c 	bl	8000298 <__aeabi_dsub>
 8011000:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011004:	f7ef fd72 	bl	8000aec <__aeabi_dcmplt>
 8011008:	2800      	cmp	r0, #0
 801100a:	f040 80b4 	bne.w	8011176 <_dtoa_r+0x6be>
 801100e:	42a6      	cmp	r6, r4
 8011010:	f43f af70 	beq.w	8010ef4 <_dtoa_r+0x43c>
 8011014:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011018:	4b0a      	ldr	r3, [pc, #40]	@ (8011044 <_dtoa_r+0x58c>)
 801101a:	2200      	movs	r2, #0
 801101c:	f7ef faf4 	bl	8000608 <__aeabi_dmul>
 8011020:	4b08      	ldr	r3, [pc, #32]	@ (8011044 <_dtoa_r+0x58c>)
 8011022:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011026:	2200      	movs	r2, #0
 8011028:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801102c:	f7ef faec 	bl	8000608 <__aeabi_dmul>
 8011030:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011034:	e7c4      	b.n	8010fc0 <_dtoa_r+0x508>
 8011036:	bf00      	nop
 8011038:	080147e0 	.word	0x080147e0
 801103c:	080147b8 	.word	0x080147b8
 8011040:	3ff00000 	.word	0x3ff00000
 8011044:	40240000 	.word	0x40240000
 8011048:	401c0000 	.word	0x401c0000
 801104c:	40140000 	.word	0x40140000
 8011050:	3fe00000 	.word	0x3fe00000
 8011054:	4631      	mov	r1, r6
 8011056:	4628      	mov	r0, r5
 8011058:	f7ef fad6 	bl	8000608 <__aeabi_dmul>
 801105c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011060:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011062:	4656      	mov	r6, sl
 8011064:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011068:	f7ef fd7e 	bl	8000b68 <__aeabi_d2iz>
 801106c:	4605      	mov	r5, r0
 801106e:	f7ef fa61 	bl	8000534 <__aeabi_i2d>
 8011072:	4602      	mov	r2, r0
 8011074:	460b      	mov	r3, r1
 8011076:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801107a:	f7ef f90d 	bl	8000298 <__aeabi_dsub>
 801107e:	3530      	adds	r5, #48	@ 0x30
 8011080:	f806 5b01 	strb.w	r5, [r6], #1
 8011084:	4602      	mov	r2, r0
 8011086:	460b      	mov	r3, r1
 8011088:	42a6      	cmp	r6, r4
 801108a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801108e:	f04f 0200 	mov.w	r2, #0
 8011092:	d124      	bne.n	80110de <_dtoa_r+0x626>
 8011094:	4baf      	ldr	r3, [pc, #700]	@ (8011354 <_dtoa_r+0x89c>)
 8011096:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801109a:	f7ef f8ff 	bl	800029c <__adddf3>
 801109e:	4602      	mov	r2, r0
 80110a0:	460b      	mov	r3, r1
 80110a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110a6:	f7ef fd3f 	bl	8000b28 <__aeabi_dcmpgt>
 80110aa:	2800      	cmp	r0, #0
 80110ac:	d163      	bne.n	8011176 <_dtoa_r+0x6be>
 80110ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80110b2:	49a8      	ldr	r1, [pc, #672]	@ (8011354 <_dtoa_r+0x89c>)
 80110b4:	2000      	movs	r0, #0
 80110b6:	f7ef f8ef 	bl	8000298 <__aeabi_dsub>
 80110ba:	4602      	mov	r2, r0
 80110bc:	460b      	mov	r3, r1
 80110be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110c2:	f7ef fd13 	bl	8000aec <__aeabi_dcmplt>
 80110c6:	2800      	cmp	r0, #0
 80110c8:	f43f af14 	beq.w	8010ef4 <_dtoa_r+0x43c>
 80110cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80110ce:	1e73      	subs	r3, r6, #1
 80110d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80110d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80110d6:	2b30      	cmp	r3, #48	@ 0x30
 80110d8:	d0f8      	beq.n	80110cc <_dtoa_r+0x614>
 80110da:	4647      	mov	r7, r8
 80110dc:	e03b      	b.n	8011156 <_dtoa_r+0x69e>
 80110de:	4b9e      	ldr	r3, [pc, #632]	@ (8011358 <_dtoa_r+0x8a0>)
 80110e0:	f7ef fa92 	bl	8000608 <__aeabi_dmul>
 80110e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80110e8:	e7bc      	b.n	8011064 <_dtoa_r+0x5ac>
 80110ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80110ee:	4656      	mov	r6, sl
 80110f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80110f4:	4620      	mov	r0, r4
 80110f6:	4629      	mov	r1, r5
 80110f8:	f7ef fbb0 	bl	800085c <__aeabi_ddiv>
 80110fc:	f7ef fd34 	bl	8000b68 <__aeabi_d2iz>
 8011100:	4680      	mov	r8, r0
 8011102:	f7ef fa17 	bl	8000534 <__aeabi_i2d>
 8011106:	e9dd 2300 	ldrd	r2, r3, [sp]
 801110a:	f7ef fa7d 	bl	8000608 <__aeabi_dmul>
 801110e:	4602      	mov	r2, r0
 8011110:	460b      	mov	r3, r1
 8011112:	4620      	mov	r0, r4
 8011114:	4629      	mov	r1, r5
 8011116:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801111a:	f7ef f8bd 	bl	8000298 <__aeabi_dsub>
 801111e:	f806 4b01 	strb.w	r4, [r6], #1
 8011122:	9d03      	ldr	r5, [sp, #12]
 8011124:	eba6 040a 	sub.w	r4, r6, sl
 8011128:	42a5      	cmp	r5, r4
 801112a:	4602      	mov	r2, r0
 801112c:	460b      	mov	r3, r1
 801112e:	d133      	bne.n	8011198 <_dtoa_r+0x6e0>
 8011130:	f7ef f8b4 	bl	800029c <__adddf3>
 8011134:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011138:	4604      	mov	r4, r0
 801113a:	460d      	mov	r5, r1
 801113c:	f7ef fcf4 	bl	8000b28 <__aeabi_dcmpgt>
 8011140:	b9c0      	cbnz	r0, 8011174 <_dtoa_r+0x6bc>
 8011142:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011146:	4620      	mov	r0, r4
 8011148:	4629      	mov	r1, r5
 801114a:	f7ef fcc5 	bl	8000ad8 <__aeabi_dcmpeq>
 801114e:	b110      	cbz	r0, 8011156 <_dtoa_r+0x69e>
 8011150:	f018 0f01 	tst.w	r8, #1
 8011154:	d10e      	bne.n	8011174 <_dtoa_r+0x6bc>
 8011156:	9902      	ldr	r1, [sp, #8]
 8011158:	4648      	mov	r0, r9
 801115a:	f001 f997 	bl	801248c <_Bfree>
 801115e:	2300      	movs	r3, #0
 8011160:	7033      	strb	r3, [r6, #0]
 8011162:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011164:	3701      	adds	r7, #1
 8011166:	601f      	str	r7, [r3, #0]
 8011168:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801116a:	2b00      	cmp	r3, #0
 801116c:	f000 824b 	beq.w	8011606 <_dtoa_r+0xb4e>
 8011170:	601e      	str	r6, [r3, #0]
 8011172:	e248      	b.n	8011606 <_dtoa_r+0xb4e>
 8011174:	46b8      	mov	r8, r7
 8011176:	4633      	mov	r3, r6
 8011178:	461e      	mov	r6, r3
 801117a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801117e:	2a39      	cmp	r2, #57	@ 0x39
 8011180:	d106      	bne.n	8011190 <_dtoa_r+0x6d8>
 8011182:	459a      	cmp	sl, r3
 8011184:	d1f8      	bne.n	8011178 <_dtoa_r+0x6c0>
 8011186:	2230      	movs	r2, #48	@ 0x30
 8011188:	f108 0801 	add.w	r8, r8, #1
 801118c:	f88a 2000 	strb.w	r2, [sl]
 8011190:	781a      	ldrb	r2, [r3, #0]
 8011192:	3201      	adds	r2, #1
 8011194:	701a      	strb	r2, [r3, #0]
 8011196:	e7a0      	b.n	80110da <_dtoa_r+0x622>
 8011198:	4b6f      	ldr	r3, [pc, #444]	@ (8011358 <_dtoa_r+0x8a0>)
 801119a:	2200      	movs	r2, #0
 801119c:	f7ef fa34 	bl	8000608 <__aeabi_dmul>
 80111a0:	2200      	movs	r2, #0
 80111a2:	2300      	movs	r3, #0
 80111a4:	4604      	mov	r4, r0
 80111a6:	460d      	mov	r5, r1
 80111a8:	f7ef fc96 	bl	8000ad8 <__aeabi_dcmpeq>
 80111ac:	2800      	cmp	r0, #0
 80111ae:	d09f      	beq.n	80110f0 <_dtoa_r+0x638>
 80111b0:	e7d1      	b.n	8011156 <_dtoa_r+0x69e>
 80111b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80111b4:	2a00      	cmp	r2, #0
 80111b6:	f000 80ea 	beq.w	801138e <_dtoa_r+0x8d6>
 80111ba:	9a07      	ldr	r2, [sp, #28]
 80111bc:	2a01      	cmp	r2, #1
 80111be:	f300 80cd 	bgt.w	801135c <_dtoa_r+0x8a4>
 80111c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80111c4:	2a00      	cmp	r2, #0
 80111c6:	f000 80c1 	beq.w	801134c <_dtoa_r+0x894>
 80111ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80111ce:	9c08      	ldr	r4, [sp, #32]
 80111d0:	9e00      	ldr	r6, [sp, #0]
 80111d2:	9a00      	ldr	r2, [sp, #0]
 80111d4:	441a      	add	r2, r3
 80111d6:	9200      	str	r2, [sp, #0]
 80111d8:	9a06      	ldr	r2, [sp, #24]
 80111da:	2101      	movs	r1, #1
 80111dc:	441a      	add	r2, r3
 80111de:	4648      	mov	r0, r9
 80111e0:	9206      	str	r2, [sp, #24]
 80111e2:	f001 fa51 	bl	8012688 <__i2b>
 80111e6:	4605      	mov	r5, r0
 80111e8:	b166      	cbz	r6, 8011204 <_dtoa_r+0x74c>
 80111ea:	9b06      	ldr	r3, [sp, #24]
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	dd09      	ble.n	8011204 <_dtoa_r+0x74c>
 80111f0:	42b3      	cmp	r3, r6
 80111f2:	9a00      	ldr	r2, [sp, #0]
 80111f4:	bfa8      	it	ge
 80111f6:	4633      	movge	r3, r6
 80111f8:	1ad2      	subs	r2, r2, r3
 80111fa:	9200      	str	r2, [sp, #0]
 80111fc:	9a06      	ldr	r2, [sp, #24]
 80111fe:	1af6      	subs	r6, r6, r3
 8011200:	1ad3      	subs	r3, r2, r3
 8011202:	9306      	str	r3, [sp, #24]
 8011204:	9b08      	ldr	r3, [sp, #32]
 8011206:	b30b      	cbz	r3, 801124c <_dtoa_r+0x794>
 8011208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801120a:	2b00      	cmp	r3, #0
 801120c:	f000 80c6 	beq.w	801139c <_dtoa_r+0x8e4>
 8011210:	2c00      	cmp	r4, #0
 8011212:	f000 80c0 	beq.w	8011396 <_dtoa_r+0x8de>
 8011216:	4629      	mov	r1, r5
 8011218:	4622      	mov	r2, r4
 801121a:	4648      	mov	r0, r9
 801121c:	f001 faec 	bl	80127f8 <__pow5mult>
 8011220:	9a02      	ldr	r2, [sp, #8]
 8011222:	4601      	mov	r1, r0
 8011224:	4605      	mov	r5, r0
 8011226:	4648      	mov	r0, r9
 8011228:	f001 fa44 	bl	80126b4 <__multiply>
 801122c:	9902      	ldr	r1, [sp, #8]
 801122e:	4680      	mov	r8, r0
 8011230:	4648      	mov	r0, r9
 8011232:	f001 f92b 	bl	801248c <_Bfree>
 8011236:	9b08      	ldr	r3, [sp, #32]
 8011238:	1b1b      	subs	r3, r3, r4
 801123a:	9308      	str	r3, [sp, #32]
 801123c:	f000 80b1 	beq.w	80113a2 <_dtoa_r+0x8ea>
 8011240:	9a08      	ldr	r2, [sp, #32]
 8011242:	4641      	mov	r1, r8
 8011244:	4648      	mov	r0, r9
 8011246:	f001 fad7 	bl	80127f8 <__pow5mult>
 801124a:	9002      	str	r0, [sp, #8]
 801124c:	2101      	movs	r1, #1
 801124e:	4648      	mov	r0, r9
 8011250:	f001 fa1a 	bl	8012688 <__i2b>
 8011254:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011256:	4604      	mov	r4, r0
 8011258:	2b00      	cmp	r3, #0
 801125a:	f000 81d8 	beq.w	801160e <_dtoa_r+0xb56>
 801125e:	461a      	mov	r2, r3
 8011260:	4601      	mov	r1, r0
 8011262:	4648      	mov	r0, r9
 8011264:	f001 fac8 	bl	80127f8 <__pow5mult>
 8011268:	9b07      	ldr	r3, [sp, #28]
 801126a:	2b01      	cmp	r3, #1
 801126c:	4604      	mov	r4, r0
 801126e:	f300 809f 	bgt.w	80113b0 <_dtoa_r+0x8f8>
 8011272:	9b04      	ldr	r3, [sp, #16]
 8011274:	2b00      	cmp	r3, #0
 8011276:	f040 8097 	bne.w	80113a8 <_dtoa_r+0x8f0>
 801127a:	9b05      	ldr	r3, [sp, #20]
 801127c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011280:	2b00      	cmp	r3, #0
 8011282:	f040 8093 	bne.w	80113ac <_dtoa_r+0x8f4>
 8011286:	9b05      	ldr	r3, [sp, #20]
 8011288:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801128c:	0d1b      	lsrs	r3, r3, #20
 801128e:	051b      	lsls	r3, r3, #20
 8011290:	b133      	cbz	r3, 80112a0 <_dtoa_r+0x7e8>
 8011292:	9b00      	ldr	r3, [sp, #0]
 8011294:	3301      	adds	r3, #1
 8011296:	9300      	str	r3, [sp, #0]
 8011298:	9b06      	ldr	r3, [sp, #24]
 801129a:	3301      	adds	r3, #1
 801129c:	9306      	str	r3, [sp, #24]
 801129e:	2301      	movs	r3, #1
 80112a0:	9308      	str	r3, [sp, #32]
 80112a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	f000 81b8 	beq.w	801161a <_dtoa_r+0xb62>
 80112aa:	6923      	ldr	r3, [r4, #16]
 80112ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80112b0:	6918      	ldr	r0, [r3, #16]
 80112b2:	f001 f99d 	bl	80125f0 <__hi0bits>
 80112b6:	f1c0 0020 	rsb	r0, r0, #32
 80112ba:	9b06      	ldr	r3, [sp, #24]
 80112bc:	4418      	add	r0, r3
 80112be:	f010 001f 	ands.w	r0, r0, #31
 80112c2:	f000 8082 	beq.w	80113ca <_dtoa_r+0x912>
 80112c6:	f1c0 0320 	rsb	r3, r0, #32
 80112ca:	2b04      	cmp	r3, #4
 80112cc:	dd73      	ble.n	80113b6 <_dtoa_r+0x8fe>
 80112ce:	9b00      	ldr	r3, [sp, #0]
 80112d0:	f1c0 001c 	rsb	r0, r0, #28
 80112d4:	4403      	add	r3, r0
 80112d6:	9300      	str	r3, [sp, #0]
 80112d8:	9b06      	ldr	r3, [sp, #24]
 80112da:	4403      	add	r3, r0
 80112dc:	4406      	add	r6, r0
 80112de:	9306      	str	r3, [sp, #24]
 80112e0:	9b00      	ldr	r3, [sp, #0]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	dd05      	ble.n	80112f2 <_dtoa_r+0x83a>
 80112e6:	9902      	ldr	r1, [sp, #8]
 80112e8:	461a      	mov	r2, r3
 80112ea:	4648      	mov	r0, r9
 80112ec:	f001 fade 	bl	80128ac <__lshift>
 80112f0:	9002      	str	r0, [sp, #8]
 80112f2:	9b06      	ldr	r3, [sp, #24]
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	dd05      	ble.n	8011304 <_dtoa_r+0x84c>
 80112f8:	4621      	mov	r1, r4
 80112fa:	461a      	mov	r2, r3
 80112fc:	4648      	mov	r0, r9
 80112fe:	f001 fad5 	bl	80128ac <__lshift>
 8011302:	4604      	mov	r4, r0
 8011304:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011306:	2b00      	cmp	r3, #0
 8011308:	d061      	beq.n	80113ce <_dtoa_r+0x916>
 801130a:	9802      	ldr	r0, [sp, #8]
 801130c:	4621      	mov	r1, r4
 801130e:	f001 fb39 	bl	8012984 <__mcmp>
 8011312:	2800      	cmp	r0, #0
 8011314:	da5b      	bge.n	80113ce <_dtoa_r+0x916>
 8011316:	2300      	movs	r3, #0
 8011318:	9902      	ldr	r1, [sp, #8]
 801131a:	220a      	movs	r2, #10
 801131c:	4648      	mov	r0, r9
 801131e:	f001 f8d7 	bl	80124d0 <__multadd>
 8011322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011324:	9002      	str	r0, [sp, #8]
 8011326:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 801132a:	2b00      	cmp	r3, #0
 801132c:	f000 8177 	beq.w	801161e <_dtoa_r+0xb66>
 8011330:	4629      	mov	r1, r5
 8011332:	2300      	movs	r3, #0
 8011334:	220a      	movs	r2, #10
 8011336:	4648      	mov	r0, r9
 8011338:	f001 f8ca 	bl	80124d0 <__multadd>
 801133c:	f1bb 0f00 	cmp.w	fp, #0
 8011340:	4605      	mov	r5, r0
 8011342:	dc6f      	bgt.n	8011424 <_dtoa_r+0x96c>
 8011344:	9b07      	ldr	r3, [sp, #28]
 8011346:	2b02      	cmp	r3, #2
 8011348:	dc49      	bgt.n	80113de <_dtoa_r+0x926>
 801134a:	e06b      	b.n	8011424 <_dtoa_r+0x96c>
 801134c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801134e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011352:	e73c      	b.n	80111ce <_dtoa_r+0x716>
 8011354:	3fe00000 	.word	0x3fe00000
 8011358:	40240000 	.word	0x40240000
 801135c:	9b03      	ldr	r3, [sp, #12]
 801135e:	1e5c      	subs	r4, r3, #1
 8011360:	9b08      	ldr	r3, [sp, #32]
 8011362:	42a3      	cmp	r3, r4
 8011364:	db09      	blt.n	801137a <_dtoa_r+0x8c2>
 8011366:	1b1c      	subs	r4, r3, r4
 8011368:	9b03      	ldr	r3, [sp, #12]
 801136a:	2b00      	cmp	r3, #0
 801136c:	f6bf af30 	bge.w	80111d0 <_dtoa_r+0x718>
 8011370:	9b00      	ldr	r3, [sp, #0]
 8011372:	9a03      	ldr	r2, [sp, #12]
 8011374:	1a9e      	subs	r6, r3, r2
 8011376:	2300      	movs	r3, #0
 8011378:	e72b      	b.n	80111d2 <_dtoa_r+0x71a>
 801137a:	9b08      	ldr	r3, [sp, #32]
 801137c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801137e:	9408      	str	r4, [sp, #32]
 8011380:	1ae3      	subs	r3, r4, r3
 8011382:	441a      	add	r2, r3
 8011384:	9e00      	ldr	r6, [sp, #0]
 8011386:	9b03      	ldr	r3, [sp, #12]
 8011388:	920d      	str	r2, [sp, #52]	@ 0x34
 801138a:	2400      	movs	r4, #0
 801138c:	e721      	b.n	80111d2 <_dtoa_r+0x71a>
 801138e:	9c08      	ldr	r4, [sp, #32]
 8011390:	9e00      	ldr	r6, [sp, #0]
 8011392:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011394:	e728      	b.n	80111e8 <_dtoa_r+0x730>
 8011396:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801139a:	e751      	b.n	8011240 <_dtoa_r+0x788>
 801139c:	9a08      	ldr	r2, [sp, #32]
 801139e:	9902      	ldr	r1, [sp, #8]
 80113a0:	e750      	b.n	8011244 <_dtoa_r+0x78c>
 80113a2:	f8cd 8008 	str.w	r8, [sp, #8]
 80113a6:	e751      	b.n	801124c <_dtoa_r+0x794>
 80113a8:	2300      	movs	r3, #0
 80113aa:	e779      	b.n	80112a0 <_dtoa_r+0x7e8>
 80113ac:	9b04      	ldr	r3, [sp, #16]
 80113ae:	e777      	b.n	80112a0 <_dtoa_r+0x7e8>
 80113b0:	2300      	movs	r3, #0
 80113b2:	9308      	str	r3, [sp, #32]
 80113b4:	e779      	b.n	80112aa <_dtoa_r+0x7f2>
 80113b6:	d093      	beq.n	80112e0 <_dtoa_r+0x828>
 80113b8:	9a00      	ldr	r2, [sp, #0]
 80113ba:	331c      	adds	r3, #28
 80113bc:	441a      	add	r2, r3
 80113be:	9200      	str	r2, [sp, #0]
 80113c0:	9a06      	ldr	r2, [sp, #24]
 80113c2:	441a      	add	r2, r3
 80113c4:	441e      	add	r6, r3
 80113c6:	9206      	str	r2, [sp, #24]
 80113c8:	e78a      	b.n	80112e0 <_dtoa_r+0x828>
 80113ca:	4603      	mov	r3, r0
 80113cc:	e7f4      	b.n	80113b8 <_dtoa_r+0x900>
 80113ce:	9b03      	ldr	r3, [sp, #12]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	46b8      	mov	r8, r7
 80113d4:	dc20      	bgt.n	8011418 <_dtoa_r+0x960>
 80113d6:	469b      	mov	fp, r3
 80113d8:	9b07      	ldr	r3, [sp, #28]
 80113da:	2b02      	cmp	r3, #2
 80113dc:	dd1e      	ble.n	801141c <_dtoa_r+0x964>
 80113de:	f1bb 0f00 	cmp.w	fp, #0
 80113e2:	f47f adb1 	bne.w	8010f48 <_dtoa_r+0x490>
 80113e6:	4621      	mov	r1, r4
 80113e8:	465b      	mov	r3, fp
 80113ea:	2205      	movs	r2, #5
 80113ec:	4648      	mov	r0, r9
 80113ee:	f001 f86f 	bl	80124d0 <__multadd>
 80113f2:	4601      	mov	r1, r0
 80113f4:	4604      	mov	r4, r0
 80113f6:	9802      	ldr	r0, [sp, #8]
 80113f8:	f001 fac4 	bl	8012984 <__mcmp>
 80113fc:	2800      	cmp	r0, #0
 80113fe:	f77f ada3 	ble.w	8010f48 <_dtoa_r+0x490>
 8011402:	4656      	mov	r6, sl
 8011404:	2331      	movs	r3, #49	@ 0x31
 8011406:	f806 3b01 	strb.w	r3, [r6], #1
 801140a:	f108 0801 	add.w	r8, r8, #1
 801140e:	e59f      	b.n	8010f50 <_dtoa_r+0x498>
 8011410:	9c03      	ldr	r4, [sp, #12]
 8011412:	46b8      	mov	r8, r7
 8011414:	4625      	mov	r5, r4
 8011416:	e7f4      	b.n	8011402 <_dtoa_r+0x94a>
 8011418:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801141c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801141e:	2b00      	cmp	r3, #0
 8011420:	f000 8101 	beq.w	8011626 <_dtoa_r+0xb6e>
 8011424:	2e00      	cmp	r6, #0
 8011426:	dd05      	ble.n	8011434 <_dtoa_r+0x97c>
 8011428:	4629      	mov	r1, r5
 801142a:	4632      	mov	r2, r6
 801142c:	4648      	mov	r0, r9
 801142e:	f001 fa3d 	bl	80128ac <__lshift>
 8011432:	4605      	mov	r5, r0
 8011434:	9b08      	ldr	r3, [sp, #32]
 8011436:	2b00      	cmp	r3, #0
 8011438:	d05c      	beq.n	80114f4 <_dtoa_r+0xa3c>
 801143a:	6869      	ldr	r1, [r5, #4]
 801143c:	4648      	mov	r0, r9
 801143e:	f000 ffe5 	bl	801240c <_Balloc>
 8011442:	4606      	mov	r6, r0
 8011444:	b928      	cbnz	r0, 8011452 <_dtoa_r+0x99a>
 8011446:	4b82      	ldr	r3, [pc, #520]	@ (8011650 <_dtoa_r+0xb98>)
 8011448:	4602      	mov	r2, r0
 801144a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801144e:	f7ff bb4a 	b.w	8010ae6 <_dtoa_r+0x2e>
 8011452:	692a      	ldr	r2, [r5, #16]
 8011454:	3202      	adds	r2, #2
 8011456:	0092      	lsls	r2, r2, #2
 8011458:	f105 010c 	add.w	r1, r5, #12
 801145c:	300c      	adds	r0, #12
 801145e:	f7ff fa83 	bl	8010968 <memcpy>
 8011462:	2201      	movs	r2, #1
 8011464:	4631      	mov	r1, r6
 8011466:	4648      	mov	r0, r9
 8011468:	f001 fa20 	bl	80128ac <__lshift>
 801146c:	f10a 0301 	add.w	r3, sl, #1
 8011470:	9300      	str	r3, [sp, #0]
 8011472:	eb0a 030b 	add.w	r3, sl, fp
 8011476:	9308      	str	r3, [sp, #32]
 8011478:	9b04      	ldr	r3, [sp, #16]
 801147a:	f003 0301 	and.w	r3, r3, #1
 801147e:	462f      	mov	r7, r5
 8011480:	9306      	str	r3, [sp, #24]
 8011482:	4605      	mov	r5, r0
 8011484:	9b00      	ldr	r3, [sp, #0]
 8011486:	9802      	ldr	r0, [sp, #8]
 8011488:	4621      	mov	r1, r4
 801148a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 801148e:	f7ff fa89 	bl	80109a4 <quorem>
 8011492:	4603      	mov	r3, r0
 8011494:	3330      	adds	r3, #48	@ 0x30
 8011496:	9003      	str	r0, [sp, #12]
 8011498:	4639      	mov	r1, r7
 801149a:	9802      	ldr	r0, [sp, #8]
 801149c:	9309      	str	r3, [sp, #36]	@ 0x24
 801149e:	f001 fa71 	bl	8012984 <__mcmp>
 80114a2:	462a      	mov	r2, r5
 80114a4:	9004      	str	r0, [sp, #16]
 80114a6:	4621      	mov	r1, r4
 80114a8:	4648      	mov	r0, r9
 80114aa:	f001 fa87 	bl	80129bc <__mdiff>
 80114ae:	68c2      	ldr	r2, [r0, #12]
 80114b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114b2:	4606      	mov	r6, r0
 80114b4:	bb02      	cbnz	r2, 80114f8 <_dtoa_r+0xa40>
 80114b6:	4601      	mov	r1, r0
 80114b8:	9802      	ldr	r0, [sp, #8]
 80114ba:	f001 fa63 	bl	8012984 <__mcmp>
 80114be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114c0:	4602      	mov	r2, r0
 80114c2:	4631      	mov	r1, r6
 80114c4:	4648      	mov	r0, r9
 80114c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80114c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80114ca:	f000 ffdf 	bl	801248c <_Bfree>
 80114ce:	9b07      	ldr	r3, [sp, #28]
 80114d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80114d2:	9e00      	ldr	r6, [sp, #0]
 80114d4:	ea42 0103 	orr.w	r1, r2, r3
 80114d8:	9b06      	ldr	r3, [sp, #24]
 80114da:	4319      	orrs	r1, r3
 80114dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114de:	d10d      	bne.n	80114fc <_dtoa_r+0xa44>
 80114e0:	2b39      	cmp	r3, #57	@ 0x39
 80114e2:	d027      	beq.n	8011534 <_dtoa_r+0xa7c>
 80114e4:	9a04      	ldr	r2, [sp, #16]
 80114e6:	2a00      	cmp	r2, #0
 80114e8:	dd01      	ble.n	80114ee <_dtoa_r+0xa36>
 80114ea:	9b03      	ldr	r3, [sp, #12]
 80114ec:	3331      	adds	r3, #49	@ 0x31
 80114ee:	f88b 3000 	strb.w	r3, [fp]
 80114f2:	e52e      	b.n	8010f52 <_dtoa_r+0x49a>
 80114f4:	4628      	mov	r0, r5
 80114f6:	e7b9      	b.n	801146c <_dtoa_r+0x9b4>
 80114f8:	2201      	movs	r2, #1
 80114fa:	e7e2      	b.n	80114c2 <_dtoa_r+0xa0a>
 80114fc:	9904      	ldr	r1, [sp, #16]
 80114fe:	2900      	cmp	r1, #0
 8011500:	db04      	blt.n	801150c <_dtoa_r+0xa54>
 8011502:	9807      	ldr	r0, [sp, #28]
 8011504:	4301      	orrs	r1, r0
 8011506:	9806      	ldr	r0, [sp, #24]
 8011508:	4301      	orrs	r1, r0
 801150a:	d120      	bne.n	801154e <_dtoa_r+0xa96>
 801150c:	2a00      	cmp	r2, #0
 801150e:	ddee      	ble.n	80114ee <_dtoa_r+0xa36>
 8011510:	9902      	ldr	r1, [sp, #8]
 8011512:	9300      	str	r3, [sp, #0]
 8011514:	2201      	movs	r2, #1
 8011516:	4648      	mov	r0, r9
 8011518:	f001 f9c8 	bl	80128ac <__lshift>
 801151c:	4621      	mov	r1, r4
 801151e:	9002      	str	r0, [sp, #8]
 8011520:	f001 fa30 	bl	8012984 <__mcmp>
 8011524:	2800      	cmp	r0, #0
 8011526:	9b00      	ldr	r3, [sp, #0]
 8011528:	dc02      	bgt.n	8011530 <_dtoa_r+0xa78>
 801152a:	d1e0      	bne.n	80114ee <_dtoa_r+0xa36>
 801152c:	07da      	lsls	r2, r3, #31
 801152e:	d5de      	bpl.n	80114ee <_dtoa_r+0xa36>
 8011530:	2b39      	cmp	r3, #57	@ 0x39
 8011532:	d1da      	bne.n	80114ea <_dtoa_r+0xa32>
 8011534:	2339      	movs	r3, #57	@ 0x39
 8011536:	f88b 3000 	strb.w	r3, [fp]
 801153a:	4633      	mov	r3, r6
 801153c:	461e      	mov	r6, r3
 801153e:	3b01      	subs	r3, #1
 8011540:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011544:	2a39      	cmp	r2, #57	@ 0x39
 8011546:	d04e      	beq.n	80115e6 <_dtoa_r+0xb2e>
 8011548:	3201      	adds	r2, #1
 801154a:	701a      	strb	r2, [r3, #0]
 801154c:	e501      	b.n	8010f52 <_dtoa_r+0x49a>
 801154e:	2a00      	cmp	r2, #0
 8011550:	dd03      	ble.n	801155a <_dtoa_r+0xaa2>
 8011552:	2b39      	cmp	r3, #57	@ 0x39
 8011554:	d0ee      	beq.n	8011534 <_dtoa_r+0xa7c>
 8011556:	3301      	adds	r3, #1
 8011558:	e7c9      	b.n	80114ee <_dtoa_r+0xa36>
 801155a:	9a00      	ldr	r2, [sp, #0]
 801155c:	9908      	ldr	r1, [sp, #32]
 801155e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011562:	428a      	cmp	r2, r1
 8011564:	d028      	beq.n	80115b8 <_dtoa_r+0xb00>
 8011566:	9902      	ldr	r1, [sp, #8]
 8011568:	2300      	movs	r3, #0
 801156a:	220a      	movs	r2, #10
 801156c:	4648      	mov	r0, r9
 801156e:	f000 ffaf 	bl	80124d0 <__multadd>
 8011572:	42af      	cmp	r7, r5
 8011574:	9002      	str	r0, [sp, #8]
 8011576:	f04f 0300 	mov.w	r3, #0
 801157a:	f04f 020a 	mov.w	r2, #10
 801157e:	4639      	mov	r1, r7
 8011580:	4648      	mov	r0, r9
 8011582:	d107      	bne.n	8011594 <_dtoa_r+0xadc>
 8011584:	f000 ffa4 	bl	80124d0 <__multadd>
 8011588:	4607      	mov	r7, r0
 801158a:	4605      	mov	r5, r0
 801158c:	9b00      	ldr	r3, [sp, #0]
 801158e:	3301      	adds	r3, #1
 8011590:	9300      	str	r3, [sp, #0]
 8011592:	e777      	b.n	8011484 <_dtoa_r+0x9cc>
 8011594:	f000 ff9c 	bl	80124d0 <__multadd>
 8011598:	4629      	mov	r1, r5
 801159a:	4607      	mov	r7, r0
 801159c:	2300      	movs	r3, #0
 801159e:	220a      	movs	r2, #10
 80115a0:	4648      	mov	r0, r9
 80115a2:	f000 ff95 	bl	80124d0 <__multadd>
 80115a6:	4605      	mov	r5, r0
 80115a8:	e7f0      	b.n	801158c <_dtoa_r+0xad4>
 80115aa:	f1bb 0f00 	cmp.w	fp, #0
 80115ae:	bfcc      	ite	gt
 80115b0:	465e      	movgt	r6, fp
 80115b2:	2601      	movle	r6, #1
 80115b4:	4456      	add	r6, sl
 80115b6:	2700      	movs	r7, #0
 80115b8:	9902      	ldr	r1, [sp, #8]
 80115ba:	9300      	str	r3, [sp, #0]
 80115bc:	2201      	movs	r2, #1
 80115be:	4648      	mov	r0, r9
 80115c0:	f001 f974 	bl	80128ac <__lshift>
 80115c4:	4621      	mov	r1, r4
 80115c6:	9002      	str	r0, [sp, #8]
 80115c8:	f001 f9dc 	bl	8012984 <__mcmp>
 80115cc:	2800      	cmp	r0, #0
 80115ce:	dcb4      	bgt.n	801153a <_dtoa_r+0xa82>
 80115d0:	d102      	bne.n	80115d8 <_dtoa_r+0xb20>
 80115d2:	9b00      	ldr	r3, [sp, #0]
 80115d4:	07db      	lsls	r3, r3, #31
 80115d6:	d4b0      	bmi.n	801153a <_dtoa_r+0xa82>
 80115d8:	4633      	mov	r3, r6
 80115da:	461e      	mov	r6, r3
 80115dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80115e0:	2a30      	cmp	r2, #48	@ 0x30
 80115e2:	d0fa      	beq.n	80115da <_dtoa_r+0xb22>
 80115e4:	e4b5      	b.n	8010f52 <_dtoa_r+0x49a>
 80115e6:	459a      	cmp	sl, r3
 80115e8:	d1a8      	bne.n	801153c <_dtoa_r+0xa84>
 80115ea:	2331      	movs	r3, #49	@ 0x31
 80115ec:	f108 0801 	add.w	r8, r8, #1
 80115f0:	f88a 3000 	strb.w	r3, [sl]
 80115f4:	e4ad      	b.n	8010f52 <_dtoa_r+0x49a>
 80115f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80115f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011654 <_dtoa_r+0xb9c>
 80115fc:	b11b      	cbz	r3, 8011606 <_dtoa_r+0xb4e>
 80115fe:	f10a 0308 	add.w	r3, sl, #8
 8011602:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011604:	6013      	str	r3, [r2, #0]
 8011606:	4650      	mov	r0, sl
 8011608:	b017      	add	sp, #92	@ 0x5c
 801160a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801160e:	9b07      	ldr	r3, [sp, #28]
 8011610:	2b01      	cmp	r3, #1
 8011612:	f77f ae2e 	ble.w	8011272 <_dtoa_r+0x7ba>
 8011616:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011618:	9308      	str	r3, [sp, #32]
 801161a:	2001      	movs	r0, #1
 801161c:	e64d      	b.n	80112ba <_dtoa_r+0x802>
 801161e:	f1bb 0f00 	cmp.w	fp, #0
 8011622:	f77f aed9 	ble.w	80113d8 <_dtoa_r+0x920>
 8011626:	4656      	mov	r6, sl
 8011628:	9802      	ldr	r0, [sp, #8]
 801162a:	4621      	mov	r1, r4
 801162c:	f7ff f9ba 	bl	80109a4 <quorem>
 8011630:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011634:	f806 3b01 	strb.w	r3, [r6], #1
 8011638:	eba6 020a 	sub.w	r2, r6, sl
 801163c:	4593      	cmp	fp, r2
 801163e:	ddb4      	ble.n	80115aa <_dtoa_r+0xaf2>
 8011640:	9902      	ldr	r1, [sp, #8]
 8011642:	2300      	movs	r3, #0
 8011644:	220a      	movs	r2, #10
 8011646:	4648      	mov	r0, r9
 8011648:	f000 ff42 	bl	80124d0 <__multadd>
 801164c:	9002      	str	r0, [sp, #8]
 801164e:	e7eb      	b.n	8011628 <_dtoa_r+0xb70>
 8011650:	0801453f 	.word	0x0801453f
 8011654:	080144c3 	.word	0x080144c3

08011658 <_free_r>:
 8011658:	b538      	push	{r3, r4, r5, lr}
 801165a:	4605      	mov	r5, r0
 801165c:	2900      	cmp	r1, #0
 801165e:	d041      	beq.n	80116e4 <_free_r+0x8c>
 8011660:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011664:	1f0c      	subs	r4, r1, #4
 8011666:	2b00      	cmp	r3, #0
 8011668:	bfb8      	it	lt
 801166a:	18e4      	addlt	r4, r4, r3
 801166c:	f7fe f93a 	bl	800f8e4 <__malloc_lock>
 8011670:	4a1d      	ldr	r2, [pc, #116]	@ (80116e8 <_free_r+0x90>)
 8011672:	6813      	ldr	r3, [r2, #0]
 8011674:	b933      	cbnz	r3, 8011684 <_free_r+0x2c>
 8011676:	6063      	str	r3, [r4, #4]
 8011678:	6014      	str	r4, [r2, #0]
 801167a:	4628      	mov	r0, r5
 801167c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011680:	f7fe b936 	b.w	800f8f0 <__malloc_unlock>
 8011684:	42a3      	cmp	r3, r4
 8011686:	d908      	bls.n	801169a <_free_r+0x42>
 8011688:	6820      	ldr	r0, [r4, #0]
 801168a:	1821      	adds	r1, r4, r0
 801168c:	428b      	cmp	r3, r1
 801168e:	bf01      	itttt	eq
 8011690:	6819      	ldreq	r1, [r3, #0]
 8011692:	685b      	ldreq	r3, [r3, #4]
 8011694:	1809      	addeq	r1, r1, r0
 8011696:	6021      	streq	r1, [r4, #0]
 8011698:	e7ed      	b.n	8011676 <_free_r+0x1e>
 801169a:	461a      	mov	r2, r3
 801169c:	685b      	ldr	r3, [r3, #4]
 801169e:	b10b      	cbz	r3, 80116a4 <_free_r+0x4c>
 80116a0:	42a3      	cmp	r3, r4
 80116a2:	d9fa      	bls.n	801169a <_free_r+0x42>
 80116a4:	6811      	ldr	r1, [r2, #0]
 80116a6:	1850      	adds	r0, r2, r1
 80116a8:	42a0      	cmp	r0, r4
 80116aa:	d10b      	bne.n	80116c4 <_free_r+0x6c>
 80116ac:	6820      	ldr	r0, [r4, #0]
 80116ae:	4401      	add	r1, r0
 80116b0:	1850      	adds	r0, r2, r1
 80116b2:	4283      	cmp	r3, r0
 80116b4:	6011      	str	r1, [r2, #0]
 80116b6:	d1e0      	bne.n	801167a <_free_r+0x22>
 80116b8:	6818      	ldr	r0, [r3, #0]
 80116ba:	685b      	ldr	r3, [r3, #4]
 80116bc:	6053      	str	r3, [r2, #4]
 80116be:	4408      	add	r0, r1
 80116c0:	6010      	str	r0, [r2, #0]
 80116c2:	e7da      	b.n	801167a <_free_r+0x22>
 80116c4:	d902      	bls.n	80116cc <_free_r+0x74>
 80116c6:	230c      	movs	r3, #12
 80116c8:	602b      	str	r3, [r5, #0]
 80116ca:	e7d6      	b.n	801167a <_free_r+0x22>
 80116cc:	6820      	ldr	r0, [r4, #0]
 80116ce:	1821      	adds	r1, r4, r0
 80116d0:	428b      	cmp	r3, r1
 80116d2:	bf04      	itt	eq
 80116d4:	6819      	ldreq	r1, [r3, #0]
 80116d6:	685b      	ldreq	r3, [r3, #4]
 80116d8:	6063      	str	r3, [r4, #4]
 80116da:	bf04      	itt	eq
 80116dc:	1809      	addeq	r1, r1, r0
 80116de:	6021      	streq	r1, [r4, #0]
 80116e0:	6054      	str	r4, [r2, #4]
 80116e2:	e7ca      	b.n	801167a <_free_r+0x22>
 80116e4:	bd38      	pop	{r3, r4, r5, pc}
 80116e6:	bf00      	nop
 80116e8:	200008ac 	.word	0x200008ac

080116ec <rshift>:
 80116ec:	6903      	ldr	r3, [r0, #16]
 80116ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80116f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80116f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80116fa:	f100 0414 	add.w	r4, r0, #20
 80116fe:	dd45      	ble.n	801178c <rshift+0xa0>
 8011700:	f011 011f 	ands.w	r1, r1, #31
 8011704:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011708:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801170c:	d10c      	bne.n	8011728 <rshift+0x3c>
 801170e:	f100 0710 	add.w	r7, r0, #16
 8011712:	4629      	mov	r1, r5
 8011714:	42b1      	cmp	r1, r6
 8011716:	d334      	bcc.n	8011782 <rshift+0x96>
 8011718:	1a9b      	subs	r3, r3, r2
 801171a:	009b      	lsls	r3, r3, #2
 801171c:	1eea      	subs	r2, r5, #3
 801171e:	4296      	cmp	r6, r2
 8011720:	bf38      	it	cc
 8011722:	2300      	movcc	r3, #0
 8011724:	4423      	add	r3, r4
 8011726:	e015      	b.n	8011754 <rshift+0x68>
 8011728:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801172c:	f1c1 0820 	rsb	r8, r1, #32
 8011730:	40cf      	lsrs	r7, r1
 8011732:	f105 0e04 	add.w	lr, r5, #4
 8011736:	46a1      	mov	r9, r4
 8011738:	4576      	cmp	r6, lr
 801173a:	46f4      	mov	ip, lr
 801173c:	d815      	bhi.n	801176a <rshift+0x7e>
 801173e:	1a9a      	subs	r2, r3, r2
 8011740:	0092      	lsls	r2, r2, #2
 8011742:	3a04      	subs	r2, #4
 8011744:	3501      	adds	r5, #1
 8011746:	42ae      	cmp	r6, r5
 8011748:	bf38      	it	cc
 801174a:	2200      	movcc	r2, #0
 801174c:	18a3      	adds	r3, r4, r2
 801174e:	50a7      	str	r7, [r4, r2]
 8011750:	b107      	cbz	r7, 8011754 <rshift+0x68>
 8011752:	3304      	adds	r3, #4
 8011754:	1b1a      	subs	r2, r3, r4
 8011756:	42a3      	cmp	r3, r4
 8011758:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801175c:	bf08      	it	eq
 801175e:	2300      	moveq	r3, #0
 8011760:	6102      	str	r2, [r0, #16]
 8011762:	bf08      	it	eq
 8011764:	6143      	streq	r3, [r0, #20]
 8011766:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801176a:	f8dc c000 	ldr.w	ip, [ip]
 801176e:	fa0c fc08 	lsl.w	ip, ip, r8
 8011772:	ea4c 0707 	orr.w	r7, ip, r7
 8011776:	f849 7b04 	str.w	r7, [r9], #4
 801177a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801177e:	40cf      	lsrs	r7, r1
 8011780:	e7da      	b.n	8011738 <rshift+0x4c>
 8011782:	f851 cb04 	ldr.w	ip, [r1], #4
 8011786:	f847 cf04 	str.w	ip, [r7, #4]!
 801178a:	e7c3      	b.n	8011714 <rshift+0x28>
 801178c:	4623      	mov	r3, r4
 801178e:	e7e1      	b.n	8011754 <rshift+0x68>

08011790 <__hexdig_fun>:
 8011790:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8011794:	2b09      	cmp	r3, #9
 8011796:	d802      	bhi.n	801179e <__hexdig_fun+0xe>
 8011798:	3820      	subs	r0, #32
 801179a:	b2c0      	uxtb	r0, r0
 801179c:	4770      	bx	lr
 801179e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80117a2:	2b05      	cmp	r3, #5
 80117a4:	d801      	bhi.n	80117aa <__hexdig_fun+0x1a>
 80117a6:	3847      	subs	r0, #71	@ 0x47
 80117a8:	e7f7      	b.n	801179a <__hexdig_fun+0xa>
 80117aa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80117ae:	2b05      	cmp	r3, #5
 80117b0:	d801      	bhi.n	80117b6 <__hexdig_fun+0x26>
 80117b2:	3827      	subs	r0, #39	@ 0x27
 80117b4:	e7f1      	b.n	801179a <__hexdig_fun+0xa>
 80117b6:	2000      	movs	r0, #0
 80117b8:	4770      	bx	lr
	...

080117bc <__gethex>:
 80117bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117c0:	b085      	sub	sp, #20
 80117c2:	468a      	mov	sl, r1
 80117c4:	9302      	str	r3, [sp, #8]
 80117c6:	680b      	ldr	r3, [r1, #0]
 80117c8:	9001      	str	r0, [sp, #4]
 80117ca:	4690      	mov	r8, r2
 80117cc:	1c9c      	adds	r4, r3, #2
 80117ce:	46a1      	mov	r9, r4
 80117d0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80117d4:	2830      	cmp	r0, #48	@ 0x30
 80117d6:	d0fa      	beq.n	80117ce <__gethex+0x12>
 80117d8:	eba9 0303 	sub.w	r3, r9, r3
 80117dc:	f1a3 0b02 	sub.w	fp, r3, #2
 80117e0:	f7ff ffd6 	bl	8011790 <__hexdig_fun>
 80117e4:	4605      	mov	r5, r0
 80117e6:	2800      	cmp	r0, #0
 80117e8:	d168      	bne.n	80118bc <__gethex+0x100>
 80117ea:	49a0      	ldr	r1, [pc, #640]	@ (8011a6c <__gethex+0x2b0>)
 80117ec:	2201      	movs	r2, #1
 80117ee:	4648      	mov	r0, r9
 80117f0:	f7ff f866 	bl	80108c0 <strncmp>
 80117f4:	4607      	mov	r7, r0
 80117f6:	2800      	cmp	r0, #0
 80117f8:	d167      	bne.n	80118ca <__gethex+0x10e>
 80117fa:	f899 0001 	ldrb.w	r0, [r9, #1]
 80117fe:	4626      	mov	r6, r4
 8011800:	f7ff ffc6 	bl	8011790 <__hexdig_fun>
 8011804:	2800      	cmp	r0, #0
 8011806:	d062      	beq.n	80118ce <__gethex+0x112>
 8011808:	4623      	mov	r3, r4
 801180a:	7818      	ldrb	r0, [r3, #0]
 801180c:	2830      	cmp	r0, #48	@ 0x30
 801180e:	4699      	mov	r9, r3
 8011810:	f103 0301 	add.w	r3, r3, #1
 8011814:	d0f9      	beq.n	801180a <__gethex+0x4e>
 8011816:	f7ff ffbb 	bl	8011790 <__hexdig_fun>
 801181a:	fab0 f580 	clz	r5, r0
 801181e:	096d      	lsrs	r5, r5, #5
 8011820:	f04f 0b01 	mov.w	fp, #1
 8011824:	464a      	mov	r2, r9
 8011826:	4616      	mov	r6, r2
 8011828:	3201      	adds	r2, #1
 801182a:	7830      	ldrb	r0, [r6, #0]
 801182c:	f7ff ffb0 	bl	8011790 <__hexdig_fun>
 8011830:	2800      	cmp	r0, #0
 8011832:	d1f8      	bne.n	8011826 <__gethex+0x6a>
 8011834:	498d      	ldr	r1, [pc, #564]	@ (8011a6c <__gethex+0x2b0>)
 8011836:	2201      	movs	r2, #1
 8011838:	4630      	mov	r0, r6
 801183a:	f7ff f841 	bl	80108c0 <strncmp>
 801183e:	2800      	cmp	r0, #0
 8011840:	d13f      	bne.n	80118c2 <__gethex+0x106>
 8011842:	b944      	cbnz	r4, 8011856 <__gethex+0x9a>
 8011844:	1c74      	adds	r4, r6, #1
 8011846:	4622      	mov	r2, r4
 8011848:	4616      	mov	r6, r2
 801184a:	3201      	adds	r2, #1
 801184c:	7830      	ldrb	r0, [r6, #0]
 801184e:	f7ff ff9f 	bl	8011790 <__hexdig_fun>
 8011852:	2800      	cmp	r0, #0
 8011854:	d1f8      	bne.n	8011848 <__gethex+0x8c>
 8011856:	1ba4      	subs	r4, r4, r6
 8011858:	00a7      	lsls	r7, r4, #2
 801185a:	7833      	ldrb	r3, [r6, #0]
 801185c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011860:	2b50      	cmp	r3, #80	@ 0x50
 8011862:	d13e      	bne.n	80118e2 <__gethex+0x126>
 8011864:	7873      	ldrb	r3, [r6, #1]
 8011866:	2b2b      	cmp	r3, #43	@ 0x2b
 8011868:	d033      	beq.n	80118d2 <__gethex+0x116>
 801186a:	2b2d      	cmp	r3, #45	@ 0x2d
 801186c:	d034      	beq.n	80118d8 <__gethex+0x11c>
 801186e:	1c71      	adds	r1, r6, #1
 8011870:	2400      	movs	r4, #0
 8011872:	7808      	ldrb	r0, [r1, #0]
 8011874:	f7ff ff8c 	bl	8011790 <__hexdig_fun>
 8011878:	1e43      	subs	r3, r0, #1
 801187a:	b2db      	uxtb	r3, r3
 801187c:	2b18      	cmp	r3, #24
 801187e:	d830      	bhi.n	80118e2 <__gethex+0x126>
 8011880:	f1a0 0210 	sub.w	r2, r0, #16
 8011884:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011888:	f7ff ff82 	bl	8011790 <__hexdig_fun>
 801188c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8011890:	fa5f fc8c 	uxtb.w	ip, ip
 8011894:	f1bc 0f18 	cmp.w	ip, #24
 8011898:	f04f 030a 	mov.w	r3, #10
 801189c:	d91e      	bls.n	80118dc <__gethex+0x120>
 801189e:	b104      	cbz	r4, 80118a2 <__gethex+0xe6>
 80118a0:	4252      	negs	r2, r2
 80118a2:	4417      	add	r7, r2
 80118a4:	f8ca 1000 	str.w	r1, [sl]
 80118a8:	b1ed      	cbz	r5, 80118e6 <__gethex+0x12a>
 80118aa:	f1bb 0f00 	cmp.w	fp, #0
 80118ae:	bf0c      	ite	eq
 80118b0:	2506      	moveq	r5, #6
 80118b2:	2500      	movne	r5, #0
 80118b4:	4628      	mov	r0, r5
 80118b6:	b005      	add	sp, #20
 80118b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118bc:	2500      	movs	r5, #0
 80118be:	462c      	mov	r4, r5
 80118c0:	e7b0      	b.n	8011824 <__gethex+0x68>
 80118c2:	2c00      	cmp	r4, #0
 80118c4:	d1c7      	bne.n	8011856 <__gethex+0x9a>
 80118c6:	4627      	mov	r7, r4
 80118c8:	e7c7      	b.n	801185a <__gethex+0x9e>
 80118ca:	464e      	mov	r6, r9
 80118cc:	462f      	mov	r7, r5
 80118ce:	2501      	movs	r5, #1
 80118d0:	e7c3      	b.n	801185a <__gethex+0x9e>
 80118d2:	2400      	movs	r4, #0
 80118d4:	1cb1      	adds	r1, r6, #2
 80118d6:	e7cc      	b.n	8011872 <__gethex+0xb6>
 80118d8:	2401      	movs	r4, #1
 80118da:	e7fb      	b.n	80118d4 <__gethex+0x118>
 80118dc:	fb03 0002 	mla	r0, r3, r2, r0
 80118e0:	e7ce      	b.n	8011880 <__gethex+0xc4>
 80118e2:	4631      	mov	r1, r6
 80118e4:	e7de      	b.n	80118a4 <__gethex+0xe8>
 80118e6:	eba6 0309 	sub.w	r3, r6, r9
 80118ea:	3b01      	subs	r3, #1
 80118ec:	4629      	mov	r1, r5
 80118ee:	2b07      	cmp	r3, #7
 80118f0:	dc0a      	bgt.n	8011908 <__gethex+0x14c>
 80118f2:	9801      	ldr	r0, [sp, #4]
 80118f4:	f000 fd8a 	bl	801240c <_Balloc>
 80118f8:	4604      	mov	r4, r0
 80118fa:	b940      	cbnz	r0, 801190e <__gethex+0x152>
 80118fc:	4b5c      	ldr	r3, [pc, #368]	@ (8011a70 <__gethex+0x2b4>)
 80118fe:	4602      	mov	r2, r0
 8011900:	21e4      	movs	r1, #228	@ 0xe4
 8011902:	485c      	ldr	r0, [pc, #368]	@ (8011a74 <__gethex+0x2b8>)
 8011904:	f001 fc24 	bl	8013150 <__assert_func>
 8011908:	3101      	adds	r1, #1
 801190a:	105b      	asrs	r3, r3, #1
 801190c:	e7ef      	b.n	80118ee <__gethex+0x132>
 801190e:	f100 0a14 	add.w	sl, r0, #20
 8011912:	2300      	movs	r3, #0
 8011914:	4655      	mov	r5, sl
 8011916:	469b      	mov	fp, r3
 8011918:	45b1      	cmp	r9, r6
 801191a:	d337      	bcc.n	801198c <__gethex+0x1d0>
 801191c:	f845 bb04 	str.w	fp, [r5], #4
 8011920:	eba5 050a 	sub.w	r5, r5, sl
 8011924:	10ad      	asrs	r5, r5, #2
 8011926:	6125      	str	r5, [r4, #16]
 8011928:	4658      	mov	r0, fp
 801192a:	f000 fe61 	bl	80125f0 <__hi0bits>
 801192e:	016d      	lsls	r5, r5, #5
 8011930:	f8d8 6000 	ldr.w	r6, [r8]
 8011934:	1a2d      	subs	r5, r5, r0
 8011936:	42b5      	cmp	r5, r6
 8011938:	dd54      	ble.n	80119e4 <__gethex+0x228>
 801193a:	1bad      	subs	r5, r5, r6
 801193c:	4629      	mov	r1, r5
 801193e:	4620      	mov	r0, r4
 8011940:	f001 f9ed 	bl	8012d1e <__any_on>
 8011944:	4681      	mov	r9, r0
 8011946:	b178      	cbz	r0, 8011968 <__gethex+0x1ac>
 8011948:	1e6b      	subs	r3, r5, #1
 801194a:	1159      	asrs	r1, r3, #5
 801194c:	f003 021f 	and.w	r2, r3, #31
 8011950:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011954:	f04f 0901 	mov.w	r9, #1
 8011958:	fa09 f202 	lsl.w	r2, r9, r2
 801195c:	420a      	tst	r2, r1
 801195e:	d003      	beq.n	8011968 <__gethex+0x1ac>
 8011960:	454b      	cmp	r3, r9
 8011962:	dc36      	bgt.n	80119d2 <__gethex+0x216>
 8011964:	f04f 0902 	mov.w	r9, #2
 8011968:	4629      	mov	r1, r5
 801196a:	4620      	mov	r0, r4
 801196c:	f7ff febe 	bl	80116ec <rshift>
 8011970:	442f      	add	r7, r5
 8011972:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011976:	42bb      	cmp	r3, r7
 8011978:	da42      	bge.n	8011a00 <__gethex+0x244>
 801197a:	9801      	ldr	r0, [sp, #4]
 801197c:	4621      	mov	r1, r4
 801197e:	f000 fd85 	bl	801248c <_Bfree>
 8011982:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011984:	2300      	movs	r3, #0
 8011986:	6013      	str	r3, [r2, #0]
 8011988:	25a3      	movs	r5, #163	@ 0xa3
 801198a:	e793      	b.n	80118b4 <__gethex+0xf8>
 801198c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011990:	2a2e      	cmp	r2, #46	@ 0x2e
 8011992:	d012      	beq.n	80119ba <__gethex+0x1fe>
 8011994:	2b20      	cmp	r3, #32
 8011996:	d104      	bne.n	80119a2 <__gethex+0x1e6>
 8011998:	f845 bb04 	str.w	fp, [r5], #4
 801199c:	f04f 0b00 	mov.w	fp, #0
 80119a0:	465b      	mov	r3, fp
 80119a2:	7830      	ldrb	r0, [r6, #0]
 80119a4:	9303      	str	r3, [sp, #12]
 80119a6:	f7ff fef3 	bl	8011790 <__hexdig_fun>
 80119aa:	9b03      	ldr	r3, [sp, #12]
 80119ac:	f000 000f 	and.w	r0, r0, #15
 80119b0:	4098      	lsls	r0, r3
 80119b2:	ea4b 0b00 	orr.w	fp, fp, r0
 80119b6:	3304      	adds	r3, #4
 80119b8:	e7ae      	b.n	8011918 <__gethex+0x15c>
 80119ba:	45b1      	cmp	r9, r6
 80119bc:	d8ea      	bhi.n	8011994 <__gethex+0x1d8>
 80119be:	492b      	ldr	r1, [pc, #172]	@ (8011a6c <__gethex+0x2b0>)
 80119c0:	9303      	str	r3, [sp, #12]
 80119c2:	2201      	movs	r2, #1
 80119c4:	4630      	mov	r0, r6
 80119c6:	f7fe ff7b 	bl	80108c0 <strncmp>
 80119ca:	9b03      	ldr	r3, [sp, #12]
 80119cc:	2800      	cmp	r0, #0
 80119ce:	d1e1      	bne.n	8011994 <__gethex+0x1d8>
 80119d0:	e7a2      	b.n	8011918 <__gethex+0x15c>
 80119d2:	1ea9      	subs	r1, r5, #2
 80119d4:	4620      	mov	r0, r4
 80119d6:	f001 f9a2 	bl	8012d1e <__any_on>
 80119da:	2800      	cmp	r0, #0
 80119dc:	d0c2      	beq.n	8011964 <__gethex+0x1a8>
 80119de:	f04f 0903 	mov.w	r9, #3
 80119e2:	e7c1      	b.n	8011968 <__gethex+0x1ac>
 80119e4:	da09      	bge.n	80119fa <__gethex+0x23e>
 80119e6:	1b75      	subs	r5, r6, r5
 80119e8:	4621      	mov	r1, r4
 80119ea:	9801      	ldr	r0, [sp, #4]
 80119ec:	462a      	mov	r2, r5
 80119ee:	f000 ff5d 	bl	80128ac <__lshift>
 80119f2:	1b7f      	subs	r7, r7, r5
 80119f4:	4604      	mov	r4, r0
 80119f6:	f100 0a14 	add.w	sl, r0, #20
 80119fa:	f04f 0900 	mov.w	r9, #0
 80119fe:	e7b8      	b.n	8011972 <__gethex+0x1b6>
 8011a00:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011a04:	42bd      	cmp	r5, r7
 8011a06:	dd6f      	ble.n	8011ae8 <__gethex+0x32c>
 8011a08:	1bed      	subs	r5, r5, r7
 8011a0a:	42ae      	cmp	r6, r5
 8011a0c:	dc34      	bgt.n	8011a78 <__gethex+0x2bc>
 8011a0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a12:	2b02      	cmp	r3, #2
 8011a14:	d022      	beq.n	8011a5c <__gethex+0x2a0>
 8011a16:	2b03      	cmp	r3, #3
 8011a18:	d024      	beq.n	8011a64 <__gethex+0x2a8>
 8011a1a:	2b01      	cmp	r3, #1
 8011a1c:	d115      	bne.n	8011a4a <__gethex+0x28e>
 8011a1e:	42ae      	cmp	r6, r5
 8011a20:	d113      	bne.n	8011a4a <__gethex+0x28e>
 8011a22:	2e01      	cmp	r6, #1
 8011a24:	d10b      	bne.n	8011a3e <__gethex+0x282>
 8011a26:	9a02      	ldr	r2, [sp, #8]
 8011a28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011a2c:	6013      	str	r3, [r2, #0]
 8011a2e:	2301      	movs	r3, #1
 8011a30:	6123      	str	r3, [r4, #16]
 8011a32:	f8ca 3000 	str.w	r3, [sl]
 8011a36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011a38:	2562      	movs	r5, #98	@ 0x62
 8011a3a:	601c      	str	r4, [r3, #0]
 8011a3c:	e73a      	b.n	80118b4 <__gethex+0xf8>
 8011a3e:	1e71      	subs	r1, r6, #1
 8011a40:	4620      	mov	r0, r4
 8011a42:	f001 f96c 	bl	8012d1e <__any_on>
 8011a46:	2800      	cmp	r0, #0
 8011a48:	d1ed      	bne.n	8011a26 <__gethex+0x26a>
 8011a4a:	9801      	ldr	r0, [sp, #4]
 8011a4c:	4621      	mov	r1, r4
 8011a4e:	f000 fd1d 	bl	801248c <_Bfree>
 8011a52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011a54:	2300      	movs	r3, #0
 8011a56:	6013      	str	r3, [r2, #0]
 8011a58:	2550      	movs	r5, #80	@ 0x50
 8011a5a:	e72b      	b.n	80118b4 <__gethex+0xf8>
 8011a5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d1f3      	bne.n	8011a4a <__gethex+0x28e>
 8011a62:	e7e0      	b.n	8011a26 <__gethex+0x26a>
 8011a64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d1dd      	bne.n	8011a26 <__gethex+0x26a>
 8011a6a:	e7ee      	b.n	8011a4a <__gethex+0x28e>
 8011a6c:	080144b9 	.word	0x080144b9
 8011a70:	0801453f 	.word	0x0801453f
 8011a74:	08014550 	.word	0x08014550
 8011a78:	1e6f      	subs	r7, r5, #1
 8011a7a:	f1b9 0f00 	cmp.w	r9, #0
 8011a7e:	d130      	bne.n	8011ae2 <__gethex+0x326>
 8011a80:	b127      	cbz	r7, 8011a8c <__gethex+0x2d0>
 8011a82:	4639      	mov	r1, r7
 8011a84:	4620      	mov	r0, r4
 8011a86:	f001 f94a 	bl	8012d1e <__any_on>
 8011a8a:	4681      	mov	r9, r0
 8011a8c:	117a      	asrs	r2, r7, #5
 8011a8e:	2301      	movs	r3, #1
 8011a90:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011a94:	f007 071f 	and.w	r7, r7, #31
 8011a98:	40bb      	lsls	r3, r7
 8011a9a:	4213      	tst	r3, r2
 8011a9c:	4629      	mov	r1, r5
 8011a9e:	4620      	mov	r0, r4
 8011aa0:	bf18      	it	ne
 8011aa2:	f049 0902 	orrne.w	r9, r9, #2
 8011aa6:	f7ff fe21 	bl	80116ec <rshift>
 8011aaa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011aae:	1b76      	subs	r6, r6, r5
 8011ab0:	2502      	movs	r5, #2
 8011ab2:	f1b9 0f00 	cmp.w	r9, #0
 8011ab6:	d047      	beq.n	8011b48 <__gethex+0x38c>
 8011ab8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011abc:	2b02      	cmp	r3, #2
 8011abe:	d015      	beq.n	8011aec <__gethex+0x330>
 8011ac0:	2b03      	cmp	r3, #3
 8011ac2:	d017      	beq.n	8011af4 <__gethex+0x338>
 8011ac4:	2b01      	cmp	r3, #1
 8011ac6:	d109      	bne.n	8011adc <__gethex+0x320>
 8011ac8:	f019 0f02 	tst.w	r9, #2
 8011acc:	d006      	beq.n	8011adc <__gethex+0x320>
 8011ace:	f8da 3000 	ldr.w	r3, [sl]
 8011ad2:	ea49 0903 	orr.w	r9, r9, r3
 8011ad6:	f019 0f01 	tst.w	r9, #1
 8011ada:	d10e      	bne.n	8011afa <__gethex+0x33e>
 8011adc:	f045 0510 	orr.w	r5, r5, #16
 8011ae0:	e032      	b.n	8011b48 <__gethex+0x38c>
 8011ae2:	f04f 0901 	mov.w	r9, #1
 8011ae6:	e7d1      	b.n	8011a8c <__gethex+0x2d0>
 8011ae8:	2501      	movs	r5, #1
 8011aea:	e7e2      	b.n	8011ab2 <__gethex+0x2f6>
 8011aec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011aee:	f1c3 0301 	rsb	r3, r3, #1
 8011af2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011af4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d0f0      	beq.n	8011adc <__gethex+0x320>
 8011afa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011afe:	f104 0314 	add.w	r3, r4, #20
 8011b02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011b06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011b0a:	f04f 0c00 	mov.w	ip, #0
 8011b0e:	4618      	mov	r0, r3
 8011b10:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b14:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8011b18:	d01b      	beq.n	8011b52 <__gethex+0x396>
 8011b1a:	3201      	adds	r2, #1
 8011b1c:	6002      	str	r2, [r0, #0]
 8011b1e:	2d02      	cmp	r5, #2
 8011b20:	f104 0314 	add.w	r3, r4, #20
 8011b24:	d13c      	bne.n	8011ba0 <__gethex+0x3e4>
 8011b26:	f8d8 2000 	ldr.w	r2, [r8]
 8011b2a:	3a01      	subs	r2, #1
 8011b2c:	42b2      	cmp	r2, r6
 8011b2e:	d109      	bne.n	8011b44 <__gethex+0x388>
 8011b30:	1171      	asrs	r1, r6, #5
 8011b32:	2201      	movs	r2, #1
 8011b34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011b38:	f006 061f 	and.w	r6, r6, #31
 8011b3c:	fa02 f606 	lsl.w	r6, r2, r6
 8011b40:	421e      	tst	r6, r3
 8011b42:	d13a      	bne.n	8011bba <__gethex+0x3fe>
 8011b44:	f045 0520 	orr.w	r5, r5, #32
 8011b48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011b4a:	601c      	str	r4, [r3, #0]
 8011b4c:	9b02      	ldr	r3, [sp, #8]
 8011b4e:	601f      	str	r7, [r3, #0]
 8011b50:	e6b0      	b.n	80118b4 <__gethex+0xf8>
 8011b52:	4299      	cmp	r1, r3
 8011b54:	f843 cc04 	str.w	ip, [r3, #-4]
 8011b58:	d8d9      	bhi.n	8011b0e <__gethex+0x352>
 8011b5a:	68a3      	ldr	r3, [r4, #8]
 8011b5c:	459b      	cmp	fp, r3
 8011b5e:	db17      	blt.n	8011b90 <__gethex+0x3d4>
 8011b60:	6861      	ldr	r1, [r4, #4]
 8011b62:	9801      	ldr	r0, [sp, #4]
 8011b64:	3101      	adds	r1, #1
 8011b66:	f000 fc51 	bl	801240c <_Balloc>
 8011b6a:	4681      	mov	r9, r0
 8011b6c:	b918      	cbnz	r0, 8011b76 <__gethex+0x3ba>
 8011b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8011bd8 <__gethex+0x41c>)
 8011b70:	4602      	mov	r2, r0
 8011b72:	2184      	movs	r1, #132	@ 0x84
 8011b74:	e6c5      	b.n	8011902 <__gethex+0x146>
 8011b76:	6922      	ldr	r2, [r4, #16]
 8011b78:	3202      	adds	r2, #2
 8011b7a:	f104 010c 	add.w	r1, r4, #12
 8011b7e:	0092      	lsls	r2, r2, #2
 8011b80:	300c      	adds	r0, #12
 8011b82:	f7fe fef1 	bl	8010968 <memcpy>
 8011b86:	4621      	mov	r1, r4
 8011b88:	9801      	ldr	r0, [sp, #4]
 8011b8a:	f000 fc7f 	bl	801248c <_Bfree>
 8011b8e:	464c      	mov	r4, r9
 8011b90:	6923      	ldr	r3, [r4, #16]
 8011b92:	1c5a      	adds	r2, r3, #1
 8011b94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011b98:	6122      	str	r2, [r4, #16]
 8011b9a:	2201      	movs	r2, #1
 8011b9c:	615a      	str	r2, [r3, #20]
 8011b9e:	e7be      	b.n	8011b1e <__gethex+0x362>
 8011ba0:	6922      	ldr	r2, [r4, #16]
 8011ba2:	455a      	cmp	r2, fp
 8011ba4:	dd0b      	ble.n	8011bbe <__gethex+0x402>
 8011ba6:	2101      	movs	r1, #1
 8011ba8:	4620      	mov	r0, r4
 8011baa:	f7ff fd9f 	bl	80116ec <rshift>
 8011bae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011bb2:	3701      	adds	r7, #1
 8011bb4:	42bb      	cmp	r3, r7
 8011bb6:	f6ff aee0 	blt.w	801197a <__gethex+0x1be>
 8011bba:	2501      	movs	r5, #1
 8011bbc:	e7c2      	b.n	8011b44 <__gethex+0x388>
 8011bbe:	f016 061f 	ands.w	r6, r6, #31
 8011bc2:	d0fa      	beq.n	8011bba <__gethex+0x3fe>
 8011bc4:	4453      	add	r3, sl
 8011bc6:	f1c6 0620 	rsb	r6, r6, #32
 8011bca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011bce:	f000 fd0f 	bl	80125f0 <__hi0bits>
 8011bd2:	42b0      	cmp	r0, r6
 8011bd4:	dbe7      	blt.n	8011ba6 <__gethex+0x3ea>
 8011bd6:	e7f0      	b.n	8011bba <__gethex+0x3fe>
 8011bd8:	0801453f 	.word	0x0801453f

08011bdc <L_shift>:
 8011bdc:	f1c2 0208 	rsb	r2, r2, #8
 8011be0:	0092      	lsls	r2, r2, #2
 8011be2:	b570      	push	{r4, r5, r6, lr}
 8011be4:	f1c2 0620 	rsb	r6, r2, #32
 8011be8:	6843      	ldr	r3, [r0, #4]
 8011bea:	6804      	ldr	r4, [r0, #0]
 8011bec:	fa03 f506 	lsl.w	r5, r3, r6
 8011bf0:	432c      	orrs	r4, r5
 8011bf2:	40d3      	lsrs	r3, r2
 8011bf4:	6004      	str	r4, [r0, #0]
 8011bf6:	f840 3f04 	str.w	r3, [r0, #4]!
 8011bfa:	4288      	cmp	r0, r1
 8011bfc:	d3f4      	bcc.n	8011be8 <L_shift+0xc>
 8011bfe:	bd70      	pop	{r4, r5, r6, pc}

08011c00 <__match>:
 8011c00:	b530      	push	{r4, r5, lr}
 8011c02:	6803      	ldr	r3, [r0, #0]
 8011c04:	3301      	adds	r3, #1
 8011c06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011c0a:	b914      	cbnz	r4, 8011c12 <__match+0x12>
 8011c0c:	6003      	str	r3, [r0, #0]
 8011c0e:	2001      	movs	r0, #1
 8011c10:	bd30      	pop	{r4, r5, pc}
 8011c12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c16:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011c1a:	2d19      	cmp	r5, #25
 8011c1c:	bf98      	it	ls
 8011c1e:	3220      	addls	r2, #32
 8011c20:	42a2      	cmp	r2, r4
 8011c22:	d0f0      	beq.n	8011c06 <__match+0x6>
 8011c24:	2000      	movs	r0, #0
 8011c26:	e7f3      	b.n	8011c10 <__match+0x10>

08011c28 <__hexnan>:
 8011c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c2c:	680b      	ldr	r3, [r1, #0]
 8011c2e:	6801      	ldr	r1, [r0, #0]
 8011c30:	115e      	asrs	r6, r3, #5
 8011c32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011c36:	f013 031f 	ands.w	r3, r3, #31
 8011c3a:	b087      	sub	sp, #28
 8011c3c:	bf18      	it	ne
 8011c3e:	3604      	addne	r6, #4
 8011c40:	2500      	movs	r5, #0
 8011c42:	1f37      	subs	r7, r6, #4
 8011c44:	4682      	mov	sl, r0
 8011c46:	4690      	mov	r8, r2
 8011c48:	9301      	str	r3, [sp, #4]
 8011c4a:	f846 5c04 	str.w	r5, [r6, #-4]
 8011c4e:	46b9      	mov	r9, r7
 8011c50:	463c      	mov	r4, r7
 8011c52:	9502      	str	r5, [sp, #8]
 8011c54:	46ab      	mov	fp, r5
 8011c56:	784a      	ldrb	r2, [r1, #1]
 8011c58:	1c4b      	adds	r3, r1, #1
 8011c5a:	9303      	str	r3, [sp, #12]
 8011c5c:	b342      	cbz	r2, 8011cb0 <__hexnan+0x88>
 8011c5e:	4610      	mov	r0, r2
 8011c60:	9105      	str	r1, [sp, #20]
 8011c62:	9204      	str	r2, [sp, #16]
 8011c64:	f7ff fd94 	bl	8011790 <__hexdig_fun>
 8011c68:	2800      	cmp	r0, #0
 8011c6a:	d151      	bne.n	8011d10 <__hexnan+0xe8>
 8011c6c:	9a04      	ldr	r2, [sp, #16]
 8011c6e:	9905      	ldr	r1, [sp, #20]
 8011c70:	2a20      	cmp	r2, #32
 8011c72:	d818      	bhi.n	8011ca6 <__hexnan+0x7e>
 8011c74:	9b02      	ldr	r3, [sp, #8]
 8011c76:	459b      	cmp	fp, r3
 8011c78:	dd13      	ble.n	8011ca2 <__hexnan+0x7a>
 8011c7a:	454c      	cmp	r4, r9
 8011c7c:	d206      	bcs.n	8011c8c <__hexnan+0x64>
 8011c7e:	2d07      	cmp	r5, #7
 8011c80:	dc04      	bgt.n	8011c8c <__hexnan+0x64>
 8011c82:	462a      	mov	r2, r5
 8011c84:	4649      	mov	r1, r9
 8011c86:	4620      	mov	r0, r4
 8011c88:	f7ff ffa8 	bl	8011bdc <L_shift>
 8011c8c:	4544      	cmp	r4, r8
 8011c8e:	d952      	bls.n	8011d36 <__hexnan+0x10e>
 8011c90:	2300      	movs	r3, #0
 8011c92:	f1a4 0904 	sub.w	r9, r4, #4
 8011c96:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c9a:	f8cd b008 	str.w	fp, [sp, #8]
 8011c9e:	464c      	mov	r4, r9
 8011ca0:	461d      	mov	r5, r3
 8011ca2:	9903      	ldr	r1, [sp, #12]
 8011ca4:	e7d7      	b.n	8011c56 <__hexnan+0x2e>
 8011ca6:	2a29      	cmp	r2, #41	@ 0x29
 8011ca8:	d157      	bne.n	8011d5a <__hexnan+0x132>
 8011caa:	3102      	adds	r1, #2
 8011cac:	f8ca 1000 	str.w	r1, [sl]
 8011cb0:	f1bb 0f00 	cmp.w	fp, #0
 8011cb4:	d051      	beq.n	8011d5a <__hexnan+0x132>
 8011cb6:	454c      	cmp	r4, r9
 8011cb8:	d206      	bcs.n	8011cc8 <__hexnan+0xa0>
 8011cba:	2d07      	cmp	r5, #7
 8011cbc:	dc04      	bgt.n	8011cc8 <__hexnan+0xa0>
 8011cbe:	462a      	mov	r2, r5
 8011cc0:	4649      	mov	r1, r9
 8011cc2:	4620      	mov	r0, r4
 8011cc4:	f7ff ff8a 	bl	8011bdc <L_shift>
 8011cc8:	4544      	cmp	r4, r8
 8011cca:	d936      	bls.n	8011d3a <__hexnan+0x112>
 8011ccc:	f1a8 0204 	sub.w	r2, r8, #4
 8011cd0:	4623      	mov	r3, r4
 8011cd2:	f853 1b04 	ldr.w	r1, [r3], #4
 8011cd6:	f842 1f04 	str.w	r1, [r2, #4]!
 8011cda:	429f      	cmp	r7, r3
 8011cdc:	d2f9      	bcs.n	8011cd2 <__hexnan+0xaa>
 8011cde:	1b3b      	subs	r3, r7, r4
 8011ce0:	f023 0303 	bic.w	r3, r3, #3
 8011ce4:	3304      	adds	r3, #4
 8011ce6:	3401      	adds	r4, #1
 8011ce8:	3e03      	subs	r6, #3
 8011cea:	42b4      	cmp	r4, r6
 8011cec:	bf88      	it	hi
 8011cee:	2304      	movhi	r3, #4
 8011cf0:	4443      	add	r3, r8
 8011cf2:	2200      	movs	r2, #0
 8011cf4:	f843 2b04 	str.w	r2, [r3], #4
 8011cf8:	429f      	cmp	r7, r3
 8011cfa:	d2fb      	bcs.n	8011cf4 <__hexnan+0xcc>
 8011cfc:	683b      	ldr	r3, [r7, #0]
 8011cfe:	b91b      	cbnz	r3, 8011d08 <__hexnan+0xe0>
 8011d00:	4547      	cmp	r7, r8
 8011d02:	d128      	bne.n	8011d56 <__hexnan+0x12e>
 8011d04:	2301      	movs	r3, #1
 8011d06:	603b      	str	r3, [r7, #0]
 8011d08:	2005      	movs	r0, #5
 8011d0a:	b007      	add	sp, #28
 8011d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d10:	3501      	adds	r5, #1
 8011d12:	2d08      	cmp	r5, #8
 8011d14:	f10b 0b01 	add.w	fp, fp, #1
 8011d18:	dd06      	ble.n	8011d28 <__hexnan+0x100>
 8011d1a:	4544      	cmp	r4, r8
 8011d1c:	d9c1      	bls.n	8011ca2 <__hexnan+0x7a>
 8011d1e:	2300      	movs	r3, #0
 8011d20:	f844 3c04 	str.w	r3, [r4, #-4]
 8011d24:	2501      	movs	r5, #1
 8011d26:	3c04      	subs	r4, #4
 8011d28:	6822      	ldr	r2, [r4, #0]
 8011d2a:	f000 000f 	and.w	r0, r0, #15
 8011d2e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011d32:	6020      	str	r0, [r4, #0]
 8011d34:	e7b5      	b.n	8011ca2 <__hexnan+0x7a>
 8011d36:	2508      	movs	r5, #8
 8011d38:	e7b3      	b.n	8011ca2 <__hexnan+0x7a>
 8011d3a:	9b01      	ldr	r3, [sp, #4]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d0dd      	beq.n	8011cfc <__hexnan+0xd4>
 8011d40:	f1c3 0320 	rsb	r3, r3, #32
 8011d44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011d48:	40da      	lsrs	r2, r3
 8011d4a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011d4e:	4013      	ands	r3, r2
 8011d50:	f846 3c04 	str.w	r3, [r6, #-4]
 8011d54:	e7d2      	b.n	8011cfc <__hexnan+0xd4>
 8011d56:	3f04      	subs	r7, #4
 8011d58:	e7d0      	b.n	8011cfc <__hexnan+0xd4>
 8011d5a:	2004      	movs	r0, #4
 8011d5c:	e7d5      	b.n	8011d0a <__hexnan+0xe2>

08011d5e <__ssputs_r>:
 8011d5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d62:	688e      	ldr	r6, [r1, #8]
 8011d64:	461f      	mov	r7, r3
 8011d66:	42be      	cmp	r6, r7
 8011d68:	680b      	ldr	r3, [r1, #0]
 8011d6a:	4682      	mov	sl, r0
 8011d6c:	460c      	mov	r4, r1
 8011d6e:	4690      	mov	r8, r2
 8011d70:	d82d      	bhi.n	8011dce <__ssputs_r+0x70>
 8011d72:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011d76:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011d7a:	d026      	beq.n	8011dca <__ssputs_r+0x6c>
 8011d7c:	6965      	ldr	r5, [r4, #20]
 8011d7e:	6909      	ldr	r1, [r1, #16]
 8011d80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011d84:	eba3 0901 	sub.w	r9, r3, r1
 8011d88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011d8c:	1c7b      	adds	r3, r7, #1
 8011d8e:	444b      	add	r3, r9
 8011d90:	106d      	asrs	r5, r5, #1
 8011d92:	429d      	cmp	r5, r3
 8011d94:	bf38      	it	cc
 8011d96:	461d      	movcc	r5, r3
 8011d98:	0553      	lsls	r3, r2, #21
 8011d9a:	d527      	bpl.n	8011dec <__ssputs_r+0x8e>
 8011d9c:	4629      	mov	r1, r5
 8011d9e:	f7fd f987 	bl	800f0b0 <_malloc_r>
 8011da2:	4606      	mov	r6, r0
 8011da4:	b360      	cbz	r0, 8011e00 <__ssputs_r+0xa2>
 8011da6:	6921      	ldr	r1, [r4, #16]
 8011da8:	464a      	mov	r2, r9
 8011daa:	f7fe fddd 	bl	8010968 <memcpy>
 8011dae:	89a3      	ldrh	r3, [r4, #12]
 8011db0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011db4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011db8:	81a3      	strh	r3, [r4, #12]
 8011dba:	6126      	str	r6, [r4, #16]
 8011dbc:	6165      	str	r5, [r4, #20]
 8011dbe:	444e      	add	r6, r9
 8011dc0:	eba5 0509 	sub.w	r5, r5, r9
 8011dc4:	6026      	str	r6, [r4, #0]
 8011dc6:	60a5      	str	r5, [r4, #8]
 8011dc8:	463e      	mov	r6, r7
 8011dca:	42be      	cmp	r6, r7
 8011dcc:	d900      	bls.n	8011dd0 <__ssputs_r+0x72>
 8011dce:	463e      	mov	r6, r7
 8011dd0:	6820      	ldr	r0, [r4, #0]
 8011dd2:	4632      	mov	r2, r6
 8011dd4:	4641      	mov	r1, r8
 8011dd6:	f001 f938 	bl	801304a <memmove>
 8011dda:	68a3      	ldr	r3, [r4, #8]
 8011ddc:	1b9b      	subs	r3, r3, r6
 8011dde:	60a3      	str	r3, [r4, #8]
 8011de0:	6823      	ldr	r3, [r4, #0]
 8011de2:	4433      	add	r3, r6
 8011de4:	6023      	str	r3, [r4, #0]
 8011de6:	2000      	movs	r0, #0
 8011de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011dec:	462a      	mov	r2, r5
 8011dee:	f000 fffa 	bl	8012de6 <_realloc_r>
 8011df2:	4606      	mov	r6, r0
 8011df4:	2800      	cmp	r0, #0
 8011df6:	d1e0      	bne.n	8011dba <__ssputs_r+0x5c>
 8011df8:	6921      	ldr	r1, [r4, #16]
 8011dfa:	4650      	mov	r0, sl
 8011dfc:	f7ff fc2c 	bl	8011658 <_free_r>
 8011e00:	230c      	movs	r3, #12
 8011e02:	f8ca 3000 	str.w	r3, [sl]
 8011e06:	89a3      	ldrh	r3, [r4, #12]
 8011e08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e0c:	81a3      	strh	r3, [r4, #12]
 8011e0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011e12:	e7e9      	b.n	8011de8 <__ssputs_r+0x8a>

08011e14 <_svfiprintf_r>:
 8011e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e18:	4698      	mov	r8, r3
 8011e1a:	898b      	ldrh	r3, [r1, #12]
 8011e1c:	061b      	lsls	r3, r3, #24
 8011e1e:	b09d      	sub	sp, #116	@ 0x74
 8011e20:	4607      	mov	r7, r0
 8011e22:	460d      	mov	r5, r1
 8011e24:	4614      	mov	r4, r2
 8011e26:	d510      	bpl.n	8011e4a <_svfiprintf_r+0x36>
 8011e28:	690b      	ldr	r3, [r1, #16]
 8011e2a:	b973      	cbnz	r3, 8011e4a <_svfiprintf_r+0x36>
 8011e2c:	2140      	movs	r1, #64	@ 0x40
 8011e2e:	f7fd f93f 	bl	800f0b0 <_malloc_r>
 8011e32:	6028      	str	r0, [r5, #0]
 8011e34:	6128      	str	r0, [r5, #16]
 8011e36:	b930      	cbnz	r0, 8011e46 <_svfiprintf_r+0x32>
 8011e38:	230c      	movs	r3, #12
 8011e3a:	603b      	str	r3, [r7, #0]
 8011e3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011e40:	b01d      	add	sp, #116	@ 0x74
 8011e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e46:	2340      	movs	r3, #64	@ 0x40
 8011e48:	616b      	str	r3, [r5, #20]
 8011e4a:	2300      	movs	r3, #0
 8011e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e4e:	2320      	movs	r3, #32
 8011e50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011e54:	f8cd 800c 	str.w	r8, [sp, #12]
 8011e58:	2330      	movs	r3, #48	@ 0x30
 8011e5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011ff8 <_svfiprintf_r+0x1e4>
 8011e5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011e62:	f04f 0901 	mov.w	r9, #1
 8011e66:	4623      	mov	r3, r4
 8011e68:	469a      	mov	sl, r3
 8011e6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011e6e:	b10a      	cbz	r2, 8011e74 <_svfiprintf_r+0x60>
 8011e70:	2a25      	cmp	r2, #37	@ 0x25
 8011e72:	d1f9      	bne.n	8011e68 <_svfiprintf_r+0x54>
 8011e74:	ebba 0b04 	subs.w	fp, sl, r4
 8011e78:	d00b      	beq.n	8011e92 <_svfiprintf_r+0x7e>
 8011e7a:	465b      	mov	r3, fp
 8011e7c:	4622      	mov	r2, r4
 8011e7e:	4629      	mov	r1, r5
 8011e80:	4638      	mov	r0, r7
 8011e82:	f7ff ff6c 	bl	8011d5e <__ssputs_r>
 8011e86:	3001      	adds	r0, #1
 8011e88:	f000 80a7 	beq.w	8011fda <_svfiprintf_r+0x1c6>
 8011e8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011e8e:	445a      	add	r2, fp
 8011e90:	9209      	str	r2, [sp, #36]	@ 0x24
 8011e92:	f89a 3000 	ldrb.w	r3, [sl]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	f000 809f 	beq.w	8011fda <_svfiprintf_r+0x1c6>
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011ea2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011ea6:	f10a 0a01 	add.w	sl, sl, #1
 8011eaa:	9304      	str	r3, [sp, #16]
 8011eac:	9307      	str	r3, [sp, #28]
 8011eae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011eb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8011eb4:	4654      	mov	r4, sl
 8011eb6:	2205      	movs	r2, #5
 8011eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ebc:	484e      	ldr	r0, [pc, #312]	@ (8011ff8 <_svfiprintf_r+0x1e4>)
 8011ebe:	f7ee f98f 	bl	80001e0 <memchr>
 8011ec2:	9a04      	ldr	r2, [sp, #16]
 8011ec4:	b9d8      	cbnz	r0, 8011efe <_svfiprintf_r+0xea>
 8011ec6:	06d0      	lsls	r0, r2, #27
 8011ec8:	bf44      	itt	mi
 8011eca:	2320      	movmi	r3, #32
 8011ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011ed0:	0711      	lsls	r1, r2, #28
 8011ed2:	bf44      	itt	mi
 8011ed4:	232b      	movmi	r3, #43	@ 0x2b
 8011ed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011eda:	f89a 3000 	ldrb.w	r3, [sl]
 8011ede:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ee0:	d015      	beq.n	8011f0e <_svfiprintf_r+0xfa>
 8011ee2:	9a07      	ldr	r2, [sp, #28]
 8011ee4:	4654      	mov	r4, sl
 8011ee6:	2000      	movs	r0, #0
 8011ee8:	f04f 0c0a 	mov.w	ip, #10
 8011eec:	4621      	mov	r1, r4
 8011eee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011ef2:	3b30      	subs	r3, #48	@ 0x30
 8011ef4:	2b09      	cmp	r3, #9
 8011ef6:	d94b      	bls.n	8011f90 <_svfiprintf_r+0x17c>
 8011ef8:	b1b0      	cbz	r0, 8011f28 <_svfiprintf_r+0x114>
 8011efa:	9207      	str	r2, [sp, #28]
 8011efc:	e014      	b.n	8011f28 <_svfiprintf_r+0x114>
 8011efe:	eba0 0308 	sub.w	r3, r0, r8
 8011f02:	fa09 f303 	lsl.w	r3, r9, r3
 8011f06:	4313      	orrs	r3, r2
 8011f08:	9304      	str	r3, [sp, #16]
 8011f0a:	46a2      	mov	sl, r4
 8011f0c:	e7d2      	b.n	8011eb4 <_svfiprintf_r+0xa0>
 8011f0e:	9b03      	ldr	r3, [sp, #12]
 8011f10:	1d19      	adds	r1, r3, #4
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	9103      	str	r1, [sp, #12]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	bfbb      	ittet	lt
 8011f1a:	425b      	neglt	r3, r3
 8011f1c:	f042 0202 	orrlt.w	r2, r2, #2
 8011f20:	9307      	strge	r3, [sp, #28]
 8011f22:	9307      	strlt	r3, [sp, #28]
 8011f24:	bfb8      	it	lt
 8011f26:	9204      	strlt	r2, [sp, #16]
 8011f28:	7823      	ldrb	r3, [r4, #0]
 8011f2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8011f2c:	d10a      	bne.n	8011f44 <_svfiprintf_r+0x130>
 8011f2e:	7863      	ldrb	r3, [r4, #1]
 8011f30:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f32:	d132      	bne.n	8011f9a <_svfiprintf_r+0x186>
 8011f34:	9b03      	ldr	r3, [sp, #12]
 8011f36:	1d1a      	adds	r2, r3, #4
 8011f38:	681b      	ldr	r3, [r3, #0]
 8011f3a:	9203      	str	r2, [sp, #12]
 8011f3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011f40:	3402      	adds	r4, #2
 8011f42:	9305      	str	r3, [sp, #20]
 8011f44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012008 <_svfiprintf_r+0x1f4>
 8011f48:	7821      	ldrb	r1, [r4, #0]
 8011f4a:	2203      	movs	r2, #3
 8011f4c:	4650      	mov	r0, sl
 8011f4e:	f7ee f947 	bl	80001e0 <memchr>
 8011f52:	b138      	cbz	r0, 8011f64 <_svfiprintf_r+0x150>
 8011f54:	9b04      	ldr	r3, [sp, #16]
 8011f56:	eba0 000a 	sub.w	r0, r0, sl
 8011f5a:	2240      	movs	r2, #64	@ 0x40
 8011f5c:	4082      	lsls	r2, r0
 8011f5e:	4313      	orrs	r3, r2
 8011f60:	3401      	adds	r4, #1
 8011f62:	9304      	str	r3, [sp, #16]
 8011f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f68:	4824      	ldr	r0, [pc, #144]	@ (8011ffc <_svfiprintf_r+0x1e8>)
 8011f6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011f6e:	2206      	movs	r2, #6
 8011f70:	f7ee f936 	bl	80001e0 <memchr>
 8011f74:	2800      	cmp	r0, #0
 8011f76:	d036      	beq.n	8011fe6 <_svfiprintf_r+0x1d2>
 8011f78:	4b21      	ldr	r3, [pc, #132]	@ (8012000 <_svfiprintf_r+0x1ec>)
 8011f7a:	bb1b      	cbnz	r3, 8011fc4 <_svfiprintf_r+0x1b0>
 8011f7c:	9b03      	ldr	r3, [sp, #12]
 8011f7e:	3307      	adds	r3, #7
 8011f80:	f023 0307 	bic.w	r3, r3, #7
 8011f84:	3308      	adds	r3, #8
 8011f86:	9303      	str	r3, [sp, #12]
 8011f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f8a:	4433      	add	r3, r6
 8011f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f8e:	e76a      	b.n	8011e66 <_svfiprintf_r+0x52>
 8011f90:	fb0c 3202 	mla	r2, ip, r2, r3
 8011f94:	460c      	mov	r4, r1
 8011f96:	2001      	movs	r0, #1
 8011f98:	e7a8      	b.n	8011eec <_svfiprintf_r+0xd8>
 8011f9a:	2300      	movs	r3, #0
 8011f9c:	3401      	adds	r4, #1
 8011f9e:	9305      	str	r3, [sp, #20]
 8011fa0:	4619      	mov	r1, r3
 8011fa2:	f04f 0c0a 	mov.w	ip, #10
 8011fa6:	4620      	mov	r0, r4
 8011fa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011fac:	3a30      	subs	r2, #48	@ 0x30
 8011fae:	2a09      	cmp	r2, #9
 8011fb0:	d903      	bls.n	8011fba <_svfiprintf_r+0x1a6>
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d0c6      	beq.n	8011f44 <_svfiprintf_r+0x130>
 8011fb6:	9105      	str	r1, [sp, #20]
 8011fb8:	e7c4      	b.n	8011f44 <_svfiprintf_r+0x130>
 8011fba:	fb0c 2101 	mla	r1, ip, r1, r2
 8011fbe:	4604      	mov	r4, r0
 8011fc0:	2301      	movs	r3, #1
 8011fc2:	e7f0      	b.n	8011fa6 <_svfiprintf_r+0x192>
 8011fc4:	ab03      	add	r3, sp, #12
 8011fc6:	9300      	str	r3, [sp, #0]
 8011fc8:	462a      	mov	r2, r5
 8011fca:	4b0e      	ldr	r3, [pc, #56]	@ (8012004 <_svfiprintf_r+0x1f0>)
 8011fcc:	a904      	add	r1, sp, #16
 8011fce:	4638      	mov	r0, r7
 8011fd0:	f7fc fe12 	bl	800ebf8 <_printf_float>
 8011fd4:	1c42      	adds	r2, r0, #1
 8011fd6:	4606      	mov	r6, r0
 8011fd8:	d1d6      	bne.n	8011f88 <_svfiprintf_r+0x174>
 8011fda:	89ab      	ldrh	r3, [r5, #12]
 8011fdc:	065b      	lsls	r3, r3, #25
 8011fde:	f53f af2d 	bmi.w	8011e3c <_svfiprintf_r+0x28>
 8011fe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011fe4:	e72c      	b.n	8011e40 <_svfiprintf_r+0x2c>
 8011fe6:	ab03      	add	r3, sp, #12
 8011fe8:	9300      	str	r3, [sp, #0]
 8011fea:	462a      	mov	r2, r5
 8011fec:	4b05      	ldr	r3, [pc, #20]	@ (8012004 <_svfiprintf_r+0x1f0>)
 8011fee:	a904      	add	r1, sp, #16
 8011ff0:	4638      	mov	r0, r7
 8011ff2:	f7fd f94b 	bl	800f28c <_printf_i>
 8011ff6:	e7ed      	b.n	8011fd4 <_svfiprintf_r+0x1c0>
 8011ff8:	080145b0 	.word	0x080145b0
 8011ffc:	080145ba 	.word	0x080145ba
 8012000:	0800ebf9 	.word	0x0800ebf9
 8012004:	08011d5f 	.word	0x08011d5f
 8012008:	080145b6 	.word	0x080145b6

0801200c <__sfputc_r>:
 801200c:	6893      	ldr	r3, [r2, #8]
 801200e:	3b01      	subs	r3, #1
 8012010:	2b00      	cmp	r3, #0
 8012012:	b410      	push	{r4}
 8012014:	6093      	str	r3, [r2, #8]
 8012016:	da08      	bge.n	801202a <__sfputc_r+0x1e>
 8012018:	6994      	ldr	r4, [r2, #24]
 801201a:	42a3      	cmp	r3, r4
 801201c:	db01      	blt.n	8012022 <__sfputc_r+0x16>
 801201e:	290a      	cmp	r1, #10
 8012020:	d103      	bne.n	801202a <__sfputc_r+0x1e>
 8012022:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012026:	f000 bf0c 	b.w	8012e42 <__swbuf_r>
 801202a:	6813      	ldr	r3, [r2, #0]
 801202c:	1c58      	adds	r0, r3, #1
 801202e:	6010      	str	r0, [r2, #0]
 8012030:	7019      	strb	r1, [r3, #0]
 8012032:	4608      	mov	r0, r1
 8012034:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012038:	4770      	bx	lr

0801203a <__sfputs_r>:
 801203a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801203c:	4606      	mov	r6, r0
 801203e:	460f      	mov	r7, r1
 8012040:	4614      	mov	r4, r2
 8012042:	18d5      	adds	r5, r2, r3
 8012044:	42ac      	cmp	r4, r5
 8012046:	d101      	bne.n	801204c <__sfputs_r+0x12>
 8012048:	2000      	movs	r0, #0
 801204a:	e007      	b.n	801205c <__sfputs_r+0x22>
 801204c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012050:	463a      	mov	r2, r7
 8012052:	4630      	mov	r0, r6
 8012054:	f7ff ffda 	bl	801200c <__sfputc_r>
 8012058:	1c43      	adds	r3, r0, #1
 801205a:	d1f3      	bne.n	8012044 <__sfputs_r+0xa>
 801205c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012060 <_vfiprintf_r>:
 8012060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012064:	460d      	mov	r5, r1
 8012066:	b09d      	sub	sp, #116	@ 0x74
 8012068:	4614      	mov	r4, r2
 801206a:	4698      	mov	r8, r3
 801206c:	4606      	mov	r6, r0
 801206e:	b118      	cbz	r0, 8012078 <_vfiprintf_r+0x18>
 8012070:	6a03      	ldr	r3, [r0, #32]
 8012072:	b90b      	cbnz	r3, 8012078 <_vfiprintf_r+0x18>
 8012074:	f7fd fcf0 	bl	800fa58 <__sinit>
 8012078:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801207a:	07d9      	lsls	r1, r3, #31
 801207c:	d405      	bmi.n	801208a <_vfiprintf_r+0x2a>
 801207e:	89ab      	ldrh	r3, [r5, #12]
 8012080:	059a      	lsls	r2, r3, #22
 8012082:	d402      	bmi.n	801208a <_vfiprintf_r+0x2a>
 8012084:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012086:	f7fe fc68 	bl	801095a <__retarget_lock_acquire_recursive>
 801208a:	89ab      	ldrh	r3, [r5, #12]
 801208c:	071b      	lsls	r3, r3, #28
 801208e:	d501      	bpl.n	8012094 <_vfiprintf_r+0x34>
 8012090:	692b      	ldr	r3, [r5, #16]
 8012092:	b99b      	cbnz	r3, 80120bc <_vfiprintf_r+0x5c>
 8012094:	4629      	mov	r1, r5
 8012096:	4630      	mov	r0, r6
 8012098:	f000 ff12 	bl	8012ec0 <__swsetup_r>
 801209c:	b170      	cbz	r0, 80120bc <_vfiprintf_r+0x5c>
 801209e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120a0:	07dc      	lsls	r4, r3, #31
 80120a2:	d504      	bpl.n	80120ae <_vfiprintf_r+0x4e>
 80120a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80120a8:	b01d      	add	sp, #116	@ 0x74
 80120aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120ae:	89ab      	ldrh	r3, [r5, #12]
 80120b0:	0598      	lsls	r0, r3, #22
 80120b2:	d4f7      	bmi.n	80120a4 <_vfiprintf_r+0x44>
 80120b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120b6:	f7fe fc51 	bl	801095c <__retarget_lock_release_recursive>
 80120ba:	e7f3      	b.n	80120a4 <_vfiprintf_r+0x44>
 80120bc:	2300      	movs	r3, #0
 80120be:	9309      	str	r3, [sp, #36]	@ 0x24
 80120c0:	2320      	movs	r3, #32
 80120c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80120c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80120ca:	2330      	movs	r3, #48	@ 0x30
 80120cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801227c <_vfiprintf_r+0x21c>
 80120d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80120d4:	f04f 0901 	mov.w	r9, #1
 80120d8:	4623      	mov	r3, r4
 80120da:	469a      	mov	sl, r3
 80120dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80120e0:	b10a      	cbz	r2, 80120e6 <_vfiprintf_r+0x86>
 80120e2:	2a25      	cmp	r2, #37	@ 0x25
 80120e4:	d1f9      	bne.n	80120da <_vfiprintf_r+0x7a>
 80120e6:	ebba 0b04 	subs.w	fp, sl, r4
 80120ea:	d00b      	beq.n	8012104 <_vfiprintf_r+0xa4>
 80120ec:	465b      	mov	r3, fp
 80120ee:	4622      	mov	r2, r4
 80120f0:	4629      	mov	r1, r5
 80120f2:	4630      	mov	r0, r6
 80120f4:	f7ff ffa1 	bl	801203a <__sfputs_r>
 80120f8:	3001      	adds	r0, #1
 80120fa:	f000 80a7 	beq.w	801224c <_vfiprintf_r+0x1ec>
 80120fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012100:	445a      	add	r2, fp
 8012102:	9209      	str	r2, [sp, #36]	@ 0x24
 8012104:	f89a 3000 	ldrb.w	r3, [sl]
 8012108:	2b00      	cmp	r3, #0
 801210a:	f000 809f 	beq.w	801224c <_vfiprintf_r+0x1ec>
 801210e:	2300      	movs	r3, #0
 8012110:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012114:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012118:	f10a 0a01 	add.w	sl, sl, #1
 801211c:	9304      	str	r3, [sp, #16]
 801211e:	9307      	str	r3, [sp, #28]
 8012120:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012124:	931a      	str	r3, [sp, #104]	@ 0x68
 8012126:	4654      	mov	r4, sl
 8012128:	2205      	movs	r2, #5
 801212a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801212e:	4853      	ldr	r0, [pc, #332]	@ (801227c <_vfiprintf_r+0x21c>)
 8012130:	f7ee f856 	bl	80001e0 <memchr>
 8012134:	9a04      	ldr	r2, [sp, #16]
 8012136:	b9d8      	cbnz	r0, 8012170 <_vfiprintf_r+0x110>
 8012138:	06d1      	lsls	r1, r2, #27
 801213a:	bf44      	itt	mi
 801213c:	2320      	movmi	r3, #32
 801213e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012142:	0713      	lsls	r3, r2, #28
 8012144:	bf44      	itt	mi
 8012146:	232b      	movmi	r3, #43	@ 0x2b
 8012148:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801214c:	f89a 3000 	ldrb.w	r3, [sl]
 8012150:	2b2a      	cmp	r3, #42	@ 0x2a
 8012152:	d015      	beq.n	8012180 <_vfiprintf_r+0x120>
 8012154:	9a07      	ldr	r2, [sp, #28]
 8012156:	4654      	mov	r4, sl
 8012158:	2000      	movs	r0, #0
 801215a:	f04f 0c0a 	mov.w	ip, #10
 801215e:	4621      	mov	r1, r4
 8012160:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012164:	3b30      	subs	r3, #48	@ 0x30
 8012166:	2b09      	cmp	r3, #9
 8012168:	d94b      	bls.n	8012202 <_vfiprintf_r+0x1a2>
 801216a:	b1b0      	cbz	r0, 801219a <_vfiprintf_r+0x13a>
 801216c:	9207      	str	r2, [sp, #28]
 801216e:	e014      	b.n	801219a <_vfiprintf_r+0x13a>
 8012170:	eba0 0308 	sub.w	r3, r0, r8
 8012174:	fa09 f303 	lsl.w	r3, r9, r3
 8012178:	4313      	orrs	r3, r2
 801217a:	9304      	str	r3, [sp, #16]
 801217c:	46a2      	mov	sl, r4
 801217e:	e7d2      	b.n	8012126 <_vfiprintf_r+0xc6>
 8012180:	9b03      	ldr	r3, [sp, #12]
 8012182:	1d19      	adds	r1, r3, #4
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	9103      	str	r1, [sp, #12]
 8012188:	2b00      	cmp	r3, #0
 801218a:	bfbb      	ittet	lt
 801218c:	425b      	neglt	r3, r3
 801218e:	f042 0202 	orrlt.w	r2, r2, #2
 8012192:	9307      	strge	r3, [sp, #28]
 8012194:	9307      	strlt	r3, [sp, #28]
 8012196:	bfb8      	it	lt
 8012198:	9204      	strlt	r2, [sp, #16]
 801219a:	7823      	ldrb	r3, [r4, #0]
 801219c:	2b2e      	cmp	r3, #46	@ 0x2e
 801219e:	d10a      	bne.n	80121b6 <_vfiprintf_r+0x156>
 80121a0:	7863      	ldrb	r3, [r4, #1]
 80121a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80121a4:	d132      	bne.n	801220c <_vfiprintf_r+0x1ac>
 80121a6:	9b03      	ldr	r3, [sp, #12]
 80121a8:	1d1a      	adds	r2, r3, #4
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	9203      	str	r2, [sp, #12]
 80121ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80121b2:	3402      	adds	r4, #2
 80121b4:	9305      	str	r3, [sp, #20]
 80121b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801228c <_vfiprintf_r+0x22c>
 80121ba:	7821      	ldrb	r1, [r4, #0]
 80121bc:	2203      	movs	r2, #3
 80121be:	4650      	mov	r0, sl
 80121c0:	f7ee f80e 	bl	80001e0 <memchr>
 80121c4:	b138      	cbz	r0, 80121d6 <_vfiprintf_r+0x176>
 80121c6:	9b04      	ldr	r3, [sp, #16]
 80121c8:	eba0 000a 	sub.w	r0, r0, sl
 80121cc:	2240      	movs	r2, #64	@ 0x40
 80121ce:	4082      	lsls	r2, r0
 80121d0:	4313      	orrs	r3, r2
 80121d2:	3401      	adds	r4, #1
 80121d4:	9304      	str	r3, [sp, #16]
 80121d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80121da:	4829      	ldr	r0, [pc, #164]	@ (8012280 <_vfiprintf_r+0x220>)
 80121dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80121e0:	2206      	movs	r2, #6
 80121e2:	f7ed fffd 	bl	80001e0 <memchr>
 80121e6:	2800      	cmp	r0, #0
 80121e8:	d03f      	beq.n	801226a <_vfiprintf_r+0x20a>
 80121ea:	4b26      	ldr	r3, [pc, #152]	@ (8012284 <_vfiprintf_r+0x224>)
 80121ec:	bb1b      	cbnz	r3, 8012236 <_vfiprintf_r+0x1d6>
 80121ee:	9b03      	ldr	r3, [sp, #12]
 80121f0:	3307      	adds	r3, #7
 80121f2:	f023 0307 	bic.w	r3, r3, #7
 80121f6:	3308      	adds	r3, #8
 80121f8:	9303      	str	r3, [sp, #12]
 80121fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121fc:	443b      	add	r3, r7
 80121fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8012200:	e76a      	b.n	80120d8 <_vfiprintf_r+0x78>
 8012202:	fb0c 3202 	mla	r2, ip, r2, r3
 8012206:	460c      	mov	r4, r1
 8012208:	2001      	movs	r0, #1
 801220a:	e7a8      	b.n	801215e <_vfiprintf_r+0xfe>
 801220c:	2300      	movs	r3, #0
 801220e:	3401      	adds	r4, #1
 8012210:	9305      	str	r3, [sp, #20]
 8012212:	4619      	mov	r1, r3
 8012214:	f04f 0c0a 	mov.w	ip, #10
 8012218:	4620      	mov	r0, r4
 801221a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801221e:	3a30      	subs	r2, #48	@ 0x30
 8012220:	2a09      	cmp	r2, #9
 8012222:	d903      	bls.n	801222c <_vfiprintf_r+0x1cc>
 8012224:	2b00      	cmp	r3, #0
 8012226:	d0c6      	beq.n	80121b6 <_vfiprintf_r+0x156>
 8012228:	9105      	str	r1, [sp, #20]
 801222a:	e7c4      	b.n	80121b6 <_vfiprintf_r+0x156>
 801222c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012230:	4604      	mov	r4, r0
 8012232:	2301      	movs	r3, #1
 8012234:	e7f0      	b.n	8012218 <_vfiprintf_r+0x1b8>
 8012236:	ab03      	add	r3, sp, #12
 8012238:	9300      	str	r3, [sp, #0]
 801223a:	462a      	mov	r2, r5
 801223c:	4b12      	ldr	r3, [pc, #72]	@ (8012288 <_vfiprintf_r+0x228>)
 801223e:	a904      	add	r1, sp, #16
 8012240:	4630      	mov	r0, r6
 8012242:	f7fc fcd9 	bl	800ebf8 <_printf_float>
 8012246:	4607      	mov	r7, r0
 8012248:	1c78      	adds	r0, r7, #1
 801224a:	d1d6      	bne.n	80121fa <_vfiprintf_r+0x19a>
 801224c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801224e:	07d9      	lsls	r1, r3, #31
 8012250:	d405      	bmi.n	801225e <_vfiprintf_r+0x1fe>
 8012252:	89ab      	ldrh	r3, [r5, #12]
 8012254:	059a      	lsls	r2, r3, #22
 8012256:	d402      	bmi.n	801225e <_vfiprintf_r+0x1fe>
 8012258:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801225a:	f7fe fb7f 	bl	801095c <__retarget_lock_release_recursive>
 801225e:	89ab      	ldrh	r3, [r5, #12]
 8012260:	065b      	lsls	r3, r3, #25
 8012262:	f53f af1f 	bmi.w	80120a4 <_vfiprintf_r+0x44>
 8012266:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012268:	e71e      	b.n	80120a8 <_vfiprintf_r+0x48>
 801226a:	ab03      	add	r3, sp, #12
 801226c:	9300      	str	r3, [sp, #0]
 801226e:	462a      	mov	r2, r5
 8012270:	4b05      	ldr	r3, [pc, #20]	@ (8012288 <_vfiprintf_r+0x228>)
 8012272:	a904      	add	r1, sp, #16
 8012274:	4630      	mov	r0, r6
 8012276:	f7fd f809 	bl	800f28c <_printf_i>
 801227a:	e7e4      	b.n	8012246 <_vfiprintf_r+0x1e6>
 801227c:	080145b0 	.word	0x080145b0
 8012280:	080145ba 	.word	0x080145ba
 8012284:	0800ebf9 	.word	0x0800ebf9
 8012288:	0801203b 	.word	0x0801203b
 801228c:	080145b6 	.word	0x080145b6

08012290 <__ascii_mbtowc>:
 8012290:	b082      	sub	sp, #8
 8012292:	b901      	cbnz	r1, 8012296 <__ascii_mbtowc+0x6>
 8012294:	a901      	add	r1, sp, #4
 8012296:	b142      	cbz	r2, 80122aa <__ascii_mbtowc+0x1a>
 8012298:	b14b      	cbz	r3, 80122ae <__ascii_mbtowc+0x1e>
 801229a:	7813      	ldrb	r3, [r2, #0]
 801229c:	600b      	str	r3, [r1, #0]
 801229e:	7812      	ldrb	r2, [r2, #0]
 80122a0:	1e10      	subs	r0, r2, #0
 80122a2:	bf18      	it	ne
 80122a4:	2001      	movne	r0, #1
 80122a6:	b002      	add	sp, #8
 80122a8:	4770      	bx	lr
 80122aa:	4610      	mov	r0, r2
 80122ac:	e7fb      	b.n	80122a6 <__ascii_mbtowc+0x16>
 80122ae:	f06f 0001 	mvn.w	r0, #1
 80122b2:	e7f8      	b.n	80122a6 <__ascii_mbtowc+0x16>

080122b4 <__sflush_r>:
 80122b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80122b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122bc:	0716      	lsls	r6, r2, #28
 80122be:	4605      	mov	r5, r0
 80122c0:	460c      	mov	r4, r1
 80122c2:	d454      	bmi.n	801236e <__sflush_r+0xba>
 80122c4:	684b      	ldr	r3, [r1, #4]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	dc02      	bgt.n	80122d0 <__sflush_r+0x1c>
 80122ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	dd48      	ble.n	8012362 <__sflush_r+0xae>
 80122d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80122d2:	2e00      	cmp	r6, #0
 80122d4:	d045      	beq.n	8012362 <__sflush_r+0xae>
 80122d6:	2300      	movs	r3, #0
 80122d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80122dc:	682f      	ldr	r7, [r5, #0]
 80122de:	6a21      	ldr	r1, [r4, #32]
 80122e0:	602b      	str	r3, [r5, #0]
 80122e2:	d030      	beq.n	8012346 <__sflush_r+0x92>
 80122e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80122e6:	89a3      	ldrh	r3, [r4, #12]
 80122e8:	0759      	lsls	r1, r3, #29
 80122ea:	d505      	bpl.n	80122f8 <__sflush_r+0x44>
 80122ec:	6863      	ldr	r3, [r4, #4]
 80122ee:	1ad2      	subs	r2, r2, r3
 80122f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80122f2:	b10b      	cbz	r3, 80122f8 <__sflush_r+0x44>
 80122f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80122f6:	1ad2      	subs	r2, r2, r3
 80122f8:	2300      	movs	r3, #0
 80122fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80122fc:	6a21      	ldr	r1, [r4, #32]
 80122fe:	4628      	mov	r0, r5
 8012300:	47b0      	blx	r6
 8012302:	1c43      	adds	r3, r0, #1
 8012304:	89a3      	ldrh	r3, [r4, #12]
 8012306:	d106      	bne.n	8012316 <__sflush_r+0x62>
 8012308:	6829      	ldr	r1, [r5, #0]
 801230a:	291d      	cmp	r1, #29
 801230c:	d82b      	bhi.n	8012366 <__sflush_r+0xb2>
 801230e:	4a2a      	ldr	r2, [pc, #168]	@ (80123b8 <__sflush_r+0x104>)
 8012310:	40ca      	lsrs	r2, r1
 8012312:	07d6      	lsls	r6, r2, #31
 8012314:	d527      	bpl.n	8012366 <__sflush_r+0xb2>
 8012316:	2200      	movs	r2, #0
 8012318:	6062      	str	r2, [r4, #4]
 801231a:	04d9      	lsls	r1, r3, #19
 801231c:	6922      	ldr	r2, [r4, #16]
 801231e:	6022      	str	r2, [r4, #0]
 8012320:	d504      	bpl.n	801232c <__sflush_r+0x78>
 8012322:	1c42      	adds	r2, r0, #1
 8012324:	d101      	bne.n	801232a <__sflush_r+0x76>
 8012326:	682b      	ldr	r3, [r5, #0]
 8012328:	b903      	cbnz	r3, 801232c <__sflush_r+0x78>
 801232a:	6560      	str	r0, [r4, #84]	@ 0x54
 801232c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801232e:	602f      	str	r7, [r5, #0]
 8012330:	b1b9      	cbz	r1, 8012362 <__sflush_r+0xae>
 8012332:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012336:	4299      	cmp	r1, r3
 8012338:	d002      	beq.n	8012340 <__sflush_r+0x8c>
 801233a:	4628      	mov	r0, r5
 801233c:	f7ff f98c 	bl	8011658 <_free_r>
 8012340:	2300      	movs	r3, #0
 8012342:	6363      	str	r3, [r4, #52]	@ 0x34
 8012344:	e00d      	b.n	8012362 <__sflush_r+0xae>
 8012346:	2301      	movs	r3, #1
 8012348:	4628      	mov	r0, r5
 801234a:	47b0      	blx	r6
 801234c:	4602      	mov	r2, r0
 801234e:	1c50      	adds	r0, r2, #1
 8012350:	d1c9      	bne.n	80122e6 <__sflush_r+0x32>
 8012352:	682b      	ldr	r3, [r5, #0]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d0c6      	beq.n	80122e6 <__sflush_r+0x32>
 8012358:	2b1d      	cmp	r3, #29
 801235a:	d001      	beq.n	8012360 <__sflush_r+0xac>
 801235c:	2b16      	cmp	r3, #22
 801235e:	d11e      	bne.n	801239e <__sflush_r+0xea>
 8012360:	602f      	str	r7, [r5, #0]
 8012362:	2000      	movs	r0, #0
 8012364:	e022      	b.n	80123ac <__sflush_r+0xf8>
 8012366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801236a:	b21b      	sxth	r3, r3
 801236c:	e01b      	b.n	80123a6 <__sflush_r+0xf2>
 801236e:	690f      	ldr	r7, [r1, #16]
 8012370:	2f00      	cmp	r7, #0
 8012372:	d0f6      	beq.n	8012362 <__sflush_r+0xae>
 8012374:	0793      	lsls	r3, r2, #30
 8012376:	680e      	ldr	r6, [r1, #0]
 8012378:	bf08      	it	eq
 801237a:	694b      	ldreq	r3, [r1, #20]
 801237c:	600f      	str	r7, [r1, #0]
 801237e:	bf18      	it	ne
 8012380:	2300      	movne	r3, #0
 8012382:	eba6 0807 	sub.w	r8, r6, r7
 8012386:	608b      	str	r3, [r1, #8]
 8012388:	f1b8 0f00 	cmp.w	r8, #0
 801238c:	dde9      	ble.n	8012362 <__sflush_r+0xae>
 801238e:	6a21      	ldr	r1, [r4, #32]
 8012390:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012392:	4643      	mov	r3, r8
 8012394:	463a      	mov	r2, r7
 8012396:	4628      	mov	r0, r5
 8012398:	47b0      	blx	r6
 801239a:	2800      	cmp	r0, #0
 801239c:	dc08      	bgt.n	80123b0 <__sflush_r+0xfc>
 801239e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80123a6:	81a3      	strh	r3, [r4, #12]
 80123a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80123ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123b0:	4407      	add	r7, r0
 80123b2:	eba8 0800 	sub.w	r8, r8, r0
 80123b6:	e7e7      	b.n	8012388 <__sflush_r+0xd4>
 80123b8:	20400001 	.word	0x20400001

080123bc <_fflush_r>:
 80123bc:	b538      	push	{r3, r4, r5, lr}
 80123be:	690b      	ldr	r3, [r1, #16]
 80123c0:	4605      	mov	r5, r0
 80123c2:	460c      	mov	r4, r1
 80123c4:	b913      	cbnz	r3, 80123cc <_fflush_r+0x10>
 80123c6:	2500      	movs	r5, #0
 80123c8:	4628      	mov	r0, r5
 80123ca:	bd38      	pop	{r3, r4, r5, pc}
 80123cc:	b118      	cbz	r0, 80123d6 <_fflush_r+0x1a>
 80123ce:	6a03      	ldr	r3, [r0, #32]
 80123d0:	b90b      	cbnz	r3, 80123d6 <_fflush_r+0x1a>
 80123d2:	f7fd fb41 	bl	800fa58 <__sinit>
 80123d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d0f3      	beq.n	80123c6 <_fflush_r+0xa>
 80123de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80123e0:	07d0      	lsls	r0, r2, #31
 80123e2:	d404      	bmi.n	80123ee <_fflush_r+0x32>
 80123e4:	0599      	lsls	r1, r3, #22
 80123e6:	d402      	bmi.n	80123ee <_fflush_r+0x32>
 80123e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80123ea:	f7fe fab6 	bl	801095a <__retarget_lock_acquire_recursive>
 80123ee:	4628      	mov	r0, r5
 80123f0:	4621      	mov	r1, r4
 80123f2:	f7ff ff5f 	bl	80122b4 <__sflush_r>
 80123f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80123f8:	07da      	lsls	r2, r3, #31
 80123fa:	4605      	mov	r5, r0
 80123fc:	d4e4      	bmi.n	80123c8 <_fflush_r+0xc>
 80123fe:	89a3      	ldrh	r3, [r4, #12]
 8012400:	059b      	lsls	r3, r3, #22
 8012402:	d4e1      	bmi.n	80123c8 <_fflush_r+0xc>
 8012404:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012406:	f7fe faa9 	bl	801095c <__retarget_lock_release_recursive>
 801240a:	e7dd      	b.n	80123c8 <_fflush_r+0xc>

0801240c <_Balloc>:
 801240c:	b570      	push	{r4, r5, r6, lr}
 801240e:	69c6      	ldr	r6, [r0, #28]
 8012410:	4604      	mov	r4, r0
 8012412:	460d      	mov	r5, r1
 8012414:	b976      	cbnz	r6, 8012434 <_Balloc+0x28>
 8012416:	2010      	movs	r0, #16
 8012418:	f7fc fe18 	bl	800f04c <malloc>
 801241c:	4602      	mov	r2, r0
 801241e:	61e0      	str	r0, [r4, #28]
 8012420:	b920      	cbnz	r0, 801242c <_Balloc+0x20>
 8012422:	4b18      	ldr	r3, [pc, #96]	@ (8012484 <_Balloc+0x78>)
 8012424:	4818      	ldr	r0, [pc, #96]	@ (8012488 <_Balloc+0x7c>)
 8012426:	216b      	movs	r1, #107	@ 0x6b
 8012428:	f000 fe92 	bl	8013150 <__assert_func>
 801242c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012430:	6006      	str	r6, [r0, #0]
 8012432:	60c6      	str	r6, [r0, #12]
 8012434:	69e6      	ldr	r6, [r4, #28]
 8012436:	68f3      	ldr	r3, [r6, #12]
 8012438:	b183      	cbz	r3, 801245c <_Balloc+0x50>
 801243a:	69e3      	ldr	r3, [r4, #28]
 801243c:	68db      	ldr	r3, [r3, #12]
 801243e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012442:	b9b8      	cbnz	r0, 8012474 <_Balloc+0x68>
 8012444:	2101      	movs	r1, #1
 8012446:	fa01 f605 	lsl.w	r6, r1, r5
 801244a:	1d72      	adds	r2, r6, #5
 801244c:	0092      	lsls	r2, r2, #2
 801244e:	4620      	mov	r0, r4
 8012450:	f7fc fb0c 	bl	800ea6c <_calloc_r>
 8012454:	b160      	cbz	r0, 8012470 <_Balloc+0x64>
 8012456:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801245a:	e00e      	b.n	801247a <_Balloc+0x6e>
 801245c:	2221      	movs	r2, #33	@ 0x21
 801245e:	2104      	movs	r1, #4
 8012460:	4620      	mov	r0, r4
 8012462:	f7fc fb03 	bl	800ea6c <_calloc_r>
 8012466:	69e3      	ldr	r3, [r4, #28]
 8012468:	60f0      	str	r0, [r6, #12]
 801246a:	68db      	ldr	r3, [r3, #12]
 801246c:	2b00      	cmp	r3, #0
 801246e:	d1e4      	bne.n	801243a <_Balloc+0x2e>
 8012470:	2000      	movs	r0, #0
 8012472:	bd70      	pop	{r4, r5, r6, pc}
 8012474:	6802      	ldr	r2, [r0, #0]
 8012476:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801247a:	2300      	movs	r3, #0
 801247c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012480:	e7f7      	b.n	8012472 <_Balloc+0x66>
 8012482:	bf00      	nop
 8012484:	080144d0 	.word	0x080144d0
 8012488:	080145c1 	.word	0x080145c1

0801248c <_Bfree>:
 801248c:	b570      	push	{r4, r5, r6, lr}
 801248e:	69c6      	ldr	r6, [r0, #28]
 8012490:	4605      	mov	r5, r0
 8012492:	460c      	mov	r4, r1
 8012494:	b976      	cbnz	r6, 80124b4 <_Bfree+0x28>
 8012496:	2010      	movs	r0, #16
 8012498:	f7fc fdd8 	bl	800f04c <malloc>
 801249c:	4602      	mov	r2, r0
 801249e:	61e8      	str	r0, [r5, #28]
 80124a0:	b920      	cbnz	r0, 80124ac <_Bfree+0x20>
 80124a2:	4b09      	ldr	r3, [pc, #36]	@ (80124c8 <_Bfree+0x3c>)
 80124a4:	4809      	ldr	r0, [pc, #36]	@ (80124cc <_Bfree+0x40>)
 80124a6:	218f      	movs	r1, #143	@ 0x8f
 80124a8:	f000 fe52 	bl	8013150 <__assert_func>
 80124ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80124b0:	6006      	str	r6, [r0, #0]
 80124b2:	60c6      	str	r6, [r0, #12]
 80124b4:	b13c      	cbz	r4, 80124c6 <_Bfree+0x3a>
 80124b6:	69eb      	ldr	r3, [r5, #28]
 80124b8:	6862      	ldr	r2, [r4, #4]
 80124ba:	68db      	ldr	r3, [r3, #12]
 80124bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80124c0:	6021      	str	r1, [r4, #0]
 80124c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80124c6:	bd70      	pop	{r4, r5, r6, pc}
 80124c8:	080144d0 	.word	0x080144d0
 80124cc:	080145c1 	.word	0x080145c1

080124d0 <__multadd>:
 80124d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124d4:	690d      	ldr	r5, [r1, #16]
 80124d6:	4607      	mov	r7, r0
 80124d8:	460c      	mov	r4, r1
 80124da:	461e      	mov	r6, r3
 80124dc:	f101 0c14 	add.w	ip, r1, #20
 80124e0:	2000      	movs	r0, #0
 80124e2:	f8dc 3000 	ldr.w	r3, [ip]
 80124e6:	b299      	uxth	r1, r3
 80124e8:	fb02 6101 	mla	r1, r2, r1, r6
 80124ec:	0c1e      	lsrs	r6, r3, #16
 80124ee:	0c0b      	lsrs	r3, r1, #16
 80124f0:	fb02 3306 	mla	r3, r2, r6, r3
 80124f4:	b289      	uxth	r1, r1
 80124f6:	3001      	adds	r0, #1
 80124f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80124fc:	4285      	cmp	r5, r0
 80124fe:	f84c 1b04 	str.w	r1, [ip], #4
 8012502:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012506:	dcec      	bgt.n	80124e2 <__multadd+0x12>
 8012508:	b30e      	cbz	r6, 801254e <__multadd+0x7e>
 801250a:	68a3      	ldr	r3, [r4, #8]
 801250c:	42ab      	cmp	r3, r5
 801250e:	dc19      	bgt.n	8012544 <__multadd+0x74>
 8012510:	6861      	ldr	r1, [r4, #4]
 8012512:	4638      	mov	r0, r7
 8012514:	3101      	adds	r1, #1
 8012516:	f7ff ff79 	bl	801240c <_Balloc>
 801251a:	4680      	mov	r8, r0
 801251c:	b928      	cbnz	r0, 801252a <__multadd+0x5a>
 801251e:	4602      	mov	r2, r0
 8012520:	4b0c      	ldr	r3, [pc, #48]	@ (8012554 <__multadd+0x84>)
 8012522:	480d      	ldr	r0, [pc, #52]	@ (8012558 <__multadd+0x88>)
 8012524:	21ba      	movs	r1, #186	@ 0xba
 8012526:	f000 fe13 	bl	8013150 <__assert_func>
 801252a:	6922      	ldr	r2, [r4, #16]
 801252c:	3202      	adds	r2, #2
 801252e:	f104 010c 	add.w	r1, r4, #12
 8012532:	0092      	lsls	r2, r2, #2
 8012534:	300c      	adds	r0, #12
 8012536:	f7fe fa17 	bl	8010968 <memcpy>
 801253a:	4621      	mov	r1, r4
 801253c:	4638      	mov	r0, r7
 801253e:	f7ff ffa5 	bl	801248c <_Bfree>
 8012542:	4644      	mov	r4, r8
 8012544:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012548:	3501      	adds	r5, #1
 801254a:	615e      	str	r6, [r3, #20]
 801254c:	6125      	str	r5, [r4, #16]
 801254e:	4620      	mov	r0, r4
 8012550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012554:	0801453f 	.word	0x0801453f
 8012558:	080145c1 	.word	0x080145c1

0801255c <__s2b>:
 801255c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012560:	460c      	mov	r4, r1
 8012562:	4615      	mov	r5, r2
 8012564:	461f      	mov	r7, r3
 8012566:	2209      	movs	r2, #9
 8012568:	3308      	adds	r3, #8
 801256a:	4606      	mov	r6, r0
 801256c:	fb93 f3f2 	sdiv	r3, r3, r2
 8012570:	2100      	movs	r1, #0
 8012572:	2201      	movs	r2, #1
 8012574:	429a      	cmp	r2, r3
 8012576:	db09      	blt.n	801258c <__s2b+0x30>
 8012578:	4630      	mov	r0, r6
 801257a:	f7ff ff47 	bl	801240c <_Balloc>
 801257e:	b940      	cbnz	r0, 8012592 <__s2b+0x36>
 8012580:	4602      	mov	r2, r0
 8012582:	4b19      	ldr	r3, [pc, #100]	@ (80125e8 <__s2b+0x8c>)
 8012584:	4819      	ldr	r0, [pc, #100]	@ (80125ec <__s2b+0x90>)
 8012586:	21d3      	movs	r1, #211	@ 0xd3
 8012588:	f000 fde2 	bl	8013150 <__assert_func>
 801258c:	0052      	lsls	r2, r2, #1
 801258e:	3101      	adds	r1, #1
 8012590:	e7f0      	b.n	8012574 <__s2b+0x18>
 8012592:	9b08      	ldr	r3, [sp, #32]
 8012594:	6143      	str	r3, [r0, #20]
 8012596:	2d09      	cmp	r5, #9
 8012598:	f04f 0301 	mov.w	r3, #1
 801259c:	6103      	str	r3, [r0, #16]
 801259e:	dd16      	ble.n	80125ce <__s2b+0x72>
 80125a0:	f104 0909 	add.w	r9, r4, #9
 80125a4:	46c8      	mov	r8, r9
 80125a6:	442c      	add	r4, r5
 80125a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80125ac:	4601      	mov	r1, r0
 80125ae:	3b30      	subs	r3, #48	@ 0x30
 80125b0:	220a      	movs	r2, #10
 80125b2:	4630      	mov	r0, r6
 80125b4:	f7ff ff8c 	bl	80124d0 <__multadd>
 80125b8:	45a0      	cmp	r8, r4
 80125ba:	d1f5      	bne.n	80125a8 <__s2b+0x4c>
 80125bc:	f1a5 0408 	sub.w	r4, r5, #8
 80125c0:	444c      	add	r4, r9
 80125c2:	1b2d      	subs	r5, r5, r4
 80125c4:	1963      	adds	r3, r4, r5
 80125c6:	42bb      	cmp	r3, r7
 80125c8:	db04      	blt.n	80125d4 <__s2b+0x78>
 80125ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125ce:	340a      	adds	r4, #10
 80125d0:	2509      	movs	r5, #9
 80125d2:	e7f6      	b.n	80125c2 <__s2b+0x66>
 80125d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80125d8:	4601      	mov	r1, r0
 80125da:	3b30      	subs	r3, #48	@ 0x30
 80125dc:	220a      	movs	r2, #10
 80125de:	4630      	mov	r0, r6
 80125e0:	f7ff ff76 	bl	80124d0 <__multadd>
 80125e4:	e7ee      	b.n	80125c4 <__s2b+0x68>
 80125e6:	bf00      	nop
 80125e8:	0801453f 	.word	0x0801453f
 80125ec:	080145c1 	.word	0x080145c1

080125f0 <__hi0bits>:
 80125f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80125f4:	4603      	mov	r3, r0
 80125f6:	bf36      	itet	cc
 80125f8:	0403      	lslcc	r3, r0, #16
 80125fa:	2000      	movcs	r0, #0
 80125fc:	2010      	movcc	r0, #16
 80125fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012602:	bf3c      	itt	cc
 8012604:	021b      	lslcc	r3, r3, #8
 8012606:	3008      	addcc	r0, #8
 8012608:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801260c:	bf3c      	itt	cc
 801260e:	011b      	lslcc	r3, r3, #4
 8012610:	3004      	addcc	r0, #4
 8012612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012616:	bf3c      	itt	cc
 8012618:	009b      	lslcc	r3, r3, #2
 801261a:	3002      	addcc	r0, #2
 801261c:	2b00      	cmp	r3, #0
 801261e:	db05      	blt.n	801262c <__hi0bits+0x3c>
 8012620:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012624:	f100 0001 	add.w	r0, r0, #1
 8012628:	bf08      	it	eq
 801262a:	2020      	moveq	r0, #32
 801262c:	4770      	bx	lr

0801262e <__lo0bits>:
 801262e:	6803      	ldr	r3, [r0, #0]
 8012630:	4602      	mov	r2, r0
 8012632:	f013 0007 	ands.w	r0, r3, #7
 8012636:	d00b      	beq.n	8012650 <__lo0bits+0x22>
 8012638:	07d9      	lsls	r1, r3, #31
 801263a:	d421      	bmi.n	8012680 <__lo0bits+0x52>
 801263c:	0798      	lsls	r0, r3, #30
 801263e:	bf49      	itett	mi
 8012640:	085b      	lsrmi	r3, r3, #1
 8012642:	089b      	lsrpl	r3, r3, #2
 8012644:	2001      	movmi	r0, #1
 8012646:	6013      	strmi	r3, [r2, #0]
 8012648:	bf5c      	itt	pl
 801264a:	6013      	strpl	r3, [r2, #0]
 801264c:	2002      	movpl	r0, #2
 801264e:	4770      	bx	lr
 8012650:	b299      	uxth	r1, r3
 8012652:	b909      	cbnz	r1, 8012658 <__lo0bits+0x2a>
 8012654:	0c1b      	lsrs	r3, r3, #16
 8012656:	2010      	movs	r0, #16
 8012658:	b2d9      	uxtb	r1, r3
 801265a:	b909      	cbnz	r1, 8012660 <__lo0bits+0x32>
 801265c:	3008      	adds	r0, #8
 801265e:	0a1b      	lsrs	r3, r3, #8
 8012660:	0719      	lsls	r1, r3, #28
 8012662:	bf04      	itt	eq
 8012664:	091b      	lsreq	r3, r3, #4
 8012666:	3004      	addeq	r0, #4
 8012668:	0799      	lsls	r1, r3, #30
 801266a:	bf04      	itt	eq
 801266c:	089b      	lsreq	r3, r3, #2
 801266e:	3002      	addeq	r0, #2
 8012670:	07d9      	lsls	r1, r3, #31
 8012672:	d403      	bmi.n	801267c <__lo0bits+0x4e>
 8012674:	085b      	lsrs	r3, r3, #1
 8012676:	f100 0001 	add.w	r0, r0, #1
 801267a:	d003      	beq.n	8012684 <__lo0bits+0x56>
 801267c:	6013      	str	r3, [r2, #0]
 801267e:	4770      	bx	lr
 8012680:	2000      	movs	r0, #0
 8012682:	4770      	bx	lr
 8012684:	2020      	movs	r0, #32
 8012686:	4770      	bx	lr

08012688 <__i2b>:
 8012688:	b510      	push	{r4, lr}
 801268a:	460c      	mov	r4, r1
 801268c:	2101      	movs	r1, #1
 801268e:	f7ff febd 	bl	801240c <_Balloc>
 8012692:	4602      	mov	r2, r0
 8012694:	b928      	cbnz	r0, 80126a2 <__i2b+0x1a>
 8012696:	4b05      	ldr	r3, [pc, #20]	@ (80126ac <__i2b+0x24>)
 8012698:	4805      	ldr	r0, [pc, #20]	@ (80126b0 <__i2b+0x28>)
 801269a:	f240 1145 	movw	r1, #325	@ 0x145
 801269e:	f000 fd57 	bl	8013150 <__assert_func>
 80126a2:	2301      	movs	r3, #1
 80126a4:	6144      	str	r4, [r0, #20]
 80126a6:	6103      	str	r3, [r0, #16]
 80126a8:	bd10      	pop	{r4, pc}
 80126aa:	bf00      	nop
 80126ac:	0801453f 	.word	0x0801453f
 80126b0:	080145c1 	.word	0x080145c1

080126b4 <__multiply>:
 80126b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126b8:	4617      	mov	r7, r2
 80126ba:	690a      	ldr	r2, [r1, #16]
 80126bc:	693b      	ldr	r3, [r7, #16]
 80126be:	429a      	cmp	r2, r3
 80126c0:	bfa8      	it	ge
 80126c2:	463b      	movge	r3, r7
 80126c4:	4689      	mov	r9, r1
 80126c6:	bfa4      	itt	ge
 80126c8:	460f      	movge	r7, r1
 80126ca:	4699      	movge	r9, r3
 80126cc:	693d      	ldr	r5, [r7, #16]
 80126ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80126d2:	68bb      	ldr	r3, [r7, #8]
 80126d4:	6879      	ldr	r1, [r7, #4]
 80126d6:	eb05 060a 	add.w	r6, r5, sl
 80126da:	42b3      	cmp	r3, r6
 80126dc:	b085      	sub	sp, #20
 80126de:	bfb8      	it	lt
 80126e0:	3101      	addlt	r1, #1
 80126e2:	f7ff fe93 	bl	801240c <_Balloc>
 80126e6:	b930      	cbnz	r0, 80126f6 <__multiply+0x42>
 80126e8:	4602      	mov	r2, r0
 80126ea:	4b41      	ldr	r3, [pc, #260]	@ (80127f0 <__multiply+0x13c>)
 80126ec:	4841      	ldr	r0, [pc, #260]	@ (80127f4 <__multiply+0x140>)
 80126ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80126f2:	f000 fd2d 	bl	8013150 <__assert_func>
 80126f6:	f100 0414 	add.w	r4, r0, #20
 80126fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80126fe:	4623      	mov	r3, r4
 8012700:	2200      	movs	r2, #0
 8012702:	4573      	cmp	r3, lr
 8012704:	d320      	bcc.n	8012748 <__multiply+0x94>
 8012706:	f107 0814 	add.w	r8, r7, #20
 801270a:	f109 0114 	add.w	r1, r9, #20
 801270e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8012712:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8012716:	9302      	str	r3, [sp, #8]
 8012718:	1beb      	subs	r3, r5, r7
 801271a:	3b15      	subs	r3, #21
 801271c:	f023 0303 	bic.w	r3, r3, #3
 8012720:	3304      	adds	r3, #4
 8012722:	3715      	adds	r7, #21
 8012724:	42bd      	cmp	r5, r7
 8012726:	bf38      	it	cc
 8012728:	2304      	movcc	r3, #4
 801272a:	9301      	str	r3, [sp, #4]
 801272c:	9b02      	ldr	r3, [sp, #8]
 801272e:	9103      	str	r1, [sp, #12]
 8012730:	428b      	cmp	r3, r1
 8012732:	d80c      	bhi.n	801274e <__multiply+0x9a>
 8012734:	2e00      	cmp	r6, #0
 8012736:	dd03      	ble.n	8012740 <__multiply+0x8c>
 8012738:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801273c:	2b00      	cmp	r3, #0
 801273e:	d055      	beq.n	80127ec <__multiply+0x138>
 8012740:	6106      	str	r6, [r0, #16]
 8012742:	b005      	add	sp, #20
 8012744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012748:	f843 2b04 	str.w	r2, [r3], #4
 801274c:	e7d9      	b.n	8012702 <__multiply+0x4e>
 801274e:	f8b1 a000 	ldrh.w	sl, [r1]
 8012752:	f1ba 0f00 	cmp.w	sl, #0
 8012756:	d01f      	beq.n	8012798 <__multiply+0xe4>
 8012758:	46c4      	mov	ip, r8
 801275a:	46a1      	mov	r9, r4
 801275c:	2700      	movs	r7, #0
 801275e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012762:	f8d9 3000 	ldr.w	r3, [r9]
 8012766:	fa1f fb82 	uxth.w	fp, r2
 801276a:	b29b      	uxth	r3, r3
 801276c:	fb0a 330b 	mla	r3, sl, fp, r3
 8012770:	443b      	add	r3, r7
 8012772:	f8d9 7000 	ldr.w	r7, [r9]
 8012776:	0c12      	lsrs	r2, r2, #16
 8012778:	0c3f      	lsrs	r7, r7, #16
 801277a:	fb0a 7202 	mla	r2, sl, r2, r7
 801277e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012782:	b29b      	uxth	r3, r3
 8012784:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012788:	4565      	cmp	r5, ip
 801278a:	f849 3b04 	str.w	r3, [r9], #4
 801278e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012792:	d8e4      	bhi.n	801275e <__multiply+0xaa>
 8012794:	9b01      	ldr	r3, [sp, #4]
 8012796:	50e7      	str	r7, [r4, r3]
 8012798:	9b03      	ldr	r3, [sp, #12]
 801279a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801279e:	3104      	adds	r1, #4
 80127a0:	f1b9 0f00 	cmp.w	r9, #0
 80127a4:	d020      	beq.n	80127e8 <__multiply+0x134>
 80127a6:	6823      	ldr	r3, [r4, #0]
 80127a8:	4647      	mov	r7, r8
 80127aa:	46a4      	mov	ip, r4
 80127ac:	f04f 0a00 	mov.w	sl, #0
 80127b0:	f8b7 b000 	ldrh.w	fp, [r7]
 80127b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80127b8:	fb09 220b 	mla	r2, r9, fp, r2
 80127bc:	4452      	add	r2, sl
 80127be:	b29b      	uxth	r3, r3
 80127c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80127c4:	f84c 3b04 	str.w	r3, [ip], #4
 80127c8:	f857 3b04 	ldr.w	r3, [r7], #4
 80127cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80127d0:	f8bc 3000 	ldrh.w	r3, [ip]
 80127d4:	fb09 330a 	mla	r3, r9, sl, r3
 80127d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80127dc:	42bd      	cmp	r5, r7
 80127de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80127e2:	d8e5      	bhi.n	80127b0 <__multiply+0xfc>
 80127e4:	9a01      	ldr	r2, [sp, #4]
 80127e6:	50a3      	str	r3, [r4, r2]
 80127e8:	3404      	adds	r4, #4
 80127ea:	e79f      	b.n	801272c <__multiply+0x78>
 80127ec:	3e01      	subs	r6, #1
 80127ee:	e7a1      	b.n	8012734 <__multiply+0x80>
 80127f0:	0801453f 	.word	0x0801453f
 80127f4:	080145c1 	.word	0x080145c1

080127f8 <__pow5mult>:
 80127f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80127fc:	4615      	mov	r5, r2
 80127fe:	f012 0203 	ands.w	r2, r2, #3
 8012802:	4607      	mov	r7, r0
 8012804:	460e      	mov	r6, r1
 8012806:	d007      	beq.n	8012818 <__pow5mult+0x20>
 8012808:	4c25      	ldr	r4, [pc, #148]	@ (80128a0 <__pow5mult+0xa8>)
 801280a:	3a01      	subs	r2, #1
 801280c:	2300      	movs	r3, #0
 801280e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012812:	f7ff fe5d 	bl	80124d0 <__multadd>
 8012816:	4606      	mov	r6, r0
 8012818:	10ad      	asrs	r5, r5, #2
 801281a:	d03d      	beq.n	8012898 <__pow5mult+0xa0>
 801281c:	69fc      	ldr	r4, [r7, #28]
 801281e:	b97c      	cbnz	r4, 8012840 <__pow5mult+0x48>
 8012820:	2010      	movs	r0, #16
 8012822:	f7fc fc13 	bl	800f04c <malloc>
 8012826:	4602      	mov	r2, r0
 8012828:	61f8      	str	r0, [r7, #28]
 801282a:	b928      	cbnz	r0, 8012838 <__pow5mult+0x40>
 801282c:	4b1d      	ldr	r3, [pc, #116]	@ (80128a4 <__pow5mult+0xac>)
 801282e:	481e      	ldr	r0, [pc, #120]	@ (80128a8 <__pow5mult+0xb0>)
 8012830:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012834:	f000 fc8c 	bl	8013150 <__assert_func>
 8012838:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801283c:	6004      	str	r4, [r0, #0]
 801283e:	60c4      	str	r4, [r0, #12]
 8012840:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012844:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012848:	b94c      	cbnz	r4, 801285e <__pow5mult+0x66>
 801284a:	f240 2171 	movw	r1, #625	@ 0x271
 801284e:	4638      	mov	r0, r7
 8012850:	f7ff ff1a 	bl	8012688 <__i2b>
 8012854:	2300      	movs	r3, #0
 8012856:	f8c8 0008 	str.w	r0, [r8, #8]
 801285a:	4604      	mov	r4, r0
 801285c:	6003      	str	r3, [r0, #0]
 801285e:	f04f 0900 	mov.w	r9, #0
 8012862:	07eb      	lsls	r3, r5, #31
 8012864:	d50a      	bpl.n	801287c <__pow5mult+0x84>
 8012866:	4631      	mov	r1, r6
 8012868:	4622      	mov	r2, r4
 801286a:	4638      	mov	r0, r7
 801286c:	f7ff ff22 	bl	80126b4 <__multiply>
 8012870:	4631      	mov	r1, r6
 8012872:	4680      	mov	r8, r0
 8012874:	4638      	mov	r0, r7
 8012876:	f7ff fe09 	bl	801248c <_Bfree>
 801287a:	4646      	mov	r6, r8
 801287c:	106d      	asrs	r5, r5, #1
 801287e:	d00b      	beq.n	8012898 <__pow5mult+0xa0>
 8012880:	6820      	ldr	r0, [r4, #0]
 8012882:	b938      	cbnz	r0, 8012894 <__pow5mult+0x9c>
 8012884:	4622      	mov	r2, r4
 8012886:	4621      	mov	r1, r4
 8012888:	4638      	mov	r0, r7
 801288a:	f7ff ff13 	bl	80126b4 <__multiply>
 801288e:	6020      	str	r0, [r4, #0]
 8012890:	f8c0 9000 	str.w	r9, [r0]
 8012894:	4604      	mov	r4, r0
 8012896:	e7e4      	b.n	8012862 <__pow5mult+0x6a>
 8012898:	4630      	mov	r0, r6
 801289a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801289e:	bf00      	nop
 80128a0:	080147ac 	.word	0x080147ac
 80128a4:	080144d0 	.word	0x080144d0
 80128a8:	080145c1 	.word	0x080145c1

080128ac <__lshift>:
 80128ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80128b0:	460c      	mov	r4, r1
 80128b2:	6849      	ldr	r1, [r1, #4]
 80128b4:	6923      	ldr	r3, [r4, #16]
 80128b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80128ba:	68a3      	ldr	r3, [r4, #8]
 80128bc:	4607      	mov	r7, r0
 80128be:	4691      	mov	r9, r2
 80128c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80128c4:	f108 0601 	add.w	r6, r8, #1
 80128c8:	42b3      	cmp	r3, r6
 80128ca:	db0b      	blt.n	80128e4 <__lshift+0x38>
 80128cc:	4638      	mov	r0, r7
 80128ce:	f7ff fd9d 	bl	801240c <_Balloc>
 80128d2:	4605      	mov	r5, r0
 80128d4:	b948      	cbnz	r0, 80128ea <__lshift+0x3e>
 80128d6:	4602      	mov	r2, r0
 80128d8:	4b28      	ldr	r3, [pc, #160]	@ (801297c <__lshift+0xd0>)
 80128da:	4829      	ldr	r0, [pc, #164]	@ (8012980 <__lshift+0xd4>)
 80128dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80128e0:	f000 fc36 	bl	8013150 <__assert_func>
 80128e4:	3101      	adds	r1, #1
 80128e6:	005b      	lsls	r3, r3, #1
 80128e8:	e7ee      	b.n	80128c8 <__lshift+0x1c>
 80128ea:	2300      	movs	r3, #0
 80128ec:	f100 0114 	add.w	r1, r0, #20
 80128f0:	f100 0210 	add.w	r2, r0, #16
 80128f4:	4618      	mov	r0, r3
 80128f6:	4553      	cmp	r3, sl
 80128f8:	db33      	blt.n	8012962 <__lshift+0xb6>
 80128fa:	6920      	ldr	r0, [r4, #16]
 80128fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012900:	f104 0314 	add.w	r3, r4, #20
 8012904:	f019 091f 	ands.w	r9, r9, #31
 8012908:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801290c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012910:	d02b      	beq.n	801296a <__lshift+0xbe>
 8012912:	f1c9 0e20 	rsb	lr, r9, #32
 8012916:	468a      	mov	sl, r1
 8012918:	2200      	movs	r2, #0
 801291a:	6818      	ldr	r0, [r3, #0]
 801291c:	fa00 f009 	lsl.w	r0, r0, r9
 8012920:	4310      	orrs	r0, r2
 8012922:	f84a 0b04 	str.w	r0, [sl], #4
 8012926:	f853 2b04 	ldr.w	r2, [r3], #4
 801292a:	459c      	cmp	ip, r3
 801292c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012930:	d8f3      	bhi.n	801291a <__lshift+0x6e>
 8012932:	ebac 0304 	sub.w	r3, ip, r4
 8012936:	3b15      	subs	r3, #21
 8012938:	f023 0303 	bic.w	r3, r3, #3
 801293c:	3304      	adds	r3, #4
 801293e:	f104 0015 	add.w	r0, r4, #21
 8012942:	4560      	cmp	r0, ip
 8012944:	bf88      	it	hi
 8012946:	2304      	movhi	r3, #4
 8012948:	50ca      	str	r2, [r1, r3]
 801294a:	b10a      	cbz	r2, 8012950 <__lshift+0xa4>
 801294c:	f108 0602 	add.w	r6, r8, #2
 8012950:	3e01      	subs	r6, #1
 8012952:	4638      	mov	r0, r7
 8012954:	612e      	str	r6, [r5, #16]
 8012956:	4621      	mov	r1, r4
 8012958:	f7ff fd98 	bl	801248c <_Bfree>
 801295c:	4628      	mov	r0, r5
 801295e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012962:	f842 0f04 	str.w	r0, [r2, #4]!
 8012966:	3301      	adds	r3, #1
 8012968:	e7c5      	b.n	80128f6 <__lshift+0x4a>
 801296a:	3904      	subs	r1, #4
 801296c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012970:	f841 2f04 	str.w	r2, [r1, #4]!
 8012974:	459c      	cmp	ip, r3
 8012976:	d8f9      	bhi.n	801296c <__lshift+0xc0>
 8012978:	e7ea      	b.n	8012950 <__lshift+0xa4>
 801297a:	bf00      	nop
 801297c:	0801453f 	.word	0x0801453f
 8012980:	080145c1 	.word	0x080145c1

08012984 <__mcmp>:
 8012984:	690a      	ldr	r2, [r1, #16]
 8012986:	4603      	mov	r3, r0
 8012988:	6900      	ldr	r0, [r0, #16]
 801298a:	1a80      	subs	r0, r0, r2
 801298c:	b530      	push	{r4, r5, lr}
 801298e:	d10e      	bne.n	80129ae <__mcmp+0x2a>
 8012990:	3314      	adds	r3, #20
 8012992:	3114      	adds	r1, #20
 8012994:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012998:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801299c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80129a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80129a4:	4295      	cmp	r5, r2
 80129a6:	d003      	beq.n	80129b0 <__mcmp+0x2c>
 80129a8:	d205      	bcs.n	80129b6 <__mcmp+0x32>
 80129aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80129ae:	bd30      	pop	{r4, r5, pc}
 80129b0:	42a3      	cmp	r3, r4
 80129b2:	d3f3      	bcc.n	801299c <__mcmp+0x18>
 80129b4:	e7fb      	b.n	80129ae <__mcmp+0x2a>
 80129b6:	2001      	movs	r0, #1
 80129b8:	e7f9      	b.n	80129ae <__mcmp+0x2a>
	...

080129bc <__mdiff>:
 80129bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129c0:	4689      	mov	r9, r1
 80129c2:	4606      	mov	r6, r0
 80129c4:	4611      	mov	r1, r2
 80129c6:	4648      	mov	r0, r9
 80129c8:	4614      	mov	r4, r2
 80129ca:	f7ff ffdb 	bl	8012984 <__mcmp>
 80129ce:	1e05      	subs	r5, r0, #0
 80129d0:	d112      	bne.n	80129f8 <__mdiff+0x3c>
 80129d2:	4629      	mov	r1, r5
 80129d4:	4630      	mov	r0, r6
 80129d6:	f7ff fd19 	bl	801240c <_Balloc>
 80129da:	4602      	mov	r2, r0
 80129dc:	b928      	cbnz	r0, 80129ea <__mdiff+0x2e>
 80129de:	4b3f      	ldr	r3, [pc, #252]	@ (8012adc <__mdiff+0x120>)
 80129e0:	f240 2137 	movw	r1, #567	@ 0x237
 80129e4:	483e      	ldr	r0, [pc, #248]	@ (8012ae0 <__mdiff+0x124>)
 80129e6:	f000 fbb3 	bl	8013150 <__assert_func>
 80129ea:	2301      	movs	r3, #1
 80129ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80129f0:	4610      	mov	r0, r2
 80129f2:	b003      	add	sp, #12
 80129f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129f8:	bfbc      	itt	lt
 80129fa:	464b      	movlt	r3, r9
 80129fc:	46a1      	movlt	r9, r4
 80129fe:	4630      	mov	r0, r6
 8012a00:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012a04:	bfba      	itte	lt
 8012a06:	461c      	movlt	r4, r3
 8012a08:	2501      	movlt	r5, #1
 8012a0a:	2500      	movge	r5, #0
 8012a0c:	f7ff fcfe 	bl	801240c <_Balloc>
 8012a10:	4602      	mov	r2, r0
 8012a12:	b918      	cbnz	r0, 8012a1c <__mdiff+0x60>
 8012a14:	4b31      	ldr	r3, [pc, #196]	@ (8012adc <__mdiff+0x120>)
 8012a16:	f240 2145 	movw	r1, #581	@ 0x245
 8012a1a:	e7e3      	b.n	80129e4 <__mdiff+0x28>
 8012a1c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012a20:	6926      	ldr	r6, [r4, #16]
 8012a22:	60c5      	str	r5, [r0, #12]
 8012a24:	f109 0310 	add.w	r3, r9, #16
 8012a28:	f109 0514 	add.w	r5, r9, #20
 8012a2c:	f104 0e14 	add.w	lr, r4, #20
 8012a30:	f100 0b14 	add.w	fp, r0, #20
 8012a34:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012a38:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012a3c:	9301      	str	r3, [sp, #4]
 8012a3e:	46d9      	mov	r9, fp
 8012a40:	f04f 0c00 	mov.w	ip, #0
 8012a44:	9b01      	ldr	r3, [sp, #4]
 8012a46:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012a4a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012a4e:	9301      	str	r3, [sp, #4]
 8012a50:	fa1f f38a 	uxth.w	r3, sl
 8012a54:	4619      	mov	r1, r3
 8012a56:	b283      	uxth	r3, r0
 8012a58:	1acb      	subs	r3, r1, r3
 8012a5a:	0c00      	lsrs	r0, r0, #16
 8012a5c:	4463      	add	r3, ip
 8012a5e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012a62:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012a66:	b29b      	uxth	r3, r3
 8012a68:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012a6c:	4576      	cmp	r6, lr
 8012a6e:	f849 3b04 	str.w	r3, [r9], #4
 8012a72:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012a76:	d8e5      	bhi.n	8012a44 <__mdiff+0x88>
 8012a78:	1b33      	subs	r3, r6, r4
 8012a7a:	3b15      	subs	r3, #21
 8012a7c:	f023 0303 	bic.w	r3, r3, #3
 8012a80:	3415      	adds	r4, #21
 8012a82:	3304      	adds	r3, #4
 8012a84:	42a6      	cmp	r6, r4
 8012a86:	bf38      	it	cc
 8012a88:	2304      	movcc	r3, #4
 8012a8a:	441d      	add	r5, r3
 8012a8c:	445b      	add	r3, fp
 8012a8e:	461e      	mov	r6, r3
 8012a90:	462c      	mov	r4, r5
 8012a92:	4544      	cmp	r4, r8
 8012a94:	d30e      	bcc.n	8012ab4 <__mdiff+0xf8>
 8012a96:	f108 0103 	add.w	r1, r8, #3
 8012a9a:	1b49      	subs	r1, r1, r5
 8012a9c:	f021 0103 	bic.w	r1, r1, #3
 8012aa0:	3d03      	subs	r5, #3
 8012aa2:	45a8      	cmp	r8, r5
 8012aa4:	bf38      	it	cc
 8012aa6:	2100      	movcc	r1, #0
 8012aa8:	440b      	add	r3, r1
 8012aaa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012aae:	b191      	cbz	r1, 8012ad6 <__mdiff+0x11a>
 8012ab0:	6117      	str	r7, [r2, #16]
 8012ab2:	e79d      	b.n	80129f0 <__mdiff+0x34>
 8012ab4:	f854 1b04 	ldr.w	r1, [r4], #4
 8012ab8:	46e6      	mov	lr, ip
 8012aba:	0c08      	lsrs	r0, r1, #16
 8012abc:	fa1c fc81 	uxtah	ip, ip, r1
 8012ac0:	4471      	add	r1, lr
 8012ac2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012ac6:	b289      	uxth	r1, r1
 8012ac8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012acc:	f846 1b04 	str.w	r1, [r6], #4
 8012ad0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012ad4:	e7dd      	b.n	8012a92 <__mdiff+0xd6>
 8012ad6:	3f01      	subs	r7, #1
 8012ad8:	e7e7      	b.n	8012aaa <__mdiff+0xee>
 8012ada:	bf00      	nop
 8012adc:	0801453f 	.word	0x0801453f
 8012ae0:	080145c1 	.word	0x080145c1

08012ae4 <__ulp>:
 8012ae4:	b082      	sub	sp, #8
 8012ae6:	ed8d 0b00 	vstr	d0, [sp]
 8012aea:	9a01      	ldr	r2, [sp, #4]
 8012aec:	4b0f      	ldr	r3, [pc, #60]	@ (8012b2c <__ulp+0x48>)
 8012aee:	4013      	ands	r3, r2
 8012af0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	dc08      	bgt.n	8012b0a <__ulp+0x26>
 8012af8:	425b      	negs	r3, r3
 8012afa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8012afe:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012b02:	da04      	bge.n	8012b0e <__ulp+0x2a>
 8012b04:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8012b08:	4113      	asrs	r3, r2
 8012b0a:	2200      	movs	r2, #0
 8012b0c:	e008      	b.n	8012b20 <__ulp+0x3c>
 8012b0e:	f1a2 0314 	sub.w	r3, r2, #20
 8012b12:	2b1e      	cmp	r3, #30
 8012b14:	bfda      	itte	le
 8012b16:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8012b1a:	40da      	lsrle	r2, r3
 8012b1c:	2201      	movgt	r2, #1
 8012b1e:	2300      	movs	r3, #0
 8012b20:	4619      	mov	r1, r3
 8012b22:	4610      	mov	r0, r2
 8012b24:	ec41 0b10 	vmov	d0, r0, r1
 8012b28:	b002      	add	sp, #8
 8012b2a:	4770      	bx	lr
 8012b2c:	7ff00000 	.word	0x7ff00000

08012b30 <__b2d>:
 8012b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b34:	6906      	ldr	r6, [r0, #16]
 8012b36:	f100 0814 	add.w	r8, r0, #20
 8012b3a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8012b3e:	1f37      	subs	r7, r6, #4
 8012b40:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012b44:	4610      	mov	r0, r2
 8012b46:	f7ff fd53 	bl	80125f0 <__hi0bits>
 8012b4a:	f1c0 0320 	rsb	r3, r0, #32
 8012b4e:	280a      	cmp	r0, #10
 8012b50:	600b      	str	r3, [r1, #0]
 8012b52:	491b      	ldr	r1, [pc, #108]	@ (8012bc0 <__b2d+0x90>)
 8012b54:	dc15      	bgt.n	8012b82 <__b2d+0x52>
 8012b56:	f1c0 0c0b 	rsb	ip, r0, #11
 8012b5a:	fa22 f30c 	lsr.w	r3, r2, ip
 8012b5e:	45b8      	cmp	r8, r7
 8012b60:	ea43 0501 	orr.w	r5, r3, r1
 8012b64:	bf34      	ite	cc
 8012b66:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012b6a:	2300      	movcs	r3, #0
 8012b6c:	3015      	adds	r0, #21
 8012b6e:	fa02 f000 	lsl.w	r0, r2, r0
 8012b72:	fa23 f30c 	lsr.w	r3, r3, ip
 8012b76:	4303      	orrs	r3, r0
 8012b78:	461c      	mov	r4, r3
 8012b7a:	ec45 4b10 	vmov	d0, r4, r5
 8012b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b82:	45b8      	cmp	r8, r7
 8012b84:	bf3a      	itte	cc
 8012b86:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012b8a:	f1a6 0708 	subcc.w	r7, r6, #8
 8012b8e:	2300      	movcs	r3, #0
 8012b90:	380b      	subs	r0, #11
 8012b92:	d012      	beq.n	8012bba <__b2d+0x8a>
 8012b94:	f1c0 0120 	rsb	r1, r0, #32
 8012b98:	fa23 f401 	lsr.w	r4, r3, r1
 8012b9c:	4082      	lsls	r2, r0
 8012b9e:	4322      	orrs	r2, r4
 8012ba0:	4547      	cmp	r7, r8
 8012ba2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8012ba6:	bf8c      	ite	hi
 8012ba8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8012bac:	2200      	movls	r2, #0
 8012bae:	4083      	lsls	r3, r0
 8012bb0:	40ca      	lsrs	r2, r1
 8012bb2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012bb6:	4313      	orrs	r3, r2
 8012bb8:	e7de      	b.n	8012b78 <__b2d+0x48>
 8012bba:	ea42 0501 	orr.w	r5, r2, r1
 8012bbe:	e7db      	b.n	8012b78 <__b2d+0x48>
 8012bc0:	3ff00000 	.word	0x3ff00000

08012bc4 <__d2b>:
 8012bc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012bc8:	460f      	mov	r7, r1
 8012bca:	2101      	movs	r1, #1
 8012bcc:	ec59 8b10 	vmov	r8, r9, d0
 8012bd0:	4616      	mov	r6, r2
 8012bd2:	f7ff fc1b 	bl	801240c <_Balloc>
 8012bd6:	4604      	mov	r4, r0
 8012bd8:	b930      	cbnz	r0, 8012be8 <__d2b+0x24>
 8012bda:	4602      	mov	r2, r0
 8012bdc:	4b23      	ldr	r3, [pc, #140]	@ (8012c6c <__d2b+0xa8>)
 8012bde:	4824      	ldr	r0, [pc, #144]	@ (8012c70 <__d2b+0xac>)
 8012be0:	f240 310f 	movw	r1, #783	@ 0x30f
 8012be4:	f000 fab4 	bl	8013150 <__assert_func>
 8012be8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012bec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012bf0:	b10d      	cbz	r5, 8012bf6 <__d2b+0x32>
 8012bf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012bf6:	9301      	str	r3, [sp, #4]
 8012bf8:	f1b8 0300 	subs.w	r3, r8, #0
 8012bfc:	d023      	beq.n	8012c46 <__d2b+0x82>
 8012bfe:	4668      	mov	r0, sp
 8012c00:	9300      	str	r3, [sp, #0]
 8012c02:	f7ff fd14 	bl	801262e <__lo0bits>
 8012c06:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012c0a:	b1d0      	cbz	r0, 8012c42 <__d2b+0x7e>
 8012c0c:	f1c0 0320 	rsb	r3, r0, #32
 8012c10:	fa02 f303 	lsl.w	r3, r2, r3
 8012c14:	430b      	orrs	r3, r1
 8012c16:	40c2      	lsrs	r2, r0
 8012c18:	6163      	str	r3, [r4, #20]
 8012c1a:	9201      	str	r2, [sp, #4]
 8012c1c:	9b01      	ldr	r3, [sp, #4]
 8012c1e:	61a3      	str	r3, [r4, #24]
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	bf0c      	ite	eq
 8012c24:	2201      	moveq	r2, #1
 8012c26:	2202      	movne	r2, #2
 8012c28:	6122      	str	r2, [r4, #16]
 8012c2a:	b1a5      	cbz	r5, 8012c56 <__d2b+0x92>
 8012c2c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012c30:	4405      	add	r5, r0
 8012c32:	603d      	str	r5, [r7, #0]
 8012c34:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012c38:	6030      	str	r0, [r6, #0]
 8012c3a:	4620      	mov	r0, r4
 8012c3c:	b003      	add	sp, #12
 8012c3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012c42:	6161      	str	r1, [r4, #20]
 8012c44:	e7ea      	b.n	8012c1c <__d2b+0x58>
 8012c46:	a801      	add	r0, sp, #4
 8012c48:	f7ff fcf1 	bl	801262e <__lo0bits>
 8012c4c:	9b01      	ldr	r3, [sp, #4]
 8012c4e:	6163      	str	r3, [r4, #20]
 8012c50:	3020      	adds	r0, #32
 8012c52:	2201      	movs	r2, #1
 8012c54:	e7e8      	b.n	8012c28 <__d2b+0x64>
 8012c56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012c5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012c5e:	6038      	str	r0, [r7, #0]
 8012c60:	6918      	ldr	r0, [r3, #16]
 8012c62:	f7ff fcc5 	bl	80125f0 <__hi0bits>
 8012c66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012c6a:	e7e5      	b.n	8012c38 <__d2b+0x74>
 8012c6c:	0801453f 	.word	0x0801453f
 8012c70:	080145c1 	.word	0x080145c1

08012c74 <__ratio>:
 8012c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c78:	b085      	sub	sp, #20
 8012c7a:	e9cd 1000 	strd	r1, r0, [sp]
 8012c7e:	a902      	add	r1, sp, #8
 8012c80:	f7ff ff56 	bl	8012b30 <__b2d>
 8012c84:	9800      	ldr	r0, [sp, #0]
 8012c86:	a903      	add	r1, sp, #12
 8012c88:	ec55 4b10 	vmov	r4, r5, d0
 8012c8c:	f7ff ff50 	bl	8012b30 <__b2d>
 8012c90:	9b01      	ldr	r3, [sp, #4]
 8012c92:	6919      	ldr	r1, [r3, #16]
 8012c94:	9b00      	ldr	r3, [sp, #0]
 8012c96:	691b      	ldr	r3, [r3, #16]
 8012c98:	1ac9      	subs	r1, r1, r3
 8012c9a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8012c9e:	1a9b      	subs	r3, r3, r2
 8012ca0:	ec5b ab10 	vmov	sl, fp, d0
 8012ca4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	bfce      	itee	gt
 8012cac:	462a      	movgt	r2, r5
 8012cae:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012cb2:	465a      	movle	r2, fp
 8012cb4:	462f      	mov	r7, r5
 8012cb6:	46d9      	mov	r9, fp
 8012cb8:	bfcc      	ite	gt
 8012cba:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012cbe:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8012cc2:	464b      	mov	r3, r9
 8012cc4:	4652      	mov	r2, sl
 8012cc6:	4620      	mov	r0, r4
 8012cc8:	4639      	mov	r1, r7
 8012cca:	f7ed fdc7 	bl	800085c <__aeabi_ddiv>
 8012cce:	ec41 0b10 	vmov	d0, r0, r1
 8012cd2:	b005      	add	sp, #20
 8012cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012cd8 <__copybits>:
 8012cd8:	3901      	subs	r1, #1
 8012cda:	b570      	push	{r4, r5, r6, lr}
 8012cdc:	1149      	asrs	r1, r1, #5
 8012cde:	6914      	ldr	r4, [r2, #16]
 8012ce0:	3101      	adds	r1, #1
 8012ce2:	f102 0314 	add.w	r3, r2, #20
 8012ce6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012cea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012cee:	1f05      	subs	r5, r0, #4
 8012cf0:	42a3      	cmp	r3, r4
 8012cf2:	d30c      	bcc.n	8012d0e <__copybits+0x36>
 8012cf4:	1aa3      	subs	r3, r4, r2
 8012cf6:	3b11      	subs	r3, #17
 8012cf8:	f023 0303 	bic.w	r3, r3, #3
 8012cfc:	3211      	adds	r2, #17
 8012cfe:	42a2      	cmp	r2, r4
 8012d00:	bf88      	it	hi
 8012d02:	2300      	movhi	r3, #0
 8012d04:	4418      	add	r0, r3
 8012d06:	2300      	movs	r3, #0
 8012d08:	4288      	cmp	r0, r1
 8012d0a:	d305      	bcc.n	8012d18 <__copybits+0x40>
 8012d0c:	bd70      	pop	{r4, r5, r6, pc}
 8012d0e:	f853 6b04 	ldr.w	r6, [r3], #4
 8012d12:	f845 6f04 	str.w	r6, [r5, #4]!
 8012d16:	e7eb      	b.n	8012cf0 <__copybits+0x18>
 8012d18:	f840 3b04 	str.w	r3, [r0], #4
 8012d1c:	e7f4      	b.n	8012d08 <__copybits+0x30>

08012d1e <__any_on>:
 8012d1e:	f100 0214 	add.w	r2, r0, #20
 8012d22:	6900      	ldr	r0, [r0, #16]
 8012d24:	114b      	asrs	r3, r1, #5
 8012d26:	4298      	cmp	r0, r3
 8012d28:	b510      	push	{r4, lr}
 8012d2a:	db11      	blt.n	8012d50 <__any_on+0x32>
 8012d2c:	dd0a      	ble.n	8012d44 <__any_on+0x26>
 8012d2e:	f011 011f 	ands.w	r1, r1, #31
 8012d32:	d007      	beq.n	8012d44 <__any_on+0x26>
 8012d34:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012d38:	fa24 f001 	lsr.w	r0, r4, r1
 8012d3c:	fa00 f101 	lsl.w	r1, r0, r1
 8012d40:	428c      	cmp	r4, r1
 8012d42:	d10b      	bne.n	8012d5c <__any_on+0x3e>
 8012d44:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012d48:	4293      	cmp	r3, r2
 8012d4a:	d803      	bhi.n	8012d54 <__any_on+0x36>
 8012d4c:	2000      	movs	r0, #0
 8012d4e:	bd10      	pop	{r4, pc}
 8012d50:	4603      	mov	r3, r0
 8012d52:	e7f7      	b.n	8012d44 <__any_on+0x26>
 8012d54:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012d58:	2900      	cmp	r1, #0
 8012d5a:	d0f5      	beq.n	8012d48 <__any_on+0x2a>
 8012d5c:	2001      	movs	r0, #1
 8012d5e:	e7f6      	b.n	8012d4e <__any_on+0x30>

08012d60 <__sread>:
 8012d60:	b510      	push	{r4, lr}
 8012d62:	460c      	mov	r4, r1
 8012d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d68:	f000 f9ac 	bl	80130c4 <_read_r>
 8012d6c:	2800      	cmp	r0, #0
 8012d6e:	bfab      	itete	ge
 8012d70:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012d72:	89a3      	ldrhlt	r3, [r4, #12]
 8012d74:	181b      	addge	r3, r3, r0
 8012d76:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012d7a:	bfac      	ite	ge
 8012d7c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012d7e:	81a3      	strhlt	r3, [r4, #12]
 8012d80:	bd10      	pop	{r4, pc}

08012d82 <__swrite>:
 8012d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d86:	461f      	mov	r7, r3
 8012d88:	898b      	ldrh	r3, [r1, #12]
 8012d8a:	05db      	lsls	r3, r3, #23
 8012d8c:	4605      	mov	r5, r0
 8012d8e:	460c      	mov	r4, r1
 8012d90:	4616      	mov	r6, r2
 8012d92:	d505      	bpl.n	8012da0 <__swrite+0x1e>
 8012d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d98:	2302      	movs	r3, #2
 8012d9a:	2200      	movs	r2, #0
 8012d9c:	f000 f980 	bl	80130a0 <_lseek_r>
 8012da0:	89a3      	ldrh	r3, [r4, #12]
 8012da2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012da6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012daa:	81a3      	strh	r3, [r4, #12]
 8012dac:	4632      	mov	r2, r6
 8012dae:	463b      	mov	r3, r7
 8012db0:	4628      	mov	r0, r5
 8012db2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012db6:	f000 b997 	b.w	80130e8 <_write_r>

08012dba <__sseek>:
 8012dba:	b510      	push	{r4, lr}
 8012dbc:	460c      	mov	r4, r1
 8012dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012dc2:	f000 f96d 	bl	80130a0 <_lseek_r>
 8012dc6:	1c43      	adds	r3, r0, #1
 8012dc8:	89a3      	ldrh	r3, [r4, #12]
 8012dca:	bf15      	itete	ne
 8012dcc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012dce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012dd2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012dd6:	81a3      	strheq	r3, [r4, #12]
 8012dd8:	bf18      	it	ne
 8012dda:	81a3      	strhne	r3, [r4, #12]
 8012ddc:	bd10      	pop	{r4, pc}

08012dde <__sclose>:
 8012dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012de2:	f000 b993 	b.w	801310c <_close_r>

08012de6 <_realloc_r>:
 8012de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012dea:	4607      	mov	r7, r0
 8012dec:	4614      	mov	r4, r2
 8012dee:	460d      	mov	r5, r1
 8012df0:	b921      	cbnz	r1, 8012dfc <_realloc_r+0x16>
 8012df2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012df6:	4611      	mov	r1, r2
 8012df8:	f7fc b95a 	b.w	800f0b0 <_malloc_r>
 8012dfc:	b92a      	cbnz	r2, 8012e0a <_realloc_r+0x24>
 8012dfe:	f7fe fc2b 	bl	8011658 <_free_r>
 8012e02:	4625      	mov	r5, r4
 8012e04:	4628      	mov	r0, r5
 8012e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e0a:	f000 f9bf 	bl	801318c <_malloc_usable_size_r>
 8012e0e:	4284      	cmp	r4, r0
 8012e10:	4606      	mov	r6, r0
 8012e12:	d802      	bhi.n	8012e1a <_realloc_r+0x34>
 8012e14:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012e18:	d8f4      	bhi.n	8012e04 <_realloc_r+0x1e>
 8012e1a:	4621      	mov	r1, r4
 8012e1c:	4638      	mov	r0, r7
 8012e1e:	f7fc f947 	bl	800f0b0 <_malloc_r>
 8012e22:	4680      	mov	r8, r0
 8012e24:	b908      	cbnz	r0, 8012e2a <_realloc_r+0x44>
 8012e26:	4645      	mov	r5, r8
 8012e28:	e7ec      	b.n	8012e04 <_realloc_r+0x1e>
 8012e2a:	42b4      	cmp	r4, r6
 8012e2c:	4622      	mov	r2, r4
 8012e2e:	4629      	mov	r1, r5
 8012e30:	bf28      	it	cs
 8012e32:	4632      	movcs	r2, r6
 8012e34:	f7fd fd98 	bl	8010968 <memcpy>
 8012e38:	4629      	mov	r1, r5
 8012e3a:	4638      	mov	r0, r7
 8012e3c:	f7fe fc0c 	bl	8011658 <_free_r>
 8012e40:	e7f1      	b.n	8012e26 <_realloc_r+0x40>

08012e42 <__swbuf_r>:
 8012e42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e44:	460e      	mov	r6, r1
 8012e46:	4614      	mov	r4, r2
 8012e48:	4605      	mov	r5, r0
 8012e4a:	b118      	cbz	r0, 8012e54 <__swbuf_r+0x12>
 8012e4c:	6a03      	ldr	r3, [r0, #32]
 8012e4e:	b90b      	cbnz	r3, 8012e54 <__swbuf_r+0x12>
 8012e50:	f7fc fe02 	bl	800fa58 <__sinit>
 8012e54:	69a3      	ldr	r3, [r4, #24]
 8012e56:	60a3      	str	r3, [r4, #8]
 8012e58:	89a3      	ldrh	r3, [r4, #12]
 8012e5a:	071a      	lsls	r2, r3, #28
 8012e5c:	d501      	bpl.n	8012e62 <__swbuf_r+0x20>
 8012e5e:	6923      	ldr	r3, [r4, #16]
 8012e60:	b943      	cbnz	r3, 8012e74 <__swbuf_r+0x32>
 8012e62:	4621      	mov	r1, r4
 8012e64:	4628      	mov	r0, r5
 8012e66:	f000 f82b 	bl	8012ec0 <__swsetup_r>
 8012e6a:	b118      	cbz	r0, 8012e74 <__swbuf_r+0x32>
 8012e6c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8012e70:	4638      	mov	r0, r7
 8012e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e74:	6823      	ldr	r3, [r4, #0]
 8012e76:	6922      	ldr	r2, [r4, #16]
 8012e78:	1a98      	subs	r0, r3, r2
 8012e7a:	6963      	ldr	r3, [r4, #20]
 8012e7c:	b2f6      	uxtb	r6, r6
 8012e7e:	4283      	cmp	r3, r0
 8012e80:	4637      	mov	r7, r6
 8012e82:	dc05      	bgt.n	8012e90 <__swbuf_r+0x4e>
 8012e84:	4621      	mov	r1, r4
 8012e86:	4628      	mov	r0, r5
 8012e88:	f7ff fa98 	bl	80123bc <_fflush_r>
 8012e8c:	2800      	cmp	r0, #0
 8012e8e:	d1ed      	bne.n	8012e6c <__swbuf_r+0x2a>
 8012e90:	68a3      	ldr	r3, [r4, #8]
 8012e92:	3b01      	subs	r3, #1
 8012e94:	60a3      	str	r3, [r4, #8]
 8012e96:	6823      	ldr	r3, [r4, #0]
 8012e98:	1c5a      	adds	r2, r3, #1
 8012e9a:	6022      	str	r2, [r4, #0]
 8012e9c:	701e      	strb	r6, [r3, #0]
 8012e9e:	6962      	ldr	r2, [r4, #20]
 8012ea0:	1c43      	adds	r3, r0, #1
 8012ea2:	429a      	cmp	r2, r3
 8012ea4:	d004      	beq.n	8012eb0 <__swbuf_r+0x6e>
 8012ea6:	89a3      	ldrh	r3, [r4, #12]
 8012ea8:	07db      	lsls	r3, r3, #31
 8012eaa:	d5e1      	bpl.n	8012e70 <__swbuf_r+0x2e>
 8012eac:	2e0a      	cmp	r6, #10
 8012eae:	d1df      	bne.n	8012e70 <__swbuf_r+0x2e>
 8012eb0:	4621      	mov	r1, r4
 8012eb2:	4628      	mov	r0, r5
 8012eb4:	f7ff fa82 	bl	80123bc <_fflush_r>
 8012eb8:	2800      	cmp	r0, #0
 8012eba:	d0d9      	beq.n	8012e70 <__swbuf_r+0x2e>
 8012ebc:	e7d6      	b.n	8012e6c <__swbuf_r+0x2a>
	...

08012ec0 <__swsetup_r>:
 8012ec0:	b538      	push	{r3, r4, r5, lr}
 8012ec2:	4b29      	ldr	r3, [pc, #164]	@ (8012f68 <__swsetup_r+0xa8>)
 8012ec4:	4605      	mov	r5, r0
 8012ec6:	6818      	ldr	r0, [r3, #0]
 8012ec8:	460c      	mov	r4, r1
 8012eca:	b118      	cbz	r0, 8012ed4 <__swsetup_r+0x14>
 8012ecc:	6a03      	ldr	r3, [r0, #32]
 8012ece:	b90b      	cbnz	r3, 8012ed4 <__swsetup_r+0x14>
 8012ed0:	f7fc fdc2 	bl	800fa58 <__sinit>
 8012ed4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ed8:	0719      	lsls	r1, r3, #28
 8012eda:	d422      	bmi.n	8012f22 <__swsetup_r+0x62>
 8012edc:	06da      	lsls	r2, r3, #27
 8012ede:	d407      	bmi.n	8012ef0 <__swsetup_r+0x30>
 8012ee0:	2209      	movs	r2, #9
 8012ee2:	602a      	str	r2, [r5, #0]
 8012ee4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012ee8:	81a3      	strh	r3, [r4, #12]
 8012eea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012eee:	e033      	b.n	8012f58 <__swsetup_r+0x98>
 8012ef0:	0758      	lsls	r0, r3, #29
 8012ef2:	d512      	bpl.n	8012f1a <__swsetup_r+0x5a>
 8012ef4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ef6:	b141      	cbz	r1, 8012f0a <__swsetup_r+0x4a>
 8012ef8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012efc:	4299      	cmp	r1, r3
 8012efe:	d002      	beq.n	8012f06 <__swsetup_r+0x46>
 8012f00:	4628      	mov	r0, r5
 8012f02:	f7fe fba9 	bl	8011658 <_free_r>
 8012f06:	2300      	movs	r3, #0
 8012f08:	6363      	str	r3, [r4, #52]	@ 0x34
 8012f0a:	89a3      	ldrh	r3, [r4, #12]
 8012f0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012f10:	81a3      	strh	r3, [r4, #12]
 8012f12:	2300      	movs	r3, #0
 8012f14:	6063      	str	r3, [r4, #4]
 8012f16:	6923      	ldr	r3, [r4, #16]
 8012f18:	6023      	str	r3, [r4, #0]
 8012f1a:	89a3      	ldrh	r3, [r4, #12]
 8012f1c:	f043 0308 	orr.w	r3, r3, #8
 8012f20:	81a3      	strh	r3, [r4, #12]
 8012f22:	6923      	ldr	r3, [r4, #16]
 8012f24:	b94b      	cbnz	r3, 8012f3a <__swsetup_r+0x7a>
 8012f26:	89a3      	ldrh	r3, [r4, #12]
 8012f28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012f30:	d003      	beq.n	8012f3a <__swsetup_r+0x7a>
 8012f32:	4621      	mov	r1, r4
 8012f34:	4628      	mov	r0, r5
 8012f36:	f000 f84c 	bl	8012fd2 <__smakebuf_r>
 8012f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f3e:	f013 0201 	ands.w	r2, r3, #1
 8012f42:	d00a      	beq.n	8012f5a <__swsetup_r+0x9a>
 8012f44:	2200      	movs	r2, #0
 8012f46:	60a2      	str	r2, [r4, #8]
 8012f48:	6962      	ldr	r2, [r4, #20]
 8012f4a:	4252      	negs	r2, r2
 8012f4c:	61a2      	str	r2, [r4, #24]
 8012f4e:	6922      	ldr	r2, [r4, #16]
 8012f50:	b942      	cbnz	r2, 8012f64 <__swsetup_r+0xa4>
 8012f52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012f56:	d1c5      	bne.n	8012ee4 <__swsetup_r+0x24>
 8012f58:	bd38      	pop	{r3, r4, r5, pc}
 8012f5a:	0799      	lsls	r1, r3, #30
 8012f5c:	bf58      	it	pl
 8012f5e:	6962      	ldrpl	r2, [r4, #20]
 8012f60:	60a2      	str	r2, [r4, #8]
 8012f62:	e7f4      	b.n	8012f4e <__swsetup_r+0x8e>
 8012f64:	2000      	movs	r0, #0
 8012f66:	e7f7      	b.n	8012f58 <__swsetup_r+0x98>
 8012f68:	200001a8 	.word	0x200001a8

08012f6c <__ascii_wctomb>:
 8012f6c:	4603      	mov	r3, r0
 8012f6e:	4608      	mov	r0, r1
 8012f70:	b141      	cbz	r1, 8012f84 <__ascii_wctomb+0x18>
 8012f72:	2aff      	cmp	r2, #255	@ 0xff
 8012f74:	d904      	bls.n	8012f80 <__ascii_wctomb+0x14>
 8012f76:	228a      	movs	r2, #138	@ 0x8a
 8012f78:	601a      	str	r2, [r3, #0]
 8012f7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012f7e:	4770      	bx	lr
 8012f80:	700a      	strb	r2, [r1, #0]
 8012f82:	2001      	movs	r0, #1
 8012f84:	4770      	bx	lr

08012f86 <__swhatbuf_r>:
 8012f86:	b570      	push	{r4, r5, r6, lr}
 8012f88:	460c      	mov	r4, r1
 8012f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f8e:	2900      	cmp	r1, #0
 8012f90:	b096      	sub	sp, #88	@ 0x58
 8012f92:	4615      	mov	r5, r2
 8012f94:	461e      	mov	r6, r3
 8012f96:	da0d      	bge.n	8012fb4 <__swhatbuf_r+0x2e>
 8012f98:	89a3      	ldrh	r3, [r4, #12]
 8012f9a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012f9e:	f04f 0100 	mov.w	r1, #0
 8012fa2:	bf14      	ite	ne
 8012fa4:	2340      	movne	r3, #64	@ 0x40
 8012fa6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012faa:	2000      	movs	r0, #0
 8012fac:	6031      	str	r1, [r6, #0]
 8012fae:	602b      	str	r3, [r5, #0]
 8012fb0:	b016      	add	sp, #88	@ 0x58
 8012fb2:	bd70      	pop	{r4, r5, r6, pc}
 8012fb4:	466a      	mov	r2, sp
 8012fb6:	f000 f8b9 	bl	801312c <_fstat_r>
 8012fba:	2800      	cmp	r0, #0
 8012fbc:	dbec      	blt.n	8012f98 <__swhatbuf_r+0x12>
 8012fbe:	9901      	ldr	r1, [sp, #4]
 8012fc0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012fc4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012fc8:	4259      	negs	r1, r3
 8012fca:	4159      	adcs	r1, r3
 8012fcc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012fd0:	e7eb      	b.n	8012faa <__swhatbuf_r+0x24>

08012fd2 <__smakebuf_r>:
 8012fd2:	898b      	ldrh	r3, [r1, #12]
 8012fd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012fd6:	079d      	lsls	r5, r3, #30
 8012fd8:	4606      	mov	r6, r0
 8012fda:	460c      	mov	r4, r1
 8012fdc:	d507      	bpl.n	8012fee <__smakebuf_r+0x1c>
 8012fde:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012fe2:	6023      	str	r3, [r4, #0]
 8012fe4:	6123      	str	r3, [r4, #16]
 8012fe6:	2301      	movs	r3, #1
 8012fe8:	6163      	str	r3, [r4, #20]
 8012fea:	b003      	add	sp, #12
 8012fec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012fee:	ab01      	add	r3, sp, #4
 8012ff0:	466a      	mov	r2, sp
 8012ff2:	f7ff ffc8 	bl	8012f86 <__swhatbuf_r>
 8012ff6:	9f00      	ldr	r7, [sp, #0]
 8012ff8:	4605      	mov	r5, r0
 8012ffa:	4639      	mov	r1, r7
 8012ffc:	4630      	mov	r0, r6
 8012ffe:	f7fc f857 	bl	800f0b0 <_malloc_r>
 8013002:	b948      	cbnz	r0, 8013018 <__smakebuf_r+0x46>
 8013004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013008:	059a      	lsls	r2, r3, #22
 801300a:	d4ee      	bmi.n	8012fea <__smakebuf_r+0x18>
 801300c:	f023 0303 	bic.w	r3, r3, #3
 8013010:	f043 0302 	orr.w	r3, r3, #2
 8013014:	81a3      	strh	r3, [r4, #12]
 8013016:	e7e2      	b.n	8012fde <__smakebuf_r+0xc>
 8013018:	89a3      	ldrh	r3, [r4, #12]
 801301a:	6020      	str	r0, [r4, #0]
 801301c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013020:	81a3      	strh	r3, [r4, #12]
 8013022:	9b01      	ldr	r3, [sp, #4]
 8013024:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013028:	b15b      	cbz	r3, 8013042 <__smakebuf_r+0x70>
 801302a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801302e:	4630      	mov	r0, r6
 8013030:	f000 f826 	bl	8013080 <_isatty_r>
 8013034:	b128      	cbz	r0, 8013042 <__smakebuf_r+0x70>
 8013036:	89a3      	ldrh	r3, [r4, #12]
 8013038:	f023 0303 	bic.w	r3, r3, #3
 801303c:	f043 0301 	orr.w	r3, r3, #1
 8013040:	81a3      	strh	r3, [r4, #12]
 8013042:	89a3      	ldrh	r3, [r4, #12]
 8013044:	431d      	orrs	r5, r3
 8013046:	81a5      	strh	r5, [r4, #12]
 8013048:	e7cf      	b.n	8012fea <__smakebuf_r+0x18>

0801304a <memmove>:
 801304a:	4288      	cmp	r0, r1
 801304c:	b510      	push	{r4, lr}
 801304e:	eb01 0402 	add.w	r4, r1, r2
 8013052:	d902      	bls.n	801305a <memmove+0x10>
 8013054:	4284      	cmp	r4, r0
 8013056:	4623      	mov	r3, r4
 8013058:	d807      	bhi.n	801306a <memmove+0x20>
 801305a:	1e43      	subs	r3, r0, #1
 801305c:	42a1      	cmp	r1, r4
 801305e:	d008      	beq.n	8013072 <memmove+0x28>
 8013060:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013064:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013068:	e7f8      	b.n	801305c <memmove+0x12>
 801306a:	4402      	add	r2, r0
 801306c:	4601      	mov	r1, r0
 801306e:	428a      	cmp	r2, r1
 8013070:	d100      	bne.n	8013074 <memmove+0x2a>
 8013072:	bd10      	pop	{r4, pc}
 8013074:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013078:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801307c:	e7f7      	b.n	801306e <memmove+0x24>
	...

08013080 <_isatty_r>:
 8013080:	b538      	push	{r3, r4, r5, lr}
 8013082:	4d06      	ldr	r5, [pc, #24]	@ (801309c <_isatty_r+0x1c>)
 8013084:	2300      	movs	r3, #0
 8013086:	4604      	mov	r4, r0
 8013088:	4608      	mov	r0, r1
 801308a:	602b      	str	r3, [r5, #0]
 801308c:	f7f5 f8da 	bl	8008244 <_isatty>
 8013090:	1c43      	adds	r3, r0, #1
 8013092:	d102      	bne.n	801309a <_isatty_r+0x1a>
 8013094:	682b      	ldr	r3, [r5, #0]
 8013096:	b103      	cbz	r3, 801309a <_isatty_r+0x1a>
 8013098:	6023      	str	r3, [r4, #0]
 801309a:	bd38      	pop	{r3, r4, r5, pc}
 801309c:	200009f0 	.word	0x200009f0

080130a0 <_lseek_r>:
 80130a0:	b538      	push	{r3, r4, r5, lr}
 80130a2:	4d07      	ldr	r5, [pc, #28]	@ (80130c0 <_lseek_r+0x20>)
 80130a4:	4604      	mov	r4, r0
 80130a6:	4608      	mov	r0, r1
 80130a8:	4611      	mov	r1, r2
 80130aa:	2200      	movs	r2, #0
 80130ac:	602a      	str	r2, [r5, #0]
 80130ae:	461a      	mov	r2, r3
 80130b0:	f7f5 f8d3 	bl	800825a <_lseek>
 80130b4:	1c43      	adds	r3, r0, #1
 80130b6:	d102      	bne.n	80130be <_lseek_r+0x1e>
 80130b8:	682b      	ldr	r3, [r5, #0]
 80130ba:	b103      	cbz	r3, 80130be <_lseek_r+0x1e>
 80130bc:	6023      	str	r3, [r4, #0]
 80130be:	bd38      	pop	{r3, r4, r5, pc}
 80130c0:	200009f0 	.word	0x200009f0

080130c4 <_read_r>:
 80130c4:	b538      	push	{r3, r4, r5, lr}
 80130c6:	4d07      	ldr	r5, [pc, #28]	@ (80130e4 <_read_r+0x20>)
 80130c8:	4604      	mov	r4, r0
 80130ca:	4608      	mov	r0, r1
 80130cc:	4611      	mov	r1, r2
 80130ce:	2200      	movs	r2, #0
 80130d0:	602a      	str	r2, [r5, #0]
 80130d2:	461a      	mov	r2, r3
 80130d4:	f7f5 f861 	bl	800819a <_read>
 80130d8:	1c43      	adds	r3, r0, #1
 80130da:	d102      	bne.n	80130e2 <_read_r+0x1e>
 80130dc:	682b      	ldr	r3, [r5, #0]
 80130de:	b103      	cbz	r3, 80130e2 <_read_r+0x1e>
 80130e0:	6023      	str	r3, [r4, #0]
 80130e2:	bd38      	pop	{r3, r4, r5, pc}
 80130e4:	200009f0 	.word	0x200009f0

080130e8 <_write_r>:
 80130e8:	b538      	push	{r3, r4, r5, lr}
 80130ea:	4d07      	ldr	r5, [pc, #28]	@ (8013108 <_write_r+0x20>)
 80130ec:	4604      	mov	r4, r0
 80130ee:	4608      	mov	r0, r1
 80130f0:	4611      	mov	r1, r2
 80130f2:	2200      	movs	r2, #0
 80130f4:	602a      	str	r2, [r5, #0]
 80130f6:	461a      	mov	r2, r3
 80130f8:	f7f5 f86c 	bl	80081d4 <_write>
 80130fc:	1c43      	adds	r3, r0, #1
 80130fe:	d102      	bne.n	8013106 <_write_r+0x1e>
 8013100:	682b      	ldr	r3, [r5, #0]
 8013102:	b103      	cbz	r3, 8013106 <_write_r+0x1e>
 8013104:	6023      	str	r3, [r4, #0]
 8013106:	bd38      	pop	{r3, r4, r5, pc}
 8013108:	200009f0 	.word	0x200009f0

0801310c <_close_r>:
 801310c:	b538      	push	{r3, r4, r5, lr}
 801310e:	4d06      	ldr	r5, [pc, #24]	@ (8013128 <_close_r+0x1c>)
 8013110:	2300      	movs	r3, #0
 8013112:	4604      	mov	r4, r0
 8013114:	4608      	mov	r0, r1
 8013116:	602b      	str	r3, [r5, #0]
 8013118:	f7f5 f878 	bl	800820c <_close>
 801311c:	1c43      	adds	r3, r0, #1
 801311e:	d102      	bne.n	8013126 <_close_r+0x1a>
 8013120:	682b      	ldr	r3, [r5, #0]
 8013122:	b103      	cbz	r3, 8013126 <_close_r+0x1a>
 8013124:	6023      	str	r3, [r4, #0]
 8013126:	bd38      	pop	{r3, r4, r5, pc}
 8013128:	200009f0 	.word	0x200009f0

0801312c <_fstat_r>:
 801312c:	b538      	push	{r3, r4, r5, lr}
 801312e:	4d07      	ldr	r5, [pc, #28]	@ (801314c <_fstat_r+0x20>)
 8013130:	2300      	movs	r3, #0
 8013132:	4604      	mov	r4, r0
 8013134:	4608      	mov	r0, r1
 8013136:	4611      	mov	r1, r2
 8013138:	602b      	str	r3, [r5, #0]
 801313a:	f7f5 f873 	bl	8008224 <_fstat>
 801313e:	1c43      	adds	r3, r0, #1
 8013140:	d102      	bne.n	8013148 <_fstat_r+0x1c>
 8013142:	682b      	ldr	r3, [r5, #0]
 8013144:	b103      	cbz	r3, 8013148 <_fstat_r+0x1c>
 8013146:	6023      	str	r3, [r4, #0]
 8013148:	bd38      	pop	{r3, r4, r5, pc}
 801314a:	bf00      	nop
 801314c:	200009f0 	.word	0x200009f0

08013150 <__assert_func>:
 8013150:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013152:	4614      	mov	r4, r2
 8013154:	461a      	mov	r2, r3
 8013156:	4b09      	ldr	r3, [pc, #36]	@ (801317c <__assert_func+0x2c>)
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	4605      	mov	r5, r0
 801315c:	68d8      	ldr	r0, [r3, #12]
 801315e:	b14c      	cbz	r4, 8013174 <__assert_func+0x24>
 8013160:	4b07      	ldr	r3, [pc, #28]	@ (8013180 <__assert_func+0x30>)
 8013162:	9100      	str	r1, [sp, #0]
 8013164:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013168:	4906      	ldr	r1, [pc, #24]	@ (8013184 <__assert_func+0x34>)
 801316a:	462b      	mov	r3, r5
 801316c:	f000 f816 	bl	801319c <fiprintf>
 8013170:	f000 f826 	bl	80131c0 <abort>
 8013174:	4b04      	ldr	r3, [pc, #16]	@ (8013188 <__assert_func+0x38>)
 8013176:	461c      	mov	r4, r3
 8013178:	e7f3      	b.n	8013162 <__assert_func+0x12>
 801317a:	bf00      	nop
 801317c:	200001a8 	.word	0x200001a8
 8013180:	0801461a 	.word	0x0801461a
 8013184:	08014627 	.word	0x08014627
 8013188:	08014655 	.word	0x08014655

0801318c <_malloc_usable_size_r>:
 801318c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013190:	1f18      	subs	r0, r3, #4
 8013192:	2b00      	cmp	r3, #0
 8013194:	bfbc      	itt	lt
 8013196:	580b      	ldrlt	r3, [r1, r0]
 8013198:	18c0      	addlt	r0, r0, r3
 801319a:	4770      	bx	lr

0801319c <fiprintf>:
 801319c:	b40e      	push	{r1, r2, r3}
 801319e:	b503      	push	{r0, r1, lr}
 80131a0:	4601      	mov	r1, r0
 80131a2:	ab03      	add	r3, sp, #12
 80131a4:	4805      	ldr	r0, [pc, #20]	@ (80131bc <fiprintf+0x20>)
 80131a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80131aa:	6800      	ldr	r0, [r0, #0]
 80131ac:	9301      	str	r3, [sp, #4]
 80131ae:	f7fe ff57 	bl	8012060 <_vfiprintf_r>
 80131b2:	b002      	add	sp, #8
 80131b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80131b8:	b003      	add	sp, #12
 80131ba:	4770      	bx	lr
 80131bc:	200001a8 	.word	0x200001a8

080131c0 <abort>:
 80131c0:	b508      	push	{r3, lr}
 80131c2:	2006      	movs	r0, #6
 80131c4:	f000 f82c 	bl	8013220 <raise>
 80131c8:	2001      	movs	r0, #1
 80131ca:	f7f4 ffdb 	bl	8008184 <_exit>

080131ce <_raise_r>:
 80131ce:	291f      	cmp	r1, #31
 80131d0:	b538      	push	{r3, r4, r5, lr}
 80131d2:	4605      	mov	r5, r0
 80131d4:	460c      	mov	r4, r1
 80131d6:	d904      	bls.n	80131e2 <_raise_r+0x14>
 80131d8:	2316      	movs	r3, #22
 80131da:	6003      	str	r3, [r0, #0]
 80131dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80131e0:	bd38      	pop	{r3, r4, r5, pc}
 80131e2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80131e4:	b112      	cbz	r2, 80131ec <_raise_r+0x1e>
 80131e6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80131ea:	b94b      	cbnz	r3, 8013200 <_raise_r+0x32>
 80131ec:	4628      	mov	r0, r5
 80131ee:	f000 f831 	bl	8013254 <_getpid_r>
 80131f2:	4622      	mov	r2, r4
 80131f4:	4601      	mov	r1, r0
 80131f6:	4628      	mov	r0, r5
 80131f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80131fc:	f000 b818 	b.w	8013230 <_kill_r>
 8013200:	2b01      	cmp	r3, #1
 8013202:	d00a      	beq.n	801321a <_raise_r+0x4c>
 8013204:	1c59      	adds	r1, r3, #1
 8013206:	d103      	bne.n	8013210 <_raise_r+0x42>
 8013208:	2316      	movs	r3, #22
 801320a:	6003      	str	r3, [r0, #0]
 801320c:	2001      	movs	r0, #1
 801320e:	e7e7      	b.n	80131e0 <_raise_r+0x12>
 8013210:	2100      	movs	r1, #0
 8013212:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013216:	4620      	mov	r0, r4
 8013218:	4798      	blx	r3
 801321a:	2000      	movs	r0, #0
 801321c:	e7e0      	b.n	80131e0 <_raise_r+0x12>
	...

08013220 <raise>:
 8013220:	4b02      	ldr	r3, [pc, #8]	@ (801322c <raise+0xc>)
 8013222:	4601      	mov	r1, r0
 8013224:	6818      	ldr	r0, [r3, #0]
 8013226:	f7ff bfd2 	b.w	80131ce <_raise_r>
 801322a:	bf00      	nop
 801322c:	200001a8 	.word	0x200001a8

08013230 <_kill_r>:
 8013230:	b538      	push	{r3, r4, r5, lr}
 8013232:	4d07      	ldr	r5, [pc, #28]	@ (8013250 <_kill_r+0x20>)
 8013234:	2300      	movs	r3, #0
 8013236:	4604      	mov	r4, r0
 8013238:	4608      	mov	r0, r1
 801323a:	4611      	mov	r1, r2
 801323c:	602b      	str	r3, [r5, #0]
 801323e:	f7f4 ff91 	bl	8008164 <_kill>
 8013242:	1c43      	adds	r3, r0, #1
 8013244:	d102      	bne.n	801324c <_kill_r+0x1c>
 8013246:	682b      	ldr	r3, [r5, #0]
 8013248:	b103      	cbz	r3, 801324c <_kill_r+0x1c>
 801324a:	6023      	str	r3, [r4, #0]
 801324c:	bd38      	pop	{r3, r4, r5, pc}
 801324e:	bf00      	nop
 8013250:	200009f0 	.word	0x200009f0

08013254 <_getpid_r>:
 8013254:	f7f4 bf7e 	b.w	8008154 <_getpid>

08013258 <_init>:
 8013258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801325a:	bf00      	nop
 801325c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801325e:	bc08      	pop	{r3}
 8013260:	469e      	mov	lr, r3
 8013262:	4770      	bx	lr

08013264 <_fini>:
 8013264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013266:	bf00      	nop
 8013268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801326a:	bc08      	pop	{r3}
 801326c:	469e      	mov	lr, r3
 801326e:	4770      	bx	lr
