

================================================================
== Vitis HLS Report for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2'
================================================================
* Date:           Thu May 29 09:36:29 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1164|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        0|    -|     192|     48|    0|
|Multiplexer      |        -|    -|       -|    210|    -|
|Register         |        -|    -|     423|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     615|   1442|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_24_1_1_U28  |sparsemux_9_2_24_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |inputBuf_U    |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb  |        0|  48|  12|    0|    32|   24|     1|          768|
    |inputBuf_1_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb  |        0|  48|  12|    0|    32|   24|     1|          768|
    |inputBuf_2_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb  |        0|  48|  12|    0|    32|   24|     1|          768|
    |inputBuf_3_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb  |        0|  48|  12|    0|    32|   24|     1|          768|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                                                                  |        0| 192|  48|    0|   128|   96|     4|         3072|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_391_p2                  |         +|   0|  0|  53|          46|           1|
    |add_ln105_fu_403_p2                  |         +|   0|  0|  17|          14|           1|
    |add_ln124_3_fu_494_p2                |         +|   0|  0|  10|           2|           2|
    |counter_internal_block_11_fu_686_p2  |         +|   0|  0|  39|          32|           1|
    |current_line_in_block_fu_500_p2      |         +|   0|  0|  13|           5|           5|
    |grp_fu_285_p2                        |         +|   0|  0|  39|          32|           1|
    |grp_fu_297_p2                        |         +|   0|  0|  39|          32|           1|
    |grp_fu_302_p2                        |         +|   0|  0|  39|          32|           1|
    |inp_12_fu_711_p2                     |         +|   0|  0|  39|          32|           1|
    |k_x_4_fu_514_p2                      |         +|   0|  0|  39|          32|           1|
    |k_y_5_fu_484_p2                      |         +|   0|  0|  39|          32|           1|
    |ofm_x_3_fu_550_p2                    |         +|   0|  0|  39|          32|           1|
    |ofm_y_5_fu_580_p2                    |         +|   0|  0|  39|          32|           1|
    |and_ln153_fu_650_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4     |       and|   0|  0|   2|           1|           1|
    |ap_condition_698                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_702                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_705                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_708                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_711                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_714                     |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op156_load_state4       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op161_read_state4       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op167_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op169_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op171_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op173_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op181_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op183_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op185_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op187_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op189_write_state5      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op75_load_state3        |       and|   0|  0|   2|           1|           1|
    |grp_fu_291_p2                        |      icmp|   0|  0|  39|          32|           6|
    |grp_fu_307_p2                        |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln104_fu_386_p2                 |      icmp|   0|  0|  53|          46|          46|
    |icmp_ln105_fu_397_p2                 |      icmp|   0|  0|  17|          14|          14|
    |icmp_ln107_fu_466_p2                 |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln123_fu_472_p2                 |      icmp|   0|  0|  39|          32|           9|
    |icmp_ln135_fu_520_p2                 |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln138_fu_531_p2                 |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln141_fu_556_p2                 |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln144_fu_586_p2                 |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln153_4_fu_644_p2               |      icmp|   0|  0|  34|          27|           1|
    |icmp_ln153_fu_628_p2                 |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln172_fu_692_p2                 |      icmp|   0|  0|  39|          32|           9|
    |ap_block_pp0_stage0_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3     |        or|   0|  0|   2|           1|           1|
    |counter_internal_block_12_fu_698_p3  |    select|   0|  0|  32|           1|           1|
    |grp_fu_313_p3                        |    select|   0|  0|  32|           1|           1|
    |i_fu_409_p3                          |    select|   0|  0|  14|           1|           1|
    |inp_13_fu_592_p3                     |    select|   0|  0|  32|           1|           1|
    |ofm_y_6_fu_600_p3                    |    select|   0|  0|  32|           1|           1|
    |select_ln98_fu_446_p3                |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|1164|         794|         165|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3        |   9|          2|    1|          2|
    |convInp_i_blk_n                |   9|          2|    1|          2|
    |counter_internal_block_fu_116  |   9|          2|   32|         64|
    |current_block_write_11_fu_104  |   9|          2|   32|         64|
    |current_line_fu_112            |   9|          2|   32|         64|
    |i_010_fu_80                    |   9|          2|   14|         28|
    |indvar_flatten_fu_84           |   9|          2|   46|         92|
    |inp_fu_96                      |  14|          3|   32|         96|
    |inputBuf_1_address0            |  14|          3|    5|         15|
    |inputBuf_2_address0            |  14|          3|    5|         15|
    |inputBuf_3_address0            |  14|          3|    5|         15|
    |inputBuf_address0              |  14|          3|    5|         15|
    |inter0_233_blk_n               |   9|          2|    1|          2|
    |k_x_fu_108                     |   9|          2|   32|         64|
    |k_y_fu_100                     |   9|          2|   32|         64|
    |ofm_x_fu_92                    |   9|          2|   32|         64|
    |ofm_y_fu_88                    |   9|          2|   32|         64|
    |read_block_fu_76               |  14|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 210|         46|  373|        830|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln124_3_reg_912               |   2|   0|    2|          0|
    |and_ln153_reg_946                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |counter_internal_block_fu_116     |  32|   0|   32|          0|
    |current_block_write_11_fu_104     |  32|   0|   32|          0|
    |current_line_fu_112               |  32|   0|   32|          0|
    |i_010_fu_80                       |  14|   0|   14|          0|
    |icmp_ln104_reg_891                |   1|   0|    1|          0|
    |icmp_ln105_reg_895                |   1|   0|    1|          0|
    |icmp_ln107_reg_904                |   1|   0|    1|          0|
    |icmp_ln107_reg_904_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln123_reg_908                |   1|   0|    1|          0|
    |icmp_ln123_reg_908_pp0_iter3_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_84              |  46|   0|   46|          0|
    |inp_fu_96                         |  32|   0|   32|          0|
    |k_x_fu_108                        |  32|   0|   32|          0|
    |k_y_fu_100                        |  32|   0|   32|          0|
    |ofm_x_fu_92                       |  32|   0|   32|          0|
    |ofm_y_fu_88                       |  32|   0|   32|          0|
    |p_0_reg_956                       |  24|   0|   24|          0|
    |read_block_fu_76                  |  32|   0|   32|          0|
    |reg_321                           |  32|   0|   32|          0|
    |trunc_ln98_reg_900                |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 423|   0|  423|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|inter0_233_dout            |   in|   24|     ap_fifo|                                                              inter0_233|       pointer|
|inter0_233_num_data_valid  |   in|    8|     ap_fifo|                                                              inter0_233|       pointer|
|inter0_233_fifo_cap        |   in|    8|     ap_fifo|                                                              inter0_233|       pointer|
|inter0_233_empty_n         |   in|    1|     ap_fifo|                                                              inter0_233|       pointer|
|inter0_233_read            |  out|    1|     ap_fifo|                                                              inter0_233|       pointer|
|convInp_i_din              |  out|   24|     ap_fifo|                                                               convInp_i|       pointer|
|convInp_i_num_data_valid   |   in|    3|     ap_fifo|                                                               convInp_i|       pointer|
|convInp_i_fifo_cap         |   in|    3|     ap_fifo|                                                               convInp_i|       pointer|
|convInp_i_full_n           |   in|    1|     ap_fifo|                                                               convInp_i|       pointer|
|convInp_i_write            |  out|    1|     ap_fifo|                                                               convInp_i|       pointer|
|bound                      |   in|   46|     ap_none|                                                                   bound|        scalar|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%read_block = alloca i32 1" [../slidingwindow.h:101]   --->   Operation 7 'alloca' 'read_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_010 = alloca i32 1" [../slidingwindow.h:105]   --->   Operation 8 'alloca' 'i_010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ofm_y = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 10 'alloca' 'ofm_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ofm_x = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 11 'alloca' 'ofm_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 12 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_y = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 13 'alloca' 'k_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%current_block_write_11 = alloca i32 1" [../slidingwindow.h:98]   --->   Operation 14 'alloca' 'current_block_write_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_x = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 15 'alloca' 'k_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%current_line = alloca i32 1" [../slidingwindow.h:100]   --->   Operation 16 'alloca' 'current_line' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%counter_internal_block = alloca i32 1" [../slidingwindow.h:97]   --->   Operation 17 'alloca' 'counter_internal_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %convInp_i, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter0_233, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bound_read = read i46 @_ssdm_op_Read.ap_auto.i46, i46 %bound"   --->   Operation 20 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%inputBuf = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 21 'alloca' 'inputBuf' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%inputBuf_1 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 22 'alloca' 'inputBuf_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%inputBuf_2 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 23 'alloca' 'inputBuf_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%inputBuf_3 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 24 'alloca' 'inputBuf_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 25 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 26 'store' 'store_ln100' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 27 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 0, i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 28 'store' 'store_ln98' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 29 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 0, i32 %inp" [../slidingwindow.h:102]   --->   Operation 30 'store' 'store_ln102' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 31 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_y" [../slidingwindow.h:102]   --->   Operation 32 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i46 0, i46 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln105 = store i14 0, i14 %i_010" [../slidingwindow.h:105]   --->   Operation 34 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 0, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 35 'store' 'store_ln101' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.63>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_34 = load i14 %i_010" [../slidingwindow.h:105]   --->   Operation 37 'load' 'i_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i46 %indvar_flatten" [../slidingwindow.h:104]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.04ns)   --->   "%icmp_ln104 = icmp_eq  i46 %indvar_flatten_load, i46 %bound_read" [../slidingwindow.h:104]   --->   Operation 39 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 3.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (3.04ns)   --->   "%add_ln104 = add i46 %indvar_flatten_load, i46 1" [../slidingwindow.h:104]   --->   Operation 40 'add' 'add_ln104' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc77, void %for.end79.loopexit.exitStub" [../slidingwindow.h:104]   --->   Operation 41 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.81ns)   --->   "%icmp_ln105 = icmp_eq  i14 %i_34, i14 8196" [../slidingwindow.h:105]   --->   Operation 42 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.81ns)   --->   "%add_ln105 = add i14 %i_34, i14 1" [../slidingwindow.h:105]   --->   Operation 43 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%i = select i1 %icmp_ln105, i14 1, i14 %add_ln105" [../slidingwindow.h:105]   --->   Operation 44 'select' 'i' <Predicate = (!icmp_ln104)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln104 = store i46 %add_ln104, i46 %indvar_flatten" [../slidingwindow.h:104]   --->   Operation 45 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln105 = store i14 %i, i14 %i_010" [../slidingwindow.h:105]   --->   Operation 46 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body4" [../slidingwindow.h:105]   --->   Operation 47 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.67>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%inp_11 = load i32 %inp" [../slidingwindow.h:112]   --->   Operation 48 'load' 'inp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%current_block_write_16 = load i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 49 'load' 'current_block_write_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%counter_internal_block_10 = load i32 %counter_internal_block" [../slidingwindow.h:171]   --->   Operation 50 'load' 'counter_internal_block_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%read_block_load = load i32 %read_block" [../slidingwindow.h:98]   --->   Operation 51 'load' 'read_block_load' <Predicate = (!icmp_ln104 & !icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ofm_x_load = load i32 %ofm_x" [../slidingwindow.h:105]   --->   Operation 52 'load' 'ofm_x_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%k_x_load = load i32 %k_x" [../slidingwindow.h:105]   --->   Operation 53 'load' 'k_x_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.69ns)   --->   "%select_ln98 = select i1 %icmp_ln105, i32 0, i32 %read_block_load" [../slidingwindow.h:98]   --->   Operation 55 'select' 'select_ln98' <Predicate = (!icmp_ln104)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %k_x_load" [../slidingwindow.h:105]   --->   Operation 56 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i32 %ofm_x_load" [../slidingwindow.h:105]   --->   Operation 57 'trunc' 'trunc_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../slidingwindow.h:106]   --->   Operation 58 'specpipeline' 'specpipeline_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %current_block_write_16" [../slidingwindow.h:98]   --->   Operation 59 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln107 = icmp_ult  i32 %inp_11, i32 96" [../slidingwindow.h:107]   --->   Operation 60 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %if.else, void %if.then" [../slidingwindow.h:107]   --->   Operation 61 'br' 'br_ln107' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln123 = icmp_ult  i32 %counter_internal_block_10, i32 269" [../slidingwindow.h:123]   --->   Operation 62 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %if.end51, void %if.then17" [../slidingwindow.h:123]   --->   Operation 63 'br' 'br_ln123' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%k_y_load = load i32 %k_y" [../slidingwindow.h:124]   --->   Operation 64 'load' 'k_y_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%k_x_load_1 = load i32 %k_x" [../slidingwindow.h:134]   --->   Operation 65 'load' 'k_x_load_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.55ns)   --->   "%k_y_5 = add i32 %k_y_load, i32 1" [../slidingwindow.h:124]   --->   Operation 66 'add' 'k_y_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %k_y_5" [../slidingwindow.h:124]   --->   Operation 67 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.56ns)   --->   "%add_ln124_3 = add i2 %trunc_ln124, i2 %trunc_ln98" [../slidingwindow.h:124]   --->   Operation 68 'add' 'add_ln124_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.78ns)   --->   "%current_line_in_block = add i5 %trunc_ln105_1, i5 %trunc_ln105" [../slidingwindow.h:128]   --->   Operation 69 'add' 'current_line_in_block' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %current_line_in_block" [../slidingwindow.h:129]   --->   Operation 70 'zext' 'zext_ln129' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%inputBuf_addr_5 = getelementptr i24 %inputBuf, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 71 'getelementptr' 'inputBuf_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%inputBuf_1_addr_5 = getelementptr i24 %inputBuf_1, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 72 'getelementptr' 'inputBuf_1_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%inputBuf_2_addr_5 = getelementptr i24 %inputBuf_2, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 73 'getelementptr' 'inputBuf_2_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%inputBuf_3_addr_5 = getelementptr i24 %inputBuf_3, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 74 'getelementptr' 'inputBuf_3_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%inputBuf_load = load i5 %inputBuf_addr_5" [../slidingwindow.h:129]   --->   Operation 75 'load' 'inputBuf_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 76 [2/2] (2.32ns)   --->   "%inputBuf_1_load = load i5 %inputBuf_1_addr_5" [../slidingwindow.h:129]   --->   Operation 76 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 77 [2/2] (2.32ns)   --->   "%inputBuf_2_load = load i5 %inputBuf_2_addr_5" [../slidingwindow.h:129]   --->   Operation 77 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 78 [2/2] (2.32ns)   --->   "%inputBuf_3_load = load i5 %inputBuf_3_addr_5" [../slidingwindow.h:129]   --->   Operation 78 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%k_x_4 = add i32 %k_x_load_1, i32 1" [../slidingwindow.h:134]   --->   Operation 79 'add' 'k_x_4' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (2.55ns)   --->   "%icmp_ln135 = icmp_eq  i32 %k_x_4, i32 3" [../slidingwindow.h:135]   --->   Operation 80 'icmp' 'icmp_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %if.then17.if.end51_crit_edge, void %if.then36" [../slidingwindow.h:135]   --->   Operation 81 'br' 'br_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %k_x_4, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 82 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & !icmp_ln135)> <Delay = 1.58>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln135 = br void %if.end51" [../slidingwindow.h:135]   --->   Operation 83 'br' 'br_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & !icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.55ns)   --->   "%icmp_ln138 = icmp_eq  i32 %k_y_5, i32 3" [../slidingwindow.h:138]   --->   Operation 84 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %if.then36.if.end51_crit_edge, void %if.then39" [../slidingwindow.h:138]   --->   Operation 85 'br' 'br_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 86 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & !icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %k_y_5, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 87 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & !icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln138 = br void %if.end51" [../slidingwindow.h:138]   --->   Operation 88 'br' 'br_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & !icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%ofm_x_load_3 = load i32 %ofm_x" [../slidingwindow.h:140]   --->   Operation 89 'load' 'ofm_x_load_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.55ns)   --->   "%ofm_x_3 = add i32 %ofm_x_load_3, i32 1" [../slidingwindow.h:140]   --->   Operation 90 'add' 'ofm_x_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (2.55ns)   --->   "%icmp_ln141 = icmp_eq  i32 %ofm_x_3, i32 30" [../slidingwindow.h:141]   --->   Operation 91 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 92 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %if.then39.if.end51_crit_edge, void %if.then42" [../slidingwindow.h:141]   --->   Operation 93 'br' 'br_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 94 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %ofm_x_3, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 95 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln141 = br void %if.end51" [../slidingwindow.h:141]   --->   Operation 96 'br' 'br_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%ofm_y_load = load i32 %ofm_y" [../slidingwindow.h:143]   --->   Operation 97 'load' 'ofm_y_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.55ns)   --->   "%ofm_y_5 = add i32 %ofm_y_load, i32 1" [../slidingwindow.h:143]   --->   Operation 98 'add' 'ofm_y_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.55ns)   --->   "%icmp_ln144 = icmp_eq  i32 %ofm_y_5, i32 30" [../slidingwindow.h:144]   --->   Operation 99 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.69ns)   --->   "%inp_13 = select i1 %icmp_ln144, i32 0, i32 %inp_11" [../slidingwindow.h:144]   --->   Operation 100 'select' 'inp_13' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.69ns)   --->   "%ofm_y_6 = select i1 %icmp_ln144, i32 0, i32 %ofm_y_5" [../slidingwindow.h:144]   --->   Operation 101 'select' 'ofm_y_6' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 102 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 103 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 %inp_13, i32 %inp" [../slidingwindow.h:102]   --->   Operation 103 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.70>
ST_3 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 104 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %ofm_y_6, i32 %ofm_y" [../slidingwindow.h:102]   --->   Operation 105 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln148 = br void %if.end51" [../slidingwindow.h:148]   --->   Operation 106 'br' 'br_ln148' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_ult  i32 %counter_internal_block_10, i32 31" [../slidingwindow.h:153]   --->   Operation 107 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %select_ln98, i32 5, i32 31" [../slidingwindow.h:153]   --->   Operation 108 'partselect' 'tmp' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.40ns)   --->   "%icmp_ln153_4 = icmp_eq  i27 %tmp, i27 0" [../slidingwindow.h:153]   --->   Operation 109 'icmp' 'icmp_ln153_4' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.97ns)   --->   "%and_ln153 = and i1 %icmp_ln153, i1 %icmp_ln153_4" [../slidingwindow.h:153]   --->   Operation 110 'and' 'and_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %and_ln153, void %if.end51.if.end70_crit_edge, void %if.then54" [../slidingwindow.h:153]   --->   Operation 111 'br' 'br_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 112 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & !and_ln153)> <Delay = 1.82>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.end70" [../slidingwindow.h:153]   --->   Operation 113 'br' 'br_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107 & !and_ln153)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%current_line_load_9 = load i32 %current_line" [../slidingwindow.h:156]   --->   Operation 114 'load' 'current_line_load_9' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.86ns)   --->   "%switch_ln156 = switch i2 %trunc_ln98, void %arrayidx601.case.3, i2 0, void %arrayidx601.case.0, i2 1, void %arrayidx601.case.1, i2 2, void %arrayidx601.case.2" [../slidingwindow.h:156]   --->   Operation 115 'switch' 'switch_ln156' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 1.86>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%current_line_load = load i32 %current_line" [../slidingwindow.h:159]   --->   Operation 116 'load' 'current_line_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (2.55ns)   --->   "%current_line_8 = add i32 %current_line_load, i32 1" [../slidingwindow.h:159]   --->   Operation 117 'add' 'current_line_8' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (2.55ns)   --->   "%icmp_ln160 = icmp_eq  i32 %current_line_8, i32 32" [../slidingwindow.h:160]   --->   Operation 118 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %arrayidx601.exit.if.end70_crit_edge, void %if.then63" [../slidingwindow.h:160]   --->   Operation 119 'br' 'br_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 %current_line_8, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 120 'store' 'store_ln100' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 121 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 121 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 1.82>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln160 = br void %if.end70" [../slidingwindow.h:160]   --->   Operation 122 'br' 'br_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.55ns)   --->   "%read_block_8 = add i32 %select_ln98, i32 1" [../slidingwindow.h:163]   --->   Operation 123 'add' 'read_block_8' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (2.55ns)   --->   "%current_block_write_18 = add i32 %current_block_write_16, i32 1" [../slidingwindow.h:164]   --->   Operation 124 'add' 'current_block_write_18' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (2.55ns)   --->   "%icmp_ln165 = icmp_eq  i32 %current_block_write_18, i32 4" [../slidingwindow.h:165]   --->   Operation 125 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.69ns)   --->   "%current_block_write_19 = select i1 %icmp_ln165, i32 0, i32 %current_block_write_18" [../slidingwindow.h:165]   --->   Operation 126 'select' 'current_block_write_19' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 127 'store' 'store_ln100' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 128 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 %current_block_write_19, i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 128 'store' 'store_ln98' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 129 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %read_block_8, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 129 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.82>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln169 = br void %if.end70" [../slidingwindow.h:169]   --->   Operation 130 'br' 'br_ln169' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.55ns)   --->   "%counter_internal_block_11 = add i32 %counter_internal_block_10, i32 1" [../slidingwindow.h:171]   --->   Operation 131 'add' 'counter_internal_block_11' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (2.55ns)   --->   "%icmp_ln172 = icmp_eq  i32 %counter_internal_block_11, i32 269" [../slidingwindow.h:172]   --->   Operation 132 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.69ns)   --->   "%counter_internal_block_12 = select i1 %icmp_ln172, i32 0, i32 %counter_internal_block_11" [../slidingwindow.h:172]   --->   Operation 133 'select' 'counter_internal_block_12' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %counter_internal_block_12, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 134 'store' 'store_ln97' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 1.58>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%current_line_load_7 = load i32 %current_line" [../slidingwindow.h:110]   --->   Operation 136 'load' 'current_line_load_7' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.86ns)   --->   "%switch_ln110 = switch i2 %trunc_ln98, void %arrayidx73.case.3, i2 0, void %arrayidx73.case.0, i2 1, void %arrayidx73.case.1, i2 2, void %arrayidx73.case.2" [../slidingwindow.h:110]   --->   Operation 137 'switch' 'switch_ln110' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 1.86>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%current_line_load_8 = load i32 %current_line" [../slidingwindow.h:111]   --->   Operation 138 'load' 'current_line_load_8' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.55ns)   --->   "%current_line_7 = add i32 %current_line_load_8, i32 1" [../slidingwindow.h:111]   --->   Operation 139 'add' 'current_line_7' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (2.55ns)   --->   "%inp_12 = add i32 %inp_11, i32 1" [../slidingwindow.h:112]   --->   Operation 140 'add' 'inp_12' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (2.55ns)   --->   "%icmp_ln113 = icmp_eq  i32 %current_line_7, i32 32" [../slidingwindow.h:113]   --->   Operation 141 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 %inp_12, i32 %inp" [../slidingwindow.h:102]   --->   Operation 142 'store' 'store_ln102' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 1.70>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %arrayidx73.exit.for.inc_crit_edge, void %if.then10" [../slidingwindow.h:113]   --->   Operation 143 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 %current_line_7, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 144 'store' 'store_ln100' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 145 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 145 'store' 'store_ln101' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 1.82>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc" [../slidingwindow.h:113]   --->   Operation 146 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.55ns)   --->   "%current_block_write = add i32 %current_block_write_16, i32 1" [../slidingwindow.h:115]   --->   Operation 147 'add' 'current_block_write' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (2.55ns)   --->   "%icmp_ln116 = icmp_eq  i32 %current_block_write, i32 4" [../slidingwindow.h:116]   --->   Operation 148 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.69ns)   --->   "%current_block_write_17 = select i1 %icmp_ln116, i32 0, i32 %current_block_write" [../slidingwindow.h:116]   --->   Operation 149 'select' 'current_block_write_17' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (2.55ns)   --->   "%read_block_7 = add i32 %select_ln98, i32 1" [../slidingwindow.h:119]   --->   Operation 150 'add' 'read_block_7' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 151 'store' 'store_ln97' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.58>
ST_3 : Operation 152 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 152 'store' 'store_ln100' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 153 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 %current_block_write_17, i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 153 'store' 'store_ln98' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 154 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %read_block_7, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 154 'store' 'store_ln101' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.82>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc" [../slidingwindow.h:121]   --->   Operation 155 'br' 'br_ln121' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.85>
ST_4 : Operation 156 [1/2] (2.32ns)   --->   "%inputBuf_load = load i5 %inputBuf_addr_5" [../slidingwindow.h:129]   --->   Operation 156 'load' 'inputBuf_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 157 [1/2] (2.32ns)   --->   "%inputBuf_1_load = load i5 %inputBuf_1_addr_5" [../slidingwindow.h:129]   --->   Operation 157 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 158 [1/2] (2.32ns)   --->   "%inputBuf_2_load = load i5 %inputBuf_2_addr_5" [../slidingwindow.h:129]   --->   Operation 158 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 159 [1/2] (2.32ns)   --->   "%inputBuf_3_load = load i5 %inputBuf_3_addr_5" [../slidingwindow.h:129]   --->   Operation 159 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 160 [1/1] (1.82ns)   --->   "%p_0 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %inputBuf_load, i2 1, i24 %inputBuf_1_load, i2 2, i24 %inputBuf_2_load, i2 3, i24 %inputBuf_3_load, i24 0, i2 %add_ln124_3" [../slidingwindow.h:129]   --->   Operation 160 'sparsemux' 'p_0' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (3.52ns)   --->   "%inElem_4 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %inter0_233" [../slidingwindow.h:155]   --->   Operation 161 'read' 'inElem_4' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 128> <FIFO>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i32 %current_line_load_9" [../slidingwindow.h:156]   --->   Operation 162 'zext' 'zext_ln156' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%inputBuf_addr_6 = getelementptr i24 %inputBuf, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 163 'getelementptr' 'inputBuf_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%inputBuf_1_addr_6 = getelementptr i24 %inputBuf_1, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 164 'getelementptr' 'inputBuf_1_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%inputBuf_2_addr_6 = getelementptr i24 %inputBuf_2, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 165 'getelementptr' 'inputBuf_2_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_3_addr_6 = getelementptr i24 %inputBuf_3, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 166 'getelementptr' 'inputBuf_3_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln156 = store i24 %inElem_4, i5 %inputBuf_2_addr_6" [../slidingwindow.h:156]   --->   Operation 167 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 168 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 2)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln156 = store i24 %inElem_4, i5 %inputBuf_1_addr_6" [../slidingwindow.h:156]   --->   Operation 169 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 170 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 1)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln156 = store i24 %inElem_4, i5 %inputBuf_addr_6" [../slidingwindow.h:156]   --->   Operation 171 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 172 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 0)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln156 = store i24 %inElem_4, i5 %inputBuf_3_addr_6" [../slidingwindow.h:156]   --->   Operation 173 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 174 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 3)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (3.52ns)   --->   "%inElem = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %inter0_233" [../slidingwindow.h:109]   --->   Operation 175 'read' 'inElem' <Predicate = (icmp_ln107)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 128> <FIFO>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %current_line_load_7" [../slidingwindow.h:110]   --->   Operation 176 'zext' 'zext_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%inputBuf_addr = getelementptr i24 %inputBuf, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 177 'getelementptr' 'inputBuf_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%inputBuf_1_addr = getelementptr i24 %inputBuf_1, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 178 'getelementptr' 'inputBuf_1_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%inputBuf_2_addr = getelementptr i24 %inputBuf_2, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 179 'getelementptr' 'inputBuf_2_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%inputBuf_3_addr = getelementptr i24 %inputBuf_3, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 180 'getelementptr' 'inputBuf_3_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln110 = store i24 %inElem, i5 %inputBuf_2_addr" [../slidingwindow.h:110]   --->   Operation 181 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 182 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 2)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln110 = store i24 %inElem, i5 %inputBuf_1_addr" [../slidingwindow.h:110]   --->   Operation 183 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 184 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 1)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln110 = store i24 %inElem, i5 %inputBuf_addr" [../slidingwindow.h:110]   --->   Operation 185 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 186 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 0)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln110 = store i24 %inElem, i5 %inputBuf_3_addr" [../slidingwindow.h:110]   --->   Operation 187 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 188 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 3)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 190 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 189 [1/1] (3.63ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %convInp_i, i24 %p_0" [../slidingwindow.h:130]   --->   Operation 189 'write' 'write_ln130' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inter0_233]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ convInp_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
read_block                (alloca       ) [ 011100]
i_010                     (alloca       ) [ 011000]
indvar_flatten            (alloca       ) [ 011000]
ofm_y                     (alloca       ) [ 011100]
ofm_x                     (alloca       ) [ 011100]
inp                       (alloca       ) [ 011100]
k_y                       (alloca       ) [ 011100]
current_block_write_11    (alloca       ) [ 011100]
k_x                       (alloca       ) [ 011100]
current_line              (alloca       ) [ 011100]
counter_internal_block    (alloca       ) [ 011100]
specinterface_ln0         (specinterface) [ 000000]
specinterface_ln0         (specinterface) [ 000000]
bound_read                (read         ) [ 011000]
inputBuf                  (alloca       ) [ 011110]
inputBuf_1                (alloca       ) [ 011110]
inputBuf_2                (alloca       ) [ 011110]
inputBuf_3                (alloca       ) [ 011110]
store_ln97                (store        ) [ 000000]
store_ln100               (store        ) [ 000000]
store_ln102               (store        ) [ 000000]
store_ln98                (store        ) [ 000000]
store_ln102               (store        ) [ 000000]
store_ln102               (store        ) [ 000000]
store_ln102               (store        ) [ 000000]
store_ln102               (store        ) [ 000000]
store_ln0                 (store        ) [ 000000]
store_ln105               (store        ) [ 000000]
store_ln101               (store        ) [ 000000]
br_ln0                    (br           ) [ 000000]
i_34                      (load         ) [ 000000]
indvar_flatten_load       (load         ) [ 000000]
icmp_ln104                (icmp         ) [ 011110]
add_ln104                 (add          ) [ 000000]
br_ln104                  (br           ) [ 000000]
icmp_ln105                (icmp         ) [ 010100]
add_ln105                 (add          ) [ 000000]
i                         (select       ) [ 000000]
store_ln104               (store        ) [ 000000]
store_ln105               (store        ) [ 000000]
br_ln105                  (br           ) [ 000000]
inp_11                    (load         ) [ 000000]
current_block_write_16    (load         ) [ 000000]
counter_internal_block_10 (load         ) [ 000000]
read_block_load           (load         ) [ 000000]
ofm_x_load                (load         ) [ 000000]
k_x_load                  (load         ) [ 000000]
specloopname_ln0          (specloopname ) [ 000000]
select_ln98               (select       ) [ 000000]
trunc_ln105               (trunc        ) [ 000000]
trunc_ln105_1             (trunc        ) [ 000000]
specpipeline_ln106        (specpipeline ) [ 000000]
trunc_ln98                (trunc        ) [ 010010]
icmp_ln107                (icmp         ) [ 010111]
br_ln107                  (br           ) [ 000000]
icmp_ln123                (icmp         ) [ 010111]
br_ln123                  (br           ) [ 000000]
k_y_load                  (load         ) [ 000000]
k_x_load_1                (load         ) [ 000000]
k_y_5                     (add          ) [ 000000]
trunc_ln124               (trunc        ) [ 000000]
add_ln124_3               (add          ) [ 010010]
current_line_in_block     (add          ) [ 000000]
zext_ln129                (zext         ) [ 000000]
inputBuf_addr_5           (getelementptr) [ 010010]
inputBuf_1_addr_5         (getelementptr) [ 010010]
inputBuf_2_addr_5         (getelementptr) [ 010010]
inputBuf_3_addr_5         (getelementptr) [ 010010]
k_x_4                     (add          ) [ 000000]
icmp_ln135                (icmp         ) [ 010100]
br_ln135                  (br           ) [ 000000]
store_ln102               (store        ) [ 000000]
br_ln135                  (br           ) [ 000000]
icmp_ln138                (icmp         ) [ 010100]
br_ln138                  (br           ) [ 000000]
store_ln102               (store        ) [ 000000]
store_ln102               (store        ) [ 000000]
br_ln138                  (br           ) [ 000000]
ofm_x_load_3              (load         ) [ 000000]
ofm_x_3                   (add          ) [ 000000]
icmp_ln141                (icmp         ) [ 010100]
store_ln102               (store        ) [ 000000]
br_ln141                  (br           ) [ 000000]
store_ln102               (store        ) [ 000000]
store_ln102               (store        ) [ 000000]
br_ln141                  (br           ) [ 000000]
ofm_y_load                (load         ) [ 000000]
ofm_y_5                   (add          ) [ 000000]
icmp_ln144                (icmp         ) [ 000000]
inp_13                    (select       ) [ 000000]
ofm_y_6                   (select       ) [ 000000]
store_ln102               (store        ) [ 000000]
store_ln102               (store        ) [ 000000]
store_ln102               (store        ) [ 000000]
store_ln102               (store        ) [ 000000]
br_ln148                  (br           ) [ 000000]
icmp_ln153                (icmp         ) [ 000000]
tmp                       (partselect   ) [ 000000]
icmp_ln153_4              (icmp         ) [ 000000]
and_ln153                 (and          ) [ 010110]
br_ln153                  (br           ) [ 000000]
store_ln101               (store        ) [ 000000]
br_ln153                  (br           ) [ 000000]
current_line_load_9       (load         ) [ 010010]
switch_ln156              (switch       ) [ 000000]
current_line_load         (load         ) [ 000000]
current_line_8            (add          ) [ 000000]
icmp_ln160                (icmp         ) [ 010100]
br_ln160                  (br           ) [ 000000]
store_ln100               (store        ) [ 000000]
store_ln101               (store        ) [ 000000]
br_ln160                  (br           ) [ 000000]
read_block_8              (add          ) [ 000000]
current_block_write_18    (add          ) [ 000000]
icmp_ln165                (icmp         ) [ 000000]
current_block_write_19    (select       ) [ 000000]
store_ln100               (store        ) [ 000000]
store_ln98                (store        ) [ 000000]
store_ln101               (store        ) [ 000000]
br_ln169                  (br           ) [ 000000]
counter_internal_block_11 (add          ) [ 000000]
icmp_ln172                (icmp         ) [ 000000]
counter_internal_block_12 (select       ) [ 000000]
store_ln97                (store        ) [ 000000]
br_ln0                    (br           ) [ 000000]
current_line_load_7       (load         ) [ 010010]
switch_ln110              (switch       ) [ 000000]
current_line_load_8       (load         ) [ 000000]
current_line_7            (add          ) [ 000000]
inp_12                    (add          ) [ 000000]
icmp_ln113                (icmp         ) [ 010100]
store_ln102               (store        ) [ 000000]
br_ln113                  (br           ) [ 000000]
store_ln100               (store        ) [ 000000]
store_ln101               (store        ) [ 000000]
br_ln113                  (br           ) [ 000000]
current_block_write       (add          ) [ 000000]
icmp_ln116                (icmp         ) [ 000000]
current_block_write_17    (select       ) [ 000000]
read_block_7              (add          ) [ 000000]
store_ln97                (store        ) [ 000000]
store_ln100               (store        ) [ 000000]
store_ln98                (store        ) [ 000000]
store_ln101               (store        ) [ 000000]
br_ln121                  (br           ) [ 000000]
inputBuf_load             (load         ) [ 000000]
inputBuf_1_load           (load         ) [ 000000]
inputBuf_2_load           (load         ) [ 000000]
inputBuf_3_load           (load         ) [ 000000]
p_0                       (sparsemux    ) [ 010001]
inElem_4                  (read         ) [ 000000]
zext_ln156                (zext         ) [ 000000]
inputBuf_addr_6           (getelementptr) [ 000000]
inputBuf_1_addr_6         (getelementptr) [ 000000]
inputBuf_2_addr_6         (getelementptr) [ 000000]
inputBuf_3_addr_6         (getelementptr) [ 000000]
store_ln156               (store        ) [ 000000]
br_ln156                  (br           ) [ 000000]
store_ln156               (store        ) [ 000000]
br_ln156                  (br           ) [ 000000]
store_ln156               (store        ) [ 000000]
br_ln156                  (br           ) [ 000000]
store_ln156               (store        ) [ 000000]
br_ln156                  (br           ) [ 000000]
inElem                    (read         ) [ 000000]
zext_ln110                (zext         ) [ 000000]
inputBuf_addr             (getelementptr) [ 000000]
inputBuf_1_addr           (getelementptr) [ 000000]
inputBuf_2_addr           (getelementptr) [ 000000]
inputBuf_3_addr           (getelementptr) [ 000000]
store_ln110               (store        ) [ 000000]
br_ln110                  (br           ) [ 000000]
store_ln110               (store        ) [ 000000]
br_ln110                  (br           ) [ 000000]
store_ln110               (store        ) [ 000000]
br_ln110                  (br           ) [ 000000]
store_ln110               (store        ) [ 000000]
br_ln110                  (br           ) [ 000000]
write_ln130               (write        ) [ 000000]
ret_ln0                   (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inter0_233">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter0_233"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="convInp_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convInp_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i46"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i24.i24.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="read_block_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_block/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_010_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_010/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ofm_y_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_y/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ofm_x_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_x/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="inp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_y_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_y/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="current_block_write_11_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_write_11/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="k_x_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_x/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="current_line_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="counter_internal_block_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_internal_block/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inputBuf_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="inputBuf_1_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="inputBuf_2_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inputBuf_3_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bound_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="46" slack="0"/>
<pin id="138" dir="0" index="1" bw="46" slack="0"/>
<pin id="139" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inElem_4/4 inElem/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln130_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="24" slack="0"/>
<pin id="151" dir="0" index="2" bw="24" slack="1"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln130/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="inputBuf_addr_5_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr_5/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="inputBuf_1_addr_5_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr_5/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="inputBuf_2_addr_5_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr_5/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="inputBuf_3_addr_5_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr_5/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="24" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="185" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="187" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="24" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="195" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="197" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="24" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="204" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="205" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="206" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="207" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="24" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="214" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="215" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="217" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="inputBuf_addr_6_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr_6/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="inputBuf_1_addr_6_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr_6/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="inputBuf_2_addr_6_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr_6/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="inputBuf_3_addr_6_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr_6/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="inputBuf_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="inputBuf_1_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="inputBuf_2_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="inputBuf_3_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_load_9/3 current_line_load_7/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_load/3 current_line_load_8/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_8/3 current_line_7/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/3 icmp_ln113/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block_8/3 read_block_7/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write_18/3 current_block_write/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/3 icmp_ln116/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_19/3 current_block_write_17/3 "/>
</bind>
</comp>

<comp id="321" class="1005" name="reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_load_9 current_line_load_7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln97_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln100_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln102_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln98_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln102_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln102_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln102_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln102_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln0_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="46" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln105_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="14" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln101_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_34_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="1"/>
<pin id="382" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_34/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="indvar_flatten_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="46" slack="1"/>
<pin id="385" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln104_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="46" slack="0"/>
<pin id="388" dir="0" index="1" bw="46" slack="1"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln104_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="46" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln105_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="14" slack="0"/>
<pin id="399" dir="0" index="1" bw="14" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln105_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="14" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="14" slack="0"/>
<pin id="412" dir="0" index="2" bw="14" slack="0"/>
<pin id="413" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln104_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="46" slack="0"/>
<pin id="419" dir="0" index="1" bw="46" slack="1"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln105_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="0" index="1" bw="14" slack="1"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="inp_11_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_11/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="current_block_write_16_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_16/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="counter_internal_block_10_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_block_10/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="read_block_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_load/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="ofm_x_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_load/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="k_x_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="2"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_x_load/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln98_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="32" slack="0"/>
<pin id="450" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln105_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln105_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_1/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln98_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln107_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln123_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="k_y_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_load/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="k_x_load_1_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="2"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_x_load_1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="k_y_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_y_5/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln124_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln124_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_3/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="current_line_in_block_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="0"/>
<pin id="503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_in_block/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln129_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="k_x_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_x_4/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln135_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln102_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="2"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln138_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln102_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="2"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln102_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="2"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="ofm_x_load_3_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="2"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_load_3/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="ofm_x_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_x_3/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln141_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln102_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="2"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln102_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="2"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln102_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="2"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="ofm_y_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="2"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_y_load/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="ofm_y_5_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_y_5/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln144_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="inp_13_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="32" slack="0"/>
<pin id="596" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inp_13/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="ofm_y_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ofm_y_6/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln102_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="2"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln102_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="2"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln102_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="2"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln102_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="2"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln153_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="27" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="4" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln153_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="27" slack="0"/>
<pin id="646" dir="0" index="1" bw="27" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153_4/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="and_ln153_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln153/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln101_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="2"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln100_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="2"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln101_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="2"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln100_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="2"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="store_ln98_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="2"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln101_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="2"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="counter_internal_block_11_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_internal_block_11/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln172_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="counter_internal_block_12_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="0" index="2" bw="32" slack="0"/>
<pin id="702" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_internal_block_12/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="store_ln97_store_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="2"/>
<pin id="709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="inp_12_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_12/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="store_ln102_store_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="2"/>
<pin id="720" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="store_ln100_store_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="2"/>
<pin id="725" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="store_ln101_store_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="2"/>
<pin id="730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="store_ln97_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="2"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln100_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="2"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln98_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="2"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="store_ln101_store_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="2"/>
<pin id="750" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="p_0_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="24" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="0" index="2" bw="24" slack="0"/>
<pin id="756" dir="0" index="3" bw="1" slack="0"/>
<pin id="757" dir="0" index="4" bw="24" slack="0"/>
<pin id="758" dir="0" index="5" bw="2" slack="0"/>
<pin id="759" dir="0" index="6" bw="24" slack="0"/>
<pin id="760" dir="0" index="7" bw="1" slack="0"/>
<pin id="761" dir="0" index="8" bw="24" slack="0"/>
<pin id="762" dir="0" index="9" bw="1" slack="0"/>
<pin id="763" dir="0" index="10" bw="2" slack="1"/>
<pin id="764" dir="1" index="11" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln156_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln110_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="791" class="1005" name="read_block_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_block "/>
</bind>
</comp>

<comp id="802" class="1005" name="i_010_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="14" slack="0"/>
<pin id="804" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_010 "/>
</bind>
</comp>

<comp id="809" class="1005" name="indvar_flatten_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="46" slack="0"/>
<pin id="811" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="816" class="1005" name="ofm_y_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_y "/>
</bind>
</comp>

<comp id="823" class="1005" name="ofm_x_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_x "/>
</bind>
</comp>

<comp id="832" class="1005" name="inp_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp "/>
</bind>
</comp>

<comp id="840" class="1005" name="k_y_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_y "/>
</bind>
</comp>

<comp id="848" class="1005" name="current_block_write_11_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_block_write_11 "/>
</bind>
</comp>

<comp id="856" class="1005" name="k_x_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_x "/>
</bind>
</comp>

<comp id="867" class="1005" name="current_line_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line "/>
</bind>
</comp>

<comp id="878" class="1005" name="counter_internal_block_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_internal_block "/>
</bind>
</comp>

<comp id="886" class="1005" name="bound_read_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="46" slack="1"/>
<pin id="888" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="891" class="1005" name="icmp_ln104_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="895" class="1005" name="icmp_ln105_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="900" class="1005" name="trunc_ln98_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="2" slack="1"/>
<pin id="902" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln98 "/>
</bind>
</comp>

<comp id="904" class="1005" name="icmp_ln107_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="908" class="1005" name="icmp_ln123_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="912" class="1005" name="add_ln124_3_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="2" slack="1"/>
<pin id="914" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_3 "/>
</bind>
</comp>

<comp id="917" class="1005" name="inputBuf_addr_5_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="5" slack="1"/>
<pin id="919" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_addr_5 "/>
</bind>
</comp>

<comp id="922" class="1005" name="inputBuf_1_addr_5_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="5" slack="1"/>
<pin id="924" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_addr_5 "/>
</bind>
</comp>

<comp id="927" class="1005" name="inputBuf_2_addr_5_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="5" slack="1"/>
<pin id="929" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_addr_5 "/>
</bind>
</comp>

<comp id="932" class="1005" name="inputBuf_3_addr_5_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="5" slack="1"/>
<pin id="934" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_addr_5 "/>
</bind>
</comp>

<comp id="946" class="1005" name="and_ln153_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln153 "/>
</bind>
</comp>

<comp id="956" class="1005" name="p_0_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="24" slack="1"/>
<pin id="958" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="72" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="74" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="188"><net_src comp="155" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="198"><net_src comp="161" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="208"><net_src comp="167" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="218"><net_src comp="173" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="142" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="244"><net_src comp="231" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="245"><net_src comp="142" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="246"><net_src comp="225" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="247"><net_src comp="142" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="248"><net_src comp="219" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="249"><net_src comp="142" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="250"><net_src comp="237" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="276"><net_src comp="257" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="277"><net_src comp="251" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="278"><net_src comp="269" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="302" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="279" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="12" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="12" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="12" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="383" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="380" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="380" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="397" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="30" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="403" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="391" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="409" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="430" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="451"><net_src comp="12" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="437" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="457"><net_src comp="443" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="440" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="430" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="427" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="434" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="40" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="6" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="462" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="458" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="454" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="518"><net_src comp="481" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="6" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="44" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="514" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="484" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="44" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="12" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="484" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="554"><net_src comp="547" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="6" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="46" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="12" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="12" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="550" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="584"><net_src comp="577" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="6" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="46" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="12" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="427" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="605"><net_src comp="586" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="12" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="580" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="12" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="592" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="12" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="600" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="434" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="48" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="640"><net_src comp="50" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="446" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="52" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="648"><net_src comp="634" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="54" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="628" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="446" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="285" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="446" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="12" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="313" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="297" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="434" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="6" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="40" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="12" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="686" pin="2"/><net_sink comp="698" pin=2"/></net>

<net id="710"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="427" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="6" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="285" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="731"><net_src comp="446" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="12" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="12" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="313" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="297" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="765"><net_src comp="66" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="766"><net_src comp="56" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="767"><net_src comp="179" pin="7"/><net_sink comp="752" pin=2"/></net>

<net id="768"><net_src comp="58" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="769"><net_src comp="189" pin="7"/><net_sink comp="752" pin=4"/></net>

<net id="770"><net_src comp="60" pin="0"/><net_sink comp="752" pin=5"/></net>

<net id="771"><net_src comp="199" pin="7"/><net_sink comp="752" pin=6"/></net>

<net id="772"><net_src comp="68" pin="0"/><net_sink comp="752" pin=7"/></net>

<net id="773"><net_src comp="209" pin="7"/><net_sink comp="752" pin=8"/></net>

<net id="774"><net_src comp="70" pin="0"/><net_sink comp="752" pin=9"/></net>

<net id="778"><net_src comp="321" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="786"><net_src comp="321" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="794"><net_src comp="76" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="797"><net_src comp="791" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="798"><net_src comp="791" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="799"><net_src comp="791" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="800"><net_src comp="791" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="801"><net_src comp="791" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="805"><net_src comp="80" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="812"><net_src comp="84" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="819"><net_src comp="88" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="826"><net_src comp="92" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="835"><net_src comp="96" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="843"><net_src comp="100" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="851"><net_src comp="104" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="855"><net_src comp="848" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="859"><net_src comp="108" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="863"><net_src comp="856" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="866"><net_src comp="856" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="870"><net_src comp="112" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="873"><net_src comp="867" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="874"><net_src comp="867" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="875"><net_src comp="867" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="876"><net_src comp="867" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="877"><net_src comp="867" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="881"><net_src comp="116" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="889"><net_src comp="136" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="894"><net_src comp="386" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="397" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="903"><net_src comp="462" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="466" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="472" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="494" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="752" pin=10"/></net>

<net id="920"><net_src comp="155" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="925"><net_src comp="161" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="930"><net_src comp="167" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="935"><net_src comp="173" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="949"><net_src comp="650" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="959"><net_src comp="752" pin="11"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inter0_233 | {}
	Port: convInp_i | {5 }
 - Input state : 
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 : bound | {1 }
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 : inter0_233 | {4 }
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 : convInp_i | {}
  - Chain level:
	State 1
		store_ln97 : 1
		store_ln100 : 1
		store_ln102 : 1
		store_ln98 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln0 : 1
		store_ln105 : 1
		store_ln101 : 1
	State 2
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
		icmp_ln105 : 1
		add_ln105 : 1
		i : 2
		store_ln104 : 2
		store_ln105 : 3
	State 3
		select_ln98 : 1
		trunc_ln105 : 1
		trunc_ln105_1 : 1
		trunc_ln98 : 1
		icmp_ln107 : 1
		br_ln107 : 2
		icmp_ln123 : 1
		br_ln123 : 2
		k_y_5 : 1
		trunc_ln124 : 2
		add_ln124_3 : 3
		current_line_in_block : 2
		zext_ln129 : 3
		inputBuf_addr_5 : 4
		inputBuf_1_addr_5 : 4
		inputBuf_2_addr_5 : 4
		inputBuf_3_addr_5 : 4
		inputBuf_load : 5
		inputBuf_1_load : 5
		inputBuf_2_load : 5
		inputBuf_3_load : 5
		k_x_4 : 1
		icmp_ln135 : 2
		br_ln135 : 3
		store_ln102 : 2
		icmp_ln138 : 2
		br_ln138 : 3
		store_ln102 : 2
		ofm_x_3 : 1
		icmp_ln141 : 2
		br_ln141 : 3
		store_ln102 : 2
		ofm_y_5 : 1
		icmp_ln144 : 2
		inp_13 : 3
		ofm_y_6 : 3
		store_ln102 : 4
		store_ln102 : 4
		icmp_ln153 : 1
		tmp : 2
		icmp_ln153_4 : 3
		and_ln153 : 4
		br_ln153 : 4
		store_ln101 : 2
		switch_ln156 : 2
		current_line_8 : 1
		icmp_ln160 : 2
		br_ln160 : 3
		store_ln100 : 2
		store_ln101 : 2
		read_block_8 : 2
		current_block_write_18 : 1
		icmp_ln165 : 2
		current_block_write_19 : 3
		store_ln98 : 4
		store_ln101 : 3
		counter_internal_block_11 : 1
		icmp_ln172 : 2
		counter_internal_block_12 : 3
		store_ln97 : 4
		switch_ln110 : 2
		current_line_7 : 1
		inp_12 : 1
		icmp_ln113 : 2
		store_ln102 : 2
		br_ln113 : 3
		store_ln100 : 2
		store_ln101 : 2
		current_block_write : 1
		icmp_ln116 : 2
		current_block_write_17 : 3
		read_block_7 : 2
		store_ln98 : 4
		store_ln101 : 3
	State 4
		p_0 : 1
		inputBuf_addr_6 : 1
		inputBuf_1_addr_6 : 1
		inputBuf_2_addr_6 : 1
		inputBuf_3_addr_6 : 1
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		inputBuf_addr : 1
		inputBuf_1_addr : 1
		inputBuf_2_addr : 1
		inputBuf_3_addr : 1
		store_ln110 : 2
		store_ln110 : 2
		store_ln110 : 2
		store_ln110 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            grp_fu_291            |    0    |    39   |
|          |            grp_fu_307            |    0    |    39   |
|          |         icmp_ln104_fu_386        |    0    |    53   |
|          |         icmp_ln105_fu_397        |    0    |    17   |
|          |         icmp_ln107_fu_466        |    0    |    39   |
|          |         icmp_ln123_fu_472        |    0    |    39   |
|   icmp   |         icmp_ln135_fu_520        |    0    |    39   |
|          |         icmp_ln138_fu_531        |    0    |    39   |
|          |         icmp_ln141_fu_556        |    0    |    39   |
|          |         icmp_ln144_fu_586        |    0    |    39   |
|          |         icmp_ln153_fu_628        |    0    |    39   |
|          |        icmp_ln153_4_fu_644       |    0    |    34   |
|          |         icmp_ln172_fu_692        |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |            grp_fu_285            |    0    |    39   |
|          |            grp_fu_297            |    0    |    39   |
|          |            grp_fu_302            |    0    |    39   |
|          |         add_ln104_fu_391         |    0    |    53   |
|          |         add_ln105_fu_403         |    0    |    17   |
|          |           k_y_5_fu_484           |    0    |    39   |
|    add   |        add_ln124_3_fu_494        |    0    |    10   |
|          |   current_line_in_block_fu_500   |    0    |    13   |
|          |           k_x_4_fu_514           |    0    |    39   |
|          |          ofm_x_3_fu_550          |    0    |    39   |
|          |          ofm_y_5_fu_580          |    0    |    39   |
|          | counter_internal_block_11_fu_686 |    0    |    39   |
|          |           inp_12_fu_711          |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |            grp_fu_313            |    0    |    32   |
|          |             i_fu_409             |    0    |    14   |
|  select  |        select_ln98_fu_446        |    0    |    32   |
|          |           inp_13_fu_592          |    0    |    32   |
|          |          ofm_y_6_fu_600          |    0    |    32   |
|          | counter_internal_block_12_fu_698 |    0    |    32   |
|----------|----------------------------------|---------|---------|
| sparsemux|            p_0_fu_752            |    0    |    20   |
|----------|----------------------------------|---------|---------|
|    and   |         and_ln153_fu_650         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|   read   |      bound_read_read_fu_136      |    0    |    0    |
|          |          grp_read_fu_142         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln130_write_fu_148     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln105_fu_454        |    0    |    0    |
|   trunc  |       trunc_ln105_1_fu_458       |    0    |    0    |
|          |         trunc_ln98_fu_462        |    0    |    0    |
|          |        trunc_ln124_fu_490        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln129_fu_506        |    0    |    0    |
|   zext   |         zext_ln156_fu_775        |    0    |    0    |
|          |         zext_ln110_fu_783        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|            tmp_fu_634            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   1134  |
|----------|----------------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| inputBuf |    0   |   48   |   12   |    0   |
|inputBuf_1|    0   |   48   |   12   |    0   |
|inputBuf_2|    0   |   48   |   12   |    0   |
|inputBuf_3|    0   |   48   |   12   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |   192  |   48   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln124_3_reg_912     |    2   |
|       and_ln153_reg_946      |    1   |
|      bound_read_reg_886      |   46   |
|counter_internal_block_reg_878|   32   |
|current_block_write_11_reg_848|   32   |
|     current_line_reg_867     |   32   |
|         i_010_reg_802        |   14   |
|      icmp_ln104_reg_891      |    1   |
|      icmp_ln105_reg_895      |    1   |
|      icmp_ln107_reg_904      |    1   |
|      icmp_ln123_reg_908      |    1   |
|    indvar_flatten_reg_809    |   46   |
|          inp_reg_832         |   32   |
|   inputBuf_1_addr_5_reg_922  |    5   |
|   inputBuf_2_addr_5_reg_927  |    5   |
|   inputBuf_3_addr_5_reg_932  |    5   |
|    inputBuf_addr_5_reg_917   |    5   |
|          k_x_reg_856         |   32   |
|          k_y_reg_840         |   32   |
|         ofm_x_reg_823        |   32   |
|         ofm_y_reg_816        |   32   |
|          p_0_reg_956         |   24   |
|      read_block_reg_791      |   32   |
|            reg_321           |   32   |
|      trunc_ln98_reg_900      |    2   |
+------------------------------+--------+
|             Total            |   479  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_179 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_179 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_189 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_199 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_209 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1134  |    -   |
|   Memory  |    0   |    -   |   192  |   48   |    0   |
|Multiplexer|    -   |   12   |    -   |   72   |    -   |
|  Register |    -   |    -   |   479  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   671  |  1254  |    0   |
+-----------+--------+--------+--------+--------+--------+
