# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" --include "../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be" \
"../../../../riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../../riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
