

================================================================
== Vitis HLS Report for 'maxPool'
================================================================
* Date:           Tue May 31 15:50:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.803 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5409|     5409|  54.090 us|  54.090 us|  5409|  5409|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1     |     5408|     5408|       338|          -|          -|    16|        no|
        | + VITIS_LOOP_85_2    |      336|      336|         8|          -|          -|    42|        no|
        |  ++ VITIS_LOOP_91_3  |        4|        4|         4|          -|          -|     1|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 3 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 10 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.40ns)   --->   "%store_ln83 = store i5 0, i5 %d" [MagicWand/model_functions.c:83]   --->   Operation 11 'store' 'store_ln83' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [MagicWand/model_functions.c:83]   --->   Operation 12 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%d_2 = load i5 %d" [MagicWand/model_functions.c:83]   --->   Operation 13 'load' 'd_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i5 %d_2" [MagicWand/model_functions.c:83]   --->   Operation 14 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i5 %d_2" [MagicWand/model_functions.c:83]   --->   Operation 15 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.69ns)   --->   "%icmp_ln83 = icmp_eq  i5 %d_2, i5 16" [MagicWand/model_functions.c:83]   --->   Operation 16 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.71ns)   --->   "%add_ln83 = add i5 %d_2, i5 1" [MagicWand/model_functions.c:83]   --->   Operation 18 'add' 'add_ln83' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split4, void %._crit_edge19.loopexit" [MagicWand/model_functions.c:83]   --->   Operation 19 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [MagicWand/model_functions.c:81]   --->   Operation 20 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.40ns)   --->   "%br_ln85 = br void %.lr.ph14" [MagicWand/model_functions.c:85]   --->   Operation 21 'br' 'br_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.40>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln97 = ret" [MagicWand/model_functions.c:97]   --->   Operation 22 'ret' 'ret_ln97' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln85, void %._crit_edge.loopexit, i6 0, void %.split4" [MagicWand/model_functions.c:85]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln85_1, void %._crit_edge.loopexit, i12 0, void %.split4" [MagicWand/model_functions.c:85]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%phi_urem = phi i6 %select_ln93, void %._crit_edge.loopexit, i6 0, void %.split4" [MagicWand/model_functions.c:93]   --->   Operation 25 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln85_1 = add i12 %phi_mul, i12 86" [MagicWand/model_functions.c:85]   --->   Operation 26 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.72ns)   --->   "%icmp_ln85 = icmp_eq  i6 %i, i6 42" [MagicWand/model_functions.c:85]   --->   Operation 27 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42"   --->   Operation 28 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.71ns)   --->   "%add_ln85 = add i6 %i, i6 1" [MagicWand/model_functions.c:85]   --->   Operation 29 'add' 'add_ln85' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split2, void %.loopexit20" [MagicWand/model_functions.c:85]   --->   Operation 30 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [MagicWand/model_functions.c:81]   --->   Operation 31 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i6 %phi_urem" [MagicWand/model_functions.c:88]   --->   Operation 32 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.40ns)   --->   "%icmp_ln88 = icmp_eq  i2 %trunc_ln88, i2 0" [MagicWand/model_functions.c:88]   --->   Operation 33 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %phi_mul, i32 8, i32 11" [MagicWand/model_functions.c:85]   --->   Operation 34 'partselect' 'tmp_7' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_7, i4 0" [MagicWand/model_functions.c:85]   --->   Operation 35 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%arrayidx121_sum = add i8 %tmp_8, i8 %zext_ln83_2" [MagicWand/model_functions.c:85]   --->   Operation 36 'add' 'arrayidx121_sum' <Predicate = (!icmp_ln85)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%arrayidx121_sum_cast = zext i8 %arrayidx121_sum" [MagicWand/model_functions.c:85]   --->   Operation 37 'zext' 'arrayidx121_sum_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %arrayidx121_sum_cast" [MagicWand/model_functions.c:85]   --->   Operation 38 'getelementptr' 'out_0_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %._crit_edge3, void" [MagicWand/model_functions.c:88]   --->   Operation 39 'br' 'br_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.09ns)   --->   "%store_ln89 = store i32 0, i8 %out_0_addr" [MagicWand/model_functions.c:89]   --->   Operation 40 'store' 'store_ln89' <Predicate = (!icmp_ln85 & icmp_ln88)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln90 = br void %._crit_edge3" [MagicWand/model_functions.c:90]   --->   Operation 41 'br' 'br_ln90' <Predicate = (!icmp_ln85 & icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 0" [MagicWand/model_functions.c:85]   --->   Operation 42 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.73ns)   --->   "%add_ln93 = add i10 %tmp2, i10 %zext_ln83" [MagicWand/model_functions.c:93]   --->   Operation 43 'add' 'add_ln93' <Predicate = (!icmp_ln85)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %add_ln93" [MagicWand/model_functions.c:93]   --->   Operation 44 'zext' 'zext_ln93' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%m_0_addr = getelementptr i32 %m_0, i64 0, i64 %zext_ln93" [MagicWand/model_functions.c:93]   --->   Operation 45 'getelementptr' 'm_0_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.09ns)   --->   "%m_0_load = load i10 %m_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 46 'load' 'm_0_load' <Predicate = (!icmp_ln85)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_3 : Operation 47 [1/1] (0.40ns)   --->   "%store_ln83 = store i5 %add_ln83, i5 %d" [MagicWand/model_functions.c:83]   --->   Operation 47 'store' 'store_ln83' <Predicate = (icmp_ln85)> <Delay = 0.40>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.36>
ST_4 : Operation 49 [2/2] (1.09ns)   --->   "%out_0_load = load i8 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 49 'load' 'out_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_4 : Operation 50 [1/2] (1.09ns)   --->   "%m_0_load = load i10 %m_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 50 'load' 'm_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_4 : Operation 51 [2/2] (2.26ns)   --->   "%dc_2 = fpext i32 %m_0_load" [MagicWand/model_functions.c:93]   --->   Operation 51 'fpext' 'dc_2' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln483_4 = bitcast i32 %m_0_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 52 'bitcast' 'bitcast_ln483_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln483_4, i32 31"   --->   Operation 53 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 54 [1/2] (1.09ns)   --->   "%out_0_load = load i8 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 54 'load' 'out_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_5 : Operation 55 [1/2] (2.26ns)   --->   "%dc_2 = fpext i32 %m_0_load" [MagicWand/model_functions.c:93]   --->   Operation 55 'fpext' 'dc_2' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %dc_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 56 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.40ns)   --->   "%br_ln91 = br void" [MagicWand/model_functions.c:91]   --->   Operation 57 'br' 'br_ln91' <Predicate = true> <Delay = 0.40>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%j = phi i1 1, void %.split, i1 0, void %._crit_edge3"   --->   Operation 58 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%conv2221 = phi i32 %conv, void %.split, i32 %out_0_load, void %._crit_edge3" [MagicWand/model_functions.c:93]   --->   Operation 59 'phi' 'conv2221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 60 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %j, void %.split, void %._crit_edge.loopexit" [MagicWand/model_functions.c:91]   --->   Operation 61 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (2.26ns)   --->   "%dc = fpext i32 %conv2221" [MagicWand/model_functions.c:93]   --->   Operation 62 'fpext' 'dc' <Predicate = (!j)> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln483 = bitcast i32 %conv2221" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 63 'bitcast' 'bitcast_ln483' <Predicate = (!j)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln483, i32 31"   --->   Operation 64 'bitselect' 'p_Result_s' <Predicate = (!j)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.71ns)   --->   "%add_ln93_1 = add i6 %phi_urem, i6 1" [MagicWand/model_functions.c:93]   --->   Operation 65 'add' 'add_ln93_1' <Predicate = (j)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.72ns)   --->   "%icmp_ln93 = icmp_ult  i6 %add_ln93_1, i6 3" [MagicWand/model_functions.c:93]   --->   Operation 66 'icmp' 'icmp_ln93' <Predicate = (j)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.20ns)   --->   "%select_ln93 = select i1 %icmp_ln93, i6 %add_ln93_1, i6 0" [MagicWand/model_functions.c:93]   --->   Operation 67 'select' 'select_ln93' <Predicate = (j)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.09ns)   --->   "%store_ln93 = store i32 %conv2221, i8 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 68 'store' 'store_ln93' <Predicate = (j)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14"   --->   Operation 69 'br' 'br_ln0' <Predicate = (j)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.80>
ST_7 : Operation 70 [1/2] (2.26ns)   --->   "%dc = fpext i32 %conv2221" [MagicWand/model_functions.c:93]   --->   Operation 70 'fpext' 'dc' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 71 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 72 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i64 %data_V"   --->   Operation 73 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 74 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i64 %data_V_2"   --->   Operation 75 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.84ns)   --->   "%icmp_ln1003 = icmp_eq  i11 %tmp, i11 0"   --->   Operation 76 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.99ns)   --->   "%icmp_ln1003_6 = icmp_eq  i52 %tmp_12, i52 0"   --->   Operation 77 'icmp' 'icmp_ln1003_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.25ns)   --->   "%and_ln25 = and i1 %icmp_ln1003, i1 %icmp_ln1003_6" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 78 'and' 'and_ln25' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.84ns)   --->   "%icmp_ln1003_7 = icmp_eq  i11 %tmp_13, i11 0"   --->   Operation 79 'icmp' 'icmp_ln1003_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.99ns)   --->   "%icmp_ln1003_8 = icmp_eq  i52 %tmp_14, i52 0"   --->   Operation 80 'icmp' 'icmp_ln1003_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.84ns)   --->   "%icmp_ln1003_9 = icmp_eq  i11 %tmp, i11 2047"   --->   Operation 81 'icmp' 'icmp_ln1003_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_6)   --->   "%xor_ln1007 = xor i1 %icmp_ln1003_6, i1 1"   --->   Operation 82 'xor' 'xor_ln1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.84ns)   --->   "%icmp_ln1003_10 = icmp_eq  i11 %tmp_13, i11 2047"   --->   Operation 83 'icmp' 'icmp_ln1003_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.99ns)   --->   "%icmp_ln1007 = icmp_ne  i52 %tmp_14, i52 0"   --->   Operation 84 'icmp' 'icmp_ln1007' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.25ns)   --->   "%and_ln18 = and i1 %icmp_ln1003_10, i1 %icmp_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 85 'and' 'and_ln18' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%and_ln25_5 = and i1 %icmp_ln1003_7, i1 %icmp_ln1003_8" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 86 'and' 'and_ln25_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%xor_ln25 = xor i1 %and_ln25_5, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 87 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%and_ln25_6 = and i1 %and_ln25, i1 %xor_ln25" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 88 'and' 'and_ln25_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%p_Result_7 = bitset i52 @_ssdm_op_BitSet.i52.i52.i32.i1, i52 %tmp_12, i32 51, i1 1"   --->   Operation 89 'bitset' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%p_Result_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %p_Result_s, i11 2047, i52 %p_Result_7"   --->   Operation 90 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%res = bitcast i64 %p_Result_8" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 91 'bitcast' 'res' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 92 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_s, i63 %trunc_ln368"   --->   Operation 93 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = trunc i64 %data_V_2"   --->   Operation 94 'trunc' 'trunc_ln368_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_6, i63 %trunc_ln368_2"   --->   Operation 95 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.06ns)   --->   "%ymaggreater = icmp_slt  i64 %p_Result_9, i64 %p_Result_10" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 96 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_2)   --->   "%xor_ln39 = xor i1 %ymaggreater, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 97 'xor' 'xor_ln39' <Predicate = (p_Result_s & p_Result_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_2)   --->   "%select_ln39 = select i1 %p_Result_s, i1 %xor_ln39, i1 %ymaggreater" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 98 'select' 'select_ln39' <Predicate = (p_Result_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.25ns) (out node of the LUT)   --->   "%ymaggreater_2 = select i1 %p_Result_6, i1 %select_ln39, i1 %ymaggreater" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 99 'select' 'ymaggreater_2' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%res_6 = select i1 %ymaggreater_2, i64 %dc_2, i64 %dc" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 100 'select' 'res_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln18_6 = and i1 %icmp_ln1003_9, i1 %xor_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 101 'and' 'and_ln18_6' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%and_ln18_7 = and i1 %and_ln18_6, i1 %and_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 102 'and' 'and_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_7 = select i1 %and_ln18_7, i64 %res, i64 %res_6" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 103 'select' 'res_7' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node res_8)   --->   "%and_ln25_7 = and i1 %icmp_ln1003_8, i1 %and_ln25" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 104 'and' 'and_ln25_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node res_8)   --->   "%and_ln25_8 = and i1 %and_ln25_7, i1 %icmp_ln1003_7" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 105 'and' 'and_ln25_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_8 = select i1 %and_ln25_8, i64 %dc_2, i64 %res_7" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 106 'select' 'res_8' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node res_9)   --->   "%and_ln18_8 = and i1 %icmp_ln1003_10, i1 %icmp_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 107 'and' 'and_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node res_9)   --->   "%xor_ln18 = xor i1 %and_ln18_8, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 108 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node res_9)   --->   "%and_ln18_9 = and i1 %and_ln18_6, i1 %xor_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 109 'and' 'and_ln18_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_9 = select i1 %and_ln18_9, i64 %dc_2, i64 %res_8" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 110 'select' 'res_9' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%xor_ln18_3 = xor i1 %icmp_ln1003_9, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 111 'xor' 'xor_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%or_ln18 = or i1 %icmp_ln1003_6, i1 %xor_ln18_3" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 112 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%xor_ln18_4 = xor i1 %and_ln25, i1 %or_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 113 'xor' 'xor_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln18_2 = or i1 %and_ln25_6, i1 %xor_ln18_4" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 114 'or' 'or_ln18_2' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.01>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node res_10)   --->   "%and_ln18_10 = and i1 %or_ln18_2, i1 %and_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 115 'and' 'and_ln18_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_10 = select i1 %and_ln18_10, i64 %dc, i64 %res_9" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 116 'select' 'res_10' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 117 [2/2] (2.60ns)   --->   "%conv = fptrunc i64 %res_10" [MagicWand/model_functions.c:93]   --->   Operation 117 'fptrunc' 'conv' <Predicate = true> <Delay = 2.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.60>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [MagicWand/model_functions.c:81]   --->   Operation 118 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/2] (2.60ns)   --->   "%conv = fptrunc i64 %res_10" [MagicWand/model_functions.c:93]   --->   Operation 119 'fptrunc' 'conv' <Predicate = true> <Delay = 2.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 120 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('d') [3]  (0 ns)
	'store' operation ('store_ln83', MagicWand/model_functions.c:83) of constant 0 on local variable 'd' [4]  (0.402 ns)

 <State 2>: 0.718ns
The critical path consists of the following:
	'load' operation ('d', MagicWand/model_functions.c:83) on local variable 'd' [7]  (0 ns)
	'add' operation ('add_ln83', MagicWand/model_functions.c:83) [12]  (0.718 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i', MagicWand/model_functions.c:85) with incoming values : ('add_ln85', MagicWand/model_functions.c:85) [18]  (0 ns)
	'add' operation ('add_ln93', MagicWand/model_functions.c:93) [42]  (0.736 ns)
	'getelementptr' operation ('m_0_addr', MagicWand/model_functions.c:93) [44]  (0 ns)
	'load' operation ('m_0_load', MagicWand/model_functions.c:93) on array 'm_0' [45]  (1.1 ns)

 <State 4>: 3.37ns
The critical path consists of the following:
	'load' operation ('m_0_load', MagicWand/model_functions.c:93) on array 'm_0' [45]  (1.1 ns)
	'fpext' operation ('y', MagicWand/model_functions.c:93) [46]  (2.27 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'fpext' operation ('y', MagicWand/model_functions.c:93) [46]  (2.27 ns)

 <State 6>: 2.27ns
The critical path consists of the following:
	'phi' operation ('conv2221', MagicWand/model_functions.c:93) with incoming values : ('out_0_load', MagicWand/model_functions.c:93) ('conv', MagicWand/model_functions.c:93) [53]  (0 ns)
	'fpext' operation ('x', MagicWand/model_functions.c:93) [58]  (2.27 ns)

 <State 7>: 4.8ns
The critical path consists of the following:
	'fpext' operation ('x', MagicWand/model_functions.c:93) [58]  (2.27 ns)
	'icmp' operation ('ymaggreater', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) [86]  (1.07 ns)
	'select' operation ('ymaggreater', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) [89]  (0.256 ns)
	'select' operation ('res', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) [90]  (0 ns)
	'select' operation ('res', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [93]  (0.404 ns)
	'select' operation ('res', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) [96]  (0.404 ns)
	'select' operation ('res', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [100]  (0.404 ns)

 <State 8>: 3.01ns
The critical path consists of the following:
	'and' operation ('and_ln18_10', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [105]  (0 ns)
	'select' operation ('res', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18) [106]  (0.404 ns)
	'fptrunc' operation ('conv', MagicWand/model_functions.c:93) [107]  (2.61 ns)

 <State 9>: 2.61ns
The critical path consists of the following:
	'fptrunc' operation ('conv', MagicWand/model_functions.c:93) [107]  (2.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
