<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>Z:\windows\lvr_fw\lvr_fw_2020\synthesis\synlog\top_lvr_fw_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>CCC_Glob_3xBuff|GLB_inferred_clock</data>
<data>50.0 MHz</data>
<data>37.3 MHz</data>
<data>-3.387</data>
</row>
<row>
<data>clk_5m_gl</data>
<data>5.0 MHz</data>
<data>44.6 MHz</data>
<data>177.586</data>
</row>
<row>
<data>sca_clk_out</data>
<data>1.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>spi_slave|i_spi_rx_strb_inferred_clock</data>
<data>50.0 MHz</data>
<data>130.9 MHz</data>
<data>12.358</data>
</row>
<row>
<data>spi_slave|spi_sm_inferred_clock[2]</data>
<data>50.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>top_lvr_fw|CLK40M_OSC</data>
<data>50.0 MHz</data>
<data>167.3 MHz</data>
<data>14.022</data>
</row>
</report_table>
