// Seed: 4088495418
module module_0 (
    output id_0
);
  logic id_2;
  type_11(
      1, 1, 1
  );
  logic id_3;
  logic id_4, id_5;
  logic id_6, id_7;
  assign id_5 = {id_5, id_5, 1, 1, id_4, id_7 << 1, 1 * id_2 - id_5} & id_5;
  logic id_8, id_9;
  assign id_7 = 1;
endmodule
