

================================================================
== Vivado HLS Report for 'resize'
================================================================
* Date:           Tue May 10 21:15:48 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   464118|   464118| 1.856 ms | 1.856 ms |  234362|  234362| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+----------+----------+--------+--------+---------+
        |                      |                   |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +----------------------+-------------------+---------+---------+----------+----------+--------+--------+---------+
        |Resize_opr_linear_U0  |Resize_opr_linear  |   234361|   234361| 0.937 ms | 0.937 ms |  234361|  234361|   none  |
        |stream_to_mat_U0      |stream_to_mat      |   230402|   230402| 0.922 ms | 0.922 ms |  230402|  230402|   none  |
        |mat_to_stream_U0      |mat_to_stream      |    51202|    51202| 0.205 ms | 0.205 ms |   51202|   51202|   none  |
        +----------------------+-------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        6|      -|     258|    444|    -|
|Instance         |        6|     38|    3570|   2451|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|     38|    3828|   2897|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     10|       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+-------+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+-------+------+------+-----+
    |Resize_opr_linear_U0  |Resize_opr_linear  |        6|     38|  3521|  2161|    0|
    |mat_to_stream_U0      |mat_to_stream      |        0|      0|    23|   136|    0|
    |stream_to_mat_U0      |stream_to_mat      |        0|      0|    26|   154|    0|
    +----------------------+-------------------+---------+-------+------+------+-----+
    |Total                 |                   |        6|     38|  3570|  2451|    0|
    +----------------------+-------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |raw_img_data_stream_1_U   |        1|  43|   0|    -|  1024|    8|     8192|
    |raw_img_data_stream_2_U   |        1|  43|   0|    -|  1024|    8|     8192|
    |raw_img_data_stream_s_U   |        1|  43|   0|    -|  1024|    8|     8192|
    |resize_img_data_stre_1_U  |        1|  43|   0|    -|  1024|    8|     8192|
    |resize_img_data_stre_2_U  |        1|  43|   0|    -|  1024|    8|     8192|
    |resize_img_data_stre_U    |        1|  43|   0|    -|  1024|    8|     8192|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        6| 258|   0|    0|  6144|   48|    49152|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|in_V_V_dout     |  in |   24|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |   24|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|ap_clk          |  in |    1| ap_ctrl_hs |    resize    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    resize    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    resize    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    resize    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    resize    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    resize    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    resize    | return value |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%raw_img_data_stream_s = alloca i8, align 1" [./src/ultranet.cpp:72]   --->   Operation 7 'alloca' 'raw_img_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%raw_img_data_stream_1 = alloca i8, align 1" [./src/ultranet.cpp:72]   --->   Operation 8 'alloca' 'raw_img_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%raw_img_data_stream_2 = alloca i8, align 1" [./src/ultranet.cpp:72]   --->   Operation 9 'alloca' 'raw_img_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%resize_img_data_stre = alloca i8, align 1" [./src/ultranet.cpp:74]   --->   Operation 10 'alloca' 'resize_img_data_stre' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%resize_img_data_stre_1 = alloca i8, align 1" [./src/ultranet.cpp:74]   --->   Operation 11 'alloca' 'resize_img_data_stre_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%resize_img_data_stre_2 = alloca i8, align 1" [./src/ultranet.cpp:74]   --->   Operation 12 'alloca' 'resize_img_data_stre_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @stream_to_mat(i24* %in_V_V, i8* %raw_img_data_stream_s, i8* %raw_img_data_stream_1, i8* %raw_img_data_stream_2)" [./src/ultranet.cpp:76]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @stream_to_mat(i24* %in_V_V, i8* %raw_img_data_stream_s, i8* %raw_img_data_stream_1, i8* %raw_img_data_stream_2)" [./src/ultranet.cpp:76]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @Resize_opr_linear(i8* %raw_img_data_stream_s, i8* %raw_img_data_stream_1, i8* %raw_img_data_stream_2, i8* %resize_img_data_stre, i8* %resize_img_data_stre_1, i8* %resize_img_data_stre_2)" [./src/ultranet.cpp:78]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @Resize_opr_linear(i8* %raw_img_data_stream_s, i8* %raw_img_data_stream_1, i8* %raw_img_data_stream_2, i8* %resize_img_data_stre, i8* %resize_img_data_stre_1, i8* %resize_img_data_stre_2)" [./src/ultranet.cpp:78]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @mat_to_stream(i8* %resize_img_data_stre, i8* %resize_img_data_stre_1, i8* %resize_img_data_stre_2, i24* %out_V_V)" [./src/ultranet.cpp:79]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/ultranet.cpp:71]   --->   Operation 20 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @raw_img_OC_data_stre_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i8* %raw_img_data_stream_s, i8* %raw_img_data_stream_s)"   --->   Operation 21 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %raw_img_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @raw_img_OC_data_stre_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i8* %raw_img_data_stream_1, i8* %raw_img_data_stream_1)"   --->   Operation 23 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %raw_img_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @raw_img_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i8* %raw_img_data_stream_2, i8* %raw_img_data_stream_2)"   --->   Operation 25 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %raw_img_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @resize_img_OC_data_s_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i8* %resize_img_data_stre, i8* %resize_img_data_stre)"   --->   Operation 27 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %resize_img_data_stre, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @resize_img_OC_data_s_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i8* %resize_img_data_stre_1, i8* %resize_img_data_stre_1)"   --->   Operation 29 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %resize_img_data_stre_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @resize_img_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i8* %resize_img_data_stre_2, i8* %resize_img_data_stre_2)"   --->   Operation 31 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %resize_img_data_stre_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @mat_to_stream(i8* %resize_img_data_stre, i8* %resize_img_data_stre_1, i8* %resize_img_data_stre_2, i24* %out_V_V)" [./src/ultranet.cpp:79]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:80]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
raw_img_data_stream_s     (alloca              ) [ 0111111]
raw_img_data_stream_1     (alloca              ) [ 0111111]
raw_img_data_stream_2     (alloca              ) [ 0111111]
resize_img_data_stre      (alloca              ) [ 0011111]
resize_img_data_stre_1    (alloca              ) [ 0011111]
resize_img_data_stre_2    (alloca              ) [ 0011111]
call_ln76                 (call                ) [ 0000000]
call_ln78                 (call                ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specdataflowpipeline_ln71 (specdataflowpipeline) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_93                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_94                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_95                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_96                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_97                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
call_ln79                 (call                ) [ 0000000]
ret_ln80                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_to_mat"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Resize_opr_linear"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_to_stream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_img_OC_data_stre_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_img_OC_data_stre_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_img_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="resize_img_OC_data_s_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="resize_img_OC_data_s_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="resize_img_OC_data_s"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="raw_img_data_stream_s_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="raw_img_data_stream_s/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="raw_img_data_stream_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="raw_img_data_stream_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="raw_img_data_stream_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="raw_img_data_stream_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="resize_img_data_stre_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resize_img_data_stre/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="resize_img_data_stre_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resize_img_data_stre_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="resize_img_data_stre_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resize_img_data_stre_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_Resize_opr_linear_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="2"/>
<pin id="75" dir="0" index="2" bw="8" slack="2"/>
<pin id="76" dir="0" index="3" bw="8" slack="2"/>
<pin id="77" dir="0" index="4" bw="8" slack="2"/>
<pin id="78" dir="0" index="5" bw="8" slack="2"/>
<pin id="79" dir="0" index="6" bw="8" slack="2"/>
<pin id="80" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln78/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_stream_to_mat_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="0" index="3" bw="8" slack="0"/>
<pin id="87" dir="0" index="4" bw="8" slack="0"/>
<pin id="88" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_mat_to_stream_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="4"/>
<pin id="94" dir="0" index="2" bw="8" slack="4"/>
<pin id="95" dir="0" index="3" bw="8" slack="4"/>
<pin id="96" dir="0" index="4" bw="24" slack="0"/>
<pin id="97" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/5 "/>
</bind>
</comp>

<comp id="100" class="1005" name="raw_img_data_stream_s_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="raw_img_data_stream_s "/>
</bind>
</comp>

<comp id="106" class="1005" name="raw_img_data_stream_1_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="raw_img_data_stream_1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="raw_img_data_stream_2_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="raw_img_data_stream_2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="resize_img_data_stre_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="2"/>
<pin id="120" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="resize_img_data_stre "/>
</bind>
</comp>

<comp id="124" class="1005" name="resize_img_data_stre_1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="2"/>
<pin id="126" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="resize_img_data_stre_1 "/>
</bind>
</comp>

<comp id="130" class="1005" name="resize_img_data_stre_2_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="2"/>
<pin id="132" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="resize_img_data_stre_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="91" pin=4"/></net>

<net id="103"><net_src comp="48" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="109"><net_src comp="52" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="82" pin=3"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="115"><net_src comp="56" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="72" pin=3"/></net>

<net id="121"><net_src comp="60" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="127"><net_src comp="64" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="72" pin=5"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="133"><net_src comp="68" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="72" pin=6"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="91" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: out_V_V | {5 6 }
 - Input state : 
	Port: resize : in_V_V | {1 2 }
	Port: resize : out_V_V | {}
  - Chain level:
	State 1
		call_ln76 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_Resize_opr_linear_fu_72 |    6    |    38   | 26.7385 |   4276  |   2066  |    0    |
|   call   |   grp_stream_to_mat_fu_82   |    0    |    0    |    0    |    37   |    45   |    0    |
|          |   grp_mat_to_stream_fu_91   |    0    |    0    |    0    |    33   |    36   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                             |    6    |    38   | 26.7385 |   4346  |   2147  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| raw_img_data_stream_1_reg_106|    8   |
| raw_img_data_stream_2_reg_112|    8   |
| raw_img_data_stream_s_reg_100|    8   |
|resize_img_data_stre_1_reg_124|    8   |
|resize_img_data_stre_2_reg_130|    8   |
| resize_img_data_stre_reg_118 |    8   |
+------------------------------+--------+
|             Total            |   48   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    6   |   38   |   26   |  4346  |  2147  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   48   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |   38   |   26   |  4394  |  2147  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
