module wideexpr_00373(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +(2'sb10);
  assign y1 = s6;
  assign y2 = +(u6);
  assign y3 = (-(s3))-((((((-(4'b0011))&($signed(s5)))^~((ctrl[2]?(2'sb01)>>(u1):s7)))<<<(u1))|($signed(+({5'sb00110}))))^($signed(s1)));
  assign y4 = (u0)>>>(s7);
  assign y5 = -((ctrl[2]?(u3)-($unsigned(&(5'sb01010))):{4{(ctrl[4]?(ctrl[0]?(($signed(s4))>>((s2)+(1'sb1)))-((-(s0))>>>(s6)):(2'sb11)+((ctrl[6]?(6'sb011110)^(s2):(ctrl[2]?4'sb1101:3'sb110)))):s6)}}));
  assign y6 = ((ctrl[4]?((+((3'b101)<<(~&((1'sb1)^(3'sb010)))))&(((-(s3))<<(((ctrl[4]?u5:s1))&(~&(s5))))^~(s5)))<<<(6'b010001):(ctrl[1]?(ctrl[3]?(2'sb10)>>(2'sb10):$signed((2'sb10)<<<(-((6'b111000)>>(s6))))):(ctrl[0]?(s1)^~(($signed((u3)>>(u6)))>>((s5)>=((5'sb10101)>>>(s6)))):$signed((|((3'b111)<(s6)))<=((ctrl[0]?(6'sb100000)<<<(3'b011):(2'sb00)&(4'sb0011))))))))^(s3);
  assign y7 = |($signed(($signed(($signed((ctrl[1]?s5:$signed(s1))))<(-({3{{3{s5}}}}))))>>>(|($signed(-($signed((s7)-(5'sb01110))))))));
endmodule
