#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001571356bd90 .scope module, "tb_uart_tx" "tb_uart_tx" 2 4;
 .timescale -9 -12;
P_0000015713488850 .param/l "CLK_PERIOD" 1 2 20, +C4<00000000000000000000000000001010>;
v00000157134e7260_0 .var "clk", 0 0;
v00000157134e7300_0 .var "rst", 0 0;
v00000157134e73a0_0 .net "tx", 0 0, v000001571356d5c0_0;  1 drivers
v00000157134e7440_0 .net "tx_busy", 0 0, v000001571356d660_0;  1 drivers
v00000157134e74e0_0 .var "tx_data", 7 0;
v00000157134e7580_0 .var "tx_start", 0 0;
S_000001571356d2f0 .scope module, "uut" "uart_tx" 2 10, 3 4 0, S_000001571356bd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_busy";
P_0000015713488750 .param/l "CLK_DIV" 0 3 5, +C4<00000000000000000000000110110010>;
v0000015713568f00_0 .var "baud_tick", 0 0;
v0000015713566440_0 .net "clk", 0 0, v00000157134e7260_0;  1 drivers
v000001571356d480_0 .var "clk_div_count", 8 0;
v000001571356d520_0 .net "rst", 0 0, v00000157134e7300_0;  1 drivers
v000001571356d5c0_0 .var "tx", 0 0;
v000001571356d660_0 .var "tx_busy", 0 0;
v00000157134e6fe0_0 .net "tx_data", 7 0, v00000157134e74e0_0;  1 drivers
v00000157134e7080_0 .var "tx_shift_reg", 7 0;
v00000157134e7120_0 .net "tx_start", 0 0, v00000157134e7580_0;  1 drivers
v00000157134e71c0_0 .var "tx_state", 3 0;
E_0000015713487f50 .event posedge, v0000015713566440_0;
    .scope S_000001571356d2f0;
T_0 ;
    %wait E_0000015713487f50;
    %load/vec4 v000001571356d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001571356d480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015713568f00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001571356d480_0;
    %pad/u 32;
    %cmpi/e 434, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001571356d480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015713568f00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001571356d480_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001571356d480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015713568f00_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001571356d2f0;
T_1 ;
    %wait E_0000015713487f50;
    %load/vec4 v000001571356d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001571356d5c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000157134e71c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001571356d660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000157134e7080_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000015713568f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001571356d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000157134e71c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001571356d5c0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000157134e71c0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v00000157134e7080_0;
    %load/vec4 v00000157134e71c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v000001571356d5c0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v00000157134e71c0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001571356d5c0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001571356d660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000157134e71c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001571356d5c0_0, 0;
T_1.11 ;
T_1.9 ;
T_1.7 ;
    %load/vec4 v00000157134e71c0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v00000157134e71c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000157134e71c0_0, 0;
T_1.12 ;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %load/vec4 v00000157134e7120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v00000157134e6fe0_0;
    %assign/vec4 v00000157134e7080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001571356d660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000157134e71c0_0, 0;
T_1.14 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001571356bd90;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v00000157134e7260_0;
    %inv;
    %store/vec4 v00000157134e7260_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001571356bd90;
T_3 ;
    %vpi_call 2 24 "$dumpfile", "tb_uart_tx.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001571356bd90 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001571356bd90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157134e7260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157134e7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157134e7580_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000157134e74e0_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157134e7300_0, 0, 1;
    %pushi/vec4 120, 0, 8;
    %store/vec4 v00000157134e74e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157134e7580_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157134e7580_0, 0, 1;
    %delay 60000000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_uart_tx.v";
    ".\src\uart_tx.v";
