;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-128
	MOV -1, <-20
	MOV -67, <-20
	DJN -1, @-20
	ADD 84, @61
	ADD 84, @61
	SUB @0, @2
	MOV 0, -0
	SUB #0, -33
	MOV -67, <-20
	SLT -67, <-20
	CMP 0, @20
	ADD 276, 60
	ADD @127, 106
	MOV -7, <-129
	SUB @127, 106
	SLT -67, <-20
	ADD 0, 15
	ADD 276, 60
	ADD 1, 200
	MOV 100, 80
	SLT 0, 1
	MOV @127, 106
	SPL <-127, 100
	JMN @84, <61
	ADD #0, -33
	DJN 300, 90
	SLT -67, <-20
	SLT -67, <-20
	SLT -67, <-20
	SLT -67, <-20
	MOV 0, -0
	SLT -67, <-20
	ADD 30, 9
	SUB 10, 0
	ADD 276, 60
	SUB -67, <-20
	SUB @127, 106
	MOV @127, 106
	JMN 276, 60
	DJN 300, 90
	ADD @127, 106
	CMP @127, 106
	ADD 1, 200
	SUB @127, 106
	MOV -67, <-20
	SUB @127, 106
	JMP 6, <2
	ADD #82, @11
	SUB @6, @2
	SUB @127, 106
