module adderLookAhead64 (A, B, carry, out);
	input [63:0] A, B;
	input carry;
	output [63:0] out;
	
//design a 3-stage carry look-ahead adder? 
	begin 
	{carry_out, out[63:0]}=A+B+carry;
	end


endmodule

//1bit adder
/* module adder1bit (A, B, carry, S, G, P);
	input A, B;
	input carry;
	output S, G, P;
	*/
	