
*** Running xst
    with args -ifn "system_stub.xst" -ofn "system_stub.srp" -intstyle ise

Reading design: system_stub.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.
Parsing VHDL file "C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj/pa_prj.srcs/sources_1/imports/edk_prj/system_stub.vhd" into library work
Parsing entity <system_stub>.
Parsing architecture <STRUCTURE> of entity <system_stub>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_stub> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <system> (architecture <>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_stub>.
    Related source file is "C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj/pa_prj.srcs/sources_1/imports/edk_prj/system_stub.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <system_i>.
    Summary:
	no macro.
Unit <system_stub> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <..\..\..\edk_prj\implementation/system.ngc>.
Reading core <..\..\..\edk_prj\implementation/system_ps7_0_wrapper.ngc>.
Reading core <..\..\..\edk_prj\implementation/system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper.ngc>.
Reading core <..\..\..\edk_prj\implementation/system_axi4_lite_wrapper.ngc>.
Reading core <..\..\..\edk_prj\implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <..\..\..\edk_prj\implementation/system_reset_0_wrapper.ngc>.
Loading core <system_ps7_0_wrapper> for timing and area information for instance <ps7_0>.
Loading core <system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper> for timing and area information for instance <basicquadrotorcontrol_hdl_dut_pcore_0>.
Loading core <system_axi4_lite_wrapper> for timing and area information for instance <axi4_lite>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <system> for timing and area information for instance <system_i>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <ps7_0> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <system_i/ps7_0/ps7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <ps7_0> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <system_i/ps7_0/ps7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <ps7_0> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <system_i/ps7_0/ps7_0/PS7_i>

Optimizing unit <system_stub> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_stub, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
--------------------------------------------------------------+------------------------+-------+
Clock Signal                                                  | Clock buffer(FF name)  | Load  |
--------------------------------------------------------------+------------------------+-------+
system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0| BUFG                   | 570   |
--------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.161ns (Maximum Frequency: 193.761MHz)
   Minimum input arrival time before clock: 2.086ns
   Maximum output required time after clock: 3.049ns
   Maximum combinational path delay: 0.472ns

=========================================================================
