// Seed: 3652892211
module module_0 #(
    parameter id_9 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output uwire id_3;
  input logic [7:0] id_2;
  inout logic [7:0] id_1;
  logic [-1 : ""] id_5, id_6, id_7, id_8;
  wire _id_9;
  ;
  assign id_3 = id_6 == id_8;
  assign id_6 = "";
  always id_1[id_9 : id_9] = !1;
endmodule
module module_1;
  wire id_1;
  id_2(
      -1, -1'b0
  );
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1
  );
  wire id_3;
  assign id_2[-1] = 1'b0;
  assign id_1 = id_3;
  wire id_4 = "" - id_4;
  logic [1 'b0 : 1 'b0 <->  1 'd0] id_5;
  ;
endmodule
