{
  "module_name": "amdgpu_amdkfd_gfx_v10_3.c",
  "hash_id": "37ff573a8d0009ebe3613e41e9490c7d8ea776882de2e3c08ea07cd66638d020",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v10_3.c",
  "human_readable_source": " \n#include <linux/mmu_context.h>\n#include \"amdgpu.h\"\n#include \"amdgpu_amdkfd.h\"\n#include \"amdgpu_amdkfd_gfx_v10.h\"\n#include \"gc/gc_10_3_0_offset.h\"\n#include \"gc/gc_10_3_0_sh_mask.h\"\n#include \"oss/osssys_5_0_0_offset.h\"\n#include \"oss/osssys_5_0_0_sh_mask.h\"\n#include \"athub/athub_2_1_0_offset.h\"\n#include \"athub/athub_2_1_0_sh_mask.h\"\n#include \"soc15_common.h\"\n#include \"v10_structs.h\"\n#include \"nv.h\"\n#include \"nvd.h\"\n\nenum hqd_dequeue_request_type {\n\tNO_ACTION = 0,\n\tDRAIN_PIPE,\n\tRESET_WAVES,\n\tSAVE_WAVES\n};\n\nstatic void lock_srbm(struct amdgpu_device *adev, uint32_t mec, uint32_t pipe,\n\t\t\tuint32_t queue, uint32_t vmid)\n{\n\tmutex_lock(&adev->srbm_mutex);\n\tnv_grbm_select(adev, mec, pipe, queue, vmid);\n}\n\nstatic void unlock_srbm(struct amdgpu_device *adev)\n{\n\tnv_grbm_select(adev, 0, 0, 0, 0);\n\tmutex_unlock(&adev->srbm_mutex);\n}\n\nstatic void acquire_queue(struct amdgpu_device *adev, uint32_t pipe_id,\n\t\t\t\tuint32_t queue_id)\n{\n\tuint32_t mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1;\n\tuint32_t pipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec);\n\n\tlock_srbm(adev, mec, pipe, queue_id, 0);\n}\n\nstatic uint64_t get_queue_mask(struct amdgpu_device *adev,\n\t\t\t       uint32_t pipe_id, uint32_t queue_id)\n{\n\tunsigned int bit = pipe_id * adev->gfx.mec.num_queue_per_pipe +\n\t\t\tqueue_id;\n\n\treturn 1ull << bit;\n}\n\nstatic void release_queue(struct amdgpu_device *adev)\n{\n\tunlock_srbm(adev);\n}\n\nstatic void program_sh_mem_settings_v10_3(struct amdgpu_device *adev, uint32_t vmid,\n\t\t\t\t\tuint32_t sh_mem_config,\n\t\t\t\t\tuint32_t sh_mem_ape1_base,\n\t\t\t\t\tuint32_t sh_mem_ape1_limit,\n\t\t\t\t\tuint32_t sh_mem_bases, uint32_t inst)\n{\n\tlock_srbm(adev, 0, 0, 0, vmid);\n\n\tWREG32_SOC15(GC, 0, mmSH_MEM_CONFIG, sh_mem_config);\n\tWREG32_SOC15(GC, 0, mmSH_MEM_BASES, sh_mem_bases);\n\t \n\n\tunlock_srbm(adev);\n}\n\n \nstatic int set_pasid_vmid_mapping_v10_3(struct amdgpu_device *adev, unsigned int pasid,\n\t\t\t\t\tunsigned int vmid, uint32_t inst)\n{\n\tuint32_t value = pasid << IH_VMID_0_LUT__PASID__SHIFT;\n\n\t \n\tpr_debug(\"mapping vmid %d -> pasid %d in IH block for GFX client\\n\",\n\t\t\tvmid, pasid);\n\tWREG32(SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT) + vmid, value);\n\n\treturn 0;\n}\n\nstatic int init_interrupts_v10_3(struct amdgpu_device *adev, uint32_t pipe_id,\n\t\t\t\tuint32_t inst)\n{\n\tuint32_t mec;\n\tuint32_t pipe;\n\n\tmec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1;\n\tpipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec);\n\n\tlock_srbm(adev, mec, pipe, 0, 0);\n\n\tWREG32_SOC15(GC, 0, mmCPC_INT_CNTL,\n\t\tCP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK |\n\t\tCP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE_MASK);\n\n\tunlock_srbm(adev);\n\n\treturn 0;\n}\n\nstatic uint32_t get_sdma_rlc_reg_offset(struct amdgpu_device *adev,\n\t\t\t\tunsigned int engine_id,\n\t\t\t\tunsigned int queue_id)\n{\n\tuint32_t sdma_engine_reg_base = 0;\n\tuint32_t sdma_rlc_reg_offset;\n\n\tswitch (engine_id) {\n\tdefault:\n\t\tdev_warn(adev->dev,\n\t\t\t \"Invalid sdma engine id (%d), using engine id 0\\n\",\n\t\t\t engine_id);\n\t\tfallthrough;\n\tcase 0:\n\t\tsdma_engine_reg_base = SOC15_REG_OFFSET(SDMA0, 0,\n\t\t\t\tmmSDMA0_RLC0_RB_CNTL) - mmSDMA0_RLC0_RB_CNTL;\n\t\tbreak;\n\tcase 1:\n\t\tsdma_engine_reg_base = SOC15_REG_OFFSET(SDMA0, 0,\n\t\t\t\tmmSDMA1_RLC0_RB_CNTL) - mmSDMA0_RLC0_RB_CNTL;\n\t\tbreak;\n\tcase 2:\n\t\tsdma_engine_reg_base = SOC15_REG_OFFSET(SDMA0, 0,\n\t\t\t\tmmSDMA2_RLC0_RB_CNTL) - mmSDMA0_RLC0_RB_CNTL;\n\t\tbreak;\n\tcase 3:\n\t\tsdma_engine_reg_base = SOC15_REG_OFFSET(SDMA0, 0,\n\t\t\t\tmmSDMA3_RLC0_RB_CNTL) - mmSDMA0_RLC0_RB_CNTL;\n\t\tbreak;\n\t}\n\n\tsdma_rlc_reg_offset = sdma_engine_reg_base\n\t\t+ queue_id * (mmSDMA0_RLC1_RB_CNTL - mmSDMA0_RLC0_RB_CNTL);\n\n\tpr_debug(\"RLC register offset for SDMA%d RLC%d: 0x%x\\n\", engine_id,\n\t\t\tqueue_id, sdma_rlc_reg_offset);\n\n\treturn sdma_rlc_reg_offset;\n}\n\nstatic inline struct v10_compute_mqd *get_mqd(void *mqd)\n{\n\treturn (struct v10_compute_mqd *)mqd;\n}\n\nstatic inline struct v10_sdma_mqd *get_sdma_mqd(void *mqd)\n{\n\treturn (struct v10_sdma_mqd *)mqd;\n}\n\nstatic int hqd_load_v10_3(struct amdgpu_device *adev, void *mqd,\n\t\t\tuint32_t pipe_id, uint32_t queue_id,\n\t\t\tuint32_t __user *wptr, uint32_t wptr_shift,\n\t\t\tuint32_t wptr_mask, struct mm_struct *mm, uint32_t inst)\n{\n\tstruct v10_compute_mqd *m;\n\tuint32_t *mqd_hqd;\n\tuint32_t reg, hqd_base, data;\n\n\tm = get_mqd(mqd);\n\n\tpr_debug(\"Load hqd of pipe %d queue %d\\n\", pipe_id, queue_id);\n\tacquire_queue(adev, pipe_id, queue_id);\n\n\t \n\tif (m->cp_hqd_vmid == 0) {\n\t\tuint32_t value, mec, pipe;\n\n\t\tmec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1;\n\t\tpipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec);\n\n\t\tpr_debug(\"kfd: set HIQ, mec:%d, pipe:%d, queue:%d.\\n\",\n\t\t\tmec, pipe, queue_id);\n\t\tvalue = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS);\n\t\tvalue = REG_SET_FIELD(value, RLC_CP_SCHEDULERS, scheduler1,\n\t\t\t((mec << 5) | (pipe << 3) | queue_id | 0x80));\n\t\tWREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS, value);\n\t}\n\n\t \n\tmqd_hqd = &m->cp_mqd_base_addr_lo;\n\thqd_base = SOC15_REG_OFFSET(GC, 0, mmCP_MQD_BASE_ADDR);\n\n\tfor (reg = hqd_base;\n\t     reg <= SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_HI); reg++)\n\t\tWREG32_SOC15_IP(GC, reg, mqd_hqd[reg - hqd_base]);\n\n\n\t \n\tdata = REG_SET_FIELD(m->cp_hqd_pq_doorbell_control,\n\t\t\t     CP_HQD_PQ_DOORBELL_CONTROL, DOORBELL_EN, 1);\n\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, data);\n\n\tif (wptr) {\n\t\t \n\t\tuint32_t queue_size =\n\t\t\t2 << REG_GET_FIELD(m->cp_hqd_pq_control,\n\t\t\t\t\t   CP_HQD_PQ_CONTROL, QUEUE_SIZE);\n\t\tuint64_t guessed_wptr = m->cp_hqd_pq_rptr & (queue_size - 1);\n\n\t\tif ((m->cp_hqd_pq_wptr_lo & (queue_size - 1)) < guessed_wptr)\n\t\t\tguessed_wptr += queue_size;\n\t\tguessed_wptr += m->cp_hqd_pq_wptr_lo & ~(queue_size - 1);\n\t\tguessed_wptr += (uint64_t)m->cp_hqd_pq_wptr_hi << 32;\n\n\t\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_LO,\n\t\t       lower_32_bits(guessed_wptr));\n\t\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_HI,\n\t\t       upper_32_bits(guessed_wptr));\n\t\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR,\n\t\t       lower_32_bits((uint64_t)wptr));\n\t\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI,\n\t\t       upper_32_bits((uint64_t)wptr));\n\t\tpr_debug(\"%s setting CP_PQ_WPTR_POLL_CNTL1 to %x\\n\", __func__,\n\t\t\t (uint32_t)get_queue_mask(adev, pipe_id, queue_id));\n\t\tWREG32_SOC15(GC, 0, mmCP_PQ_WPTR_POLL_CNTL1,\n\t\t       (uint32_t)get_queue_mask(adev, pipe_id, queue_id));\n\t}\n\n\t \n\tWREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_EOP_RPTR),\n\t       REG_SET_FIELD(m->cp_hqd_eop_rptr,\n\t\t\t     CP_HQD_EOP_RPTR, INIT_FETCHER, 1));\n\n\tdata = REG_SET_FIELD(m->cp_hqd_active, CP_HQD_ACTIVE, ACTIVE, 1);\n\tWREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE, data);\n\n\trelease_queue(adev);\n\n\treturn 0;\n}\n\nstatic int hiq_mqd_load_v10_3(struct amdgpu_device *adev, void *mqd,\n\t\t\t    uint32_t pipe_id, uint32_t queue_id,\n\t\t\t    uint32_t doorbell_off, uint32_t inst)\n{\n\tstruct amdgpu_ring *kiq_ring = &adev->gfx.kiq[0].ring;\n\tstruct v10_compute_mqd *m;\n\tuint32_t mec, pipe;\n\tint r;\n\n\tm = get_mqd(mqd);\n\n\tacquire_queue(adev, pipe_id, queue_id);\n\n\tmec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1;\n\tpipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec);\n\n\tpr_debug(\"kfd: set HIQ, mec:%d, pipe:%d, queue:%d.\\n\",\n\t\t mec, pipe, queue_id);\n\n\tspin_lock(&adev->gfx.kiq[0].ring_lock);\n\tr = amdgpu_ring_alloc(kiq_ring, 7);\n\tif (r) {\n\t\tpr_err(\"Failed to alloc KIQ (%d).\\n\", r);\n\t\tgoto out_unlock;\n\t}\n\n\tamdgpu_ring_write(kiq_ring, PACKET3(PACKET3_MAP_QUEUES, 5));\n\tamdgpu_ring_write(kiq_ring,\n\t\t\t  PACKET3_MAP_QUEUES_QUEUE_SEL(0) |  \n\t\t\t  PACKET3_MAP_QUEUES_VMID(m->cp_hqd_vmid) |  \n\t\t\t  PACKET3_MAP_QUEUES_QUEUE(queue_id) |\n\t\t\t  PACKET3_MAP_QUEUES_PIPE(pipe) |\n\t\t\t  PACKET3_MAP_QUEUES_ME((mec - 1)) |\n\t\t\t  PACKET3_MAP_QUEUES_QUEUE_TYPE(0) |  \n\t\t\t  PACKET3_MAP_QUEUES_ALLOC_FORMAT(0) |  \n\t\t\t  PACKET3_MAP_QUEUES_ENGINE_SEL(1) |  \n\t\t\t  PACKET3_MAP_QUEUES_NUM_QUEUES(1));  \n\tamdgpu_ring_write(kiq_ring,\n\t\t\t  PACKET3_MAP_QUEUES_DOORBELL_OFFSET(doorbell_off));\n\tamdgpu_ring_write(kiq_ring, m->cp_mqd_base_addr_lo);\n\tamdgpu_ring_write(kiq_ring, m->cp_mqd_base_addr_hi);\n\tamdgpu_ring_write(kiq_ring, m->cp_hqd_pq_wptr_poll_addr_lo);\n\tamdgpu_ring_write(kiq_ring, m->cp_hqd_pq_wptr_poll_addr_hi);\n\tamdgpu_ring_commit(kiq_ring);\n\nout_unlock:\n\tspin_unlock(&adev->gfx.kiq[0].ring_lock);\n\trelease_queue(adev);\n\n\treturn r;\n}\n\nstatic int hqd_dump_v10_3(struct amdgpu_device *adev,\n\t\t\tuint32_t pipe_id, uint32_t queue_id,\n\t\t\tuint32_t (**dump)[2], uint32_t *n_regs, uint32_t inst)\n{\n\tuint32_t i = 0, reg;\n#define HQD_N_REGS 56\n#define DUMP_REG(addr) do {\t\t\t\t\\\n\t\tif (WARN_ON_ONCE(i >= HQD_N_REGS))\t\\\n\t\t\tbreak;\t\t\t\t\\\n\t\t(*dump)[i][0] = (addr) << 2;\t\t\\\n\t\t(*dump)[i++][1] = RREG32_SOC15_IP(GC, addr);\t\t\\\n\t} while (0)\n\n\t*dump = kmalloc(HQD_N_REGS*2*sizeof(uint32_t), GFP_KERNEL);\n\tif (*dump == NULL)\n\t\treturn -ENOMEM;\n\n\tacquire_queue(adev, pipe_id, queue_id);\n\n\tfor (reg = SOC15_REG_OFFSET(GC, 0, mmCP_MQD_BASE_ADDR);\n\t     reg <= SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_HI); reg++)\n\t\tDUMP_REG(reg);\n\n\trelease_queue(adev);\n\n\tWARN_ON_ONCE(i != HQD_N_REGS);\n\t*n_regs = i;\n\n\treturn 0;\n}\n\nstatic int hqd_sdma_load_v10_3(struct amdgpu_device *adev, void *mqd,\n\t\t\t     uint32_t __user *wptr, struct mm_struct *mm)\n{\n\tstruct v10_sdma_mqd *m;\n\tuint32_t sdma_rlc_reg_offset;\n\tunsigned long end_jiffies;\n\tuint32_t data;\n\tuint64_t data64;\n\tuint64_t __user *wptr64 = (uint64_t __user *)wptr;\n\n\tm = get_sdma_mqd(mqd);\n\tsdma_rlc_reg_offset = get_sdma_rlc_reg_offset(adev, m->sdma_engine_id,\n\t\t\t\t\t    m->sdma_queue_id);\n\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_CNTL,\n\t\tm->sdmax_rlcx_rb_cntl & (~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK));\n\n\tend_jiffies = msecs_to_jiffies(2000) + jiffies;\n\twhile (true) {\n\t\tdata = RREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_CONTEXT_STATUS);\n\t\tif (data & SDMA0_RLC0_CONTEXT_STATUS__IDLE_MASK)\n\t\t\tbreak;\n\t\tif (time_after(jiffies, end_jiffies)) {\n\t\t\tpr_err(\"SDMA RLC not idle in %s\\n\", __func__);\n\t\t\treturn -ETIME;\n\t\t}\n\t\tusleep_range(500, 1000);\n\t}\n\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_DOORBELL_OFFSET,\n\t       m->sdmax_rlcx_doorbell_offset);\n\n\tdata = REG_SET_FIELD(m->sdmax_rlcx_doorbell, SDMA0_RLC0_DOORBELL,\n\t\t\t     ENABLE, 1);\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_DOORBELL, data);\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR,\n\t\t\t\tm->sdmax_rlcx_rb_rptr);\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR_HI,\n\t\t\t\tm->sdmax_rlcx_rb_rptr_hi);\n\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_MINOR_PTR_UPDATE, 1);\n\tif (read_user_wptr(mm, wptr64, data64)) {\n\t\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR,\n\t\t       lower_32_bits(data64));\n\t\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR_HI,\n\t\t       upper_32_bits(data64));\n\t} else {\n\t\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR,\n\t\t       m->sdmax_rlcx_rb_rptr);\n\t\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR_HI,\n\t\t       m->sdmax_rlcx_rb_rptr_hi);\n\t}\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_MINOR_PTR_UPDATE, 0);\n\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_BASE, m->sdmax_rlcx_rb_base);\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_BASE_HI,\n\t\t\tm->sdmax_rlcx_rb_base_hi);\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR_ADDR_LO,\n\t\t\tm->sdmax_rlcx_rb_rptr_addr_lo);\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR_ADDR_HI,\n\t\t\tm->sdmax_rlcx_rb_rptr_addr_hi);\n\n\tdata = REG_SET_FIELD(m->sdmax_rlcx_rb_cntl, SDMA0_RLC0_RB_CNTL,\n\t\t\t     RB_ENABLE, 1);\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_CNTL, data);\n\n\treturn 0;\n}\n\nstatic int hqd_sdma_dump_v10_3(struct amdgpu_device *adev,\n\t\t\t     uint32_t engine_id, uint32_t queue_id,\n\t\t\t     uint32_t (**dump)[2], uint32_t *n_regs)\n{\n\tuint32_t sdma_rlc_reg_offset = get_sdma_rlc_reg_offset(adev,\n\t\t\tengine_id, queue_id);\n\tuint32_t i = 0, reg;\n#undef HQD_N_REGS\n#define HQD_N_REGS (19+6+7+12)\n\n\t*dump = kmalloc(HQD_N_REGS*2*sizeof(uint32_t), GFP_KERNEL);\n\tif (*dump == NULL)\n\t\treturn -ENOMEM;\n\n\tfor (reg = mmSDMA0_RLC0_RB_CNTL; reg <= mmSDMA0_RLC0_DOORBELL; reg++)\n\t\tDUMP_REG(sdma_rlc_reg_offset + reg);\n\tfor (reg = mmSDMA0_RLC0_STATUS; reg <= mmSDMA0_RLC0_CSA_ADDR_HI; reg++)\n\t\tDUMP_REG(sdma_rlc_reg_offset + reg);\n\tfor (reg = mmSDMA0_RLC0_IB_SUB_REMAIN;\n\t     reg <= mmSDMA0_RLC0_MINOR_PTR_UPDATE; reg++)\n\t\tDUMP_REG(sdma_rlc_reg_offset + reg);\n\tfor (reg = mmSDMA0_RLC0_MIDCMD_DATA0;\n\t     reg <= mmSDMA0_RLC0_MIDCMD_CNTL; reg++)\n\t\tDUMP_REG(sdma_rlc_reg_offset + reg);\n\n\tWARN_ON_ONCE(i != HQD_N_REGS);\n\t*n_regs = i;\n\n\treturn 0;\n}\n\nstatic bool hqd_is_occupied_v10_3(struct amdgpu_device *adev,\n\t\t\t\tuint64_t queue_address, uint32_t pipe_id,\n\t\t\t\tuint32_t queue_id, uint32_t inst)\n{\n\tuint32_t act;\n\tbool retval = false;\n\tuint32_t low, high;\n\n\tacquire_queue(adev, pipe_id, queue_id);\n\tact = RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE);\n\tif (act) {\n\t\tlow = lower_32_bits(queue_address >> 8);\n\t\thigh = upper_32_bits(queue_address >> 8);\n\n\t\tif (low == RREG32_SOC15(GC, 0, mmCP_HQD_PQ_BASE) &&\n\t\t   high == RREG32_SOC15(GC, 0, mmCP_HQD_PQ_BASE_HI))\n\t\t\tretval = true;\n\t}\n\trelease_queue(adev);\n\treturn retval;\n}\n\nstatic bool hqd_sdma_is_occupied_v10_3(struct amdgpu_device *adev,\n\t\t\t\tvoid *mqd)\n{\n\tstruct v10_sdma_mqd *m;\n\tuint32_t sdma_rlc_reg_offset;\n\tuint32_t sdma_rlc_rb_cntl;\n\n\tm = get_sdma_mqd(mqd);\n\tsdma_rlc_reg_offset = get_sdma_rlc_reg_offset(adev, m->sdma_engine_id,\n\t\t\t\t\t    m->sdma_queue_id);\n\n\tsdma_rlc_rb_cntl = RREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_CNTL);\n\n\tif (sdma_rlc_rb_cntl & SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK)\n\t\treturn true;\n\n\treturn false;\n}\n\nstatic int hqd_destroy_v10_3(struct amdgpu_device *adev, void *mqd,\n\t\t\t\tenum kfd_preempt_type reset_type,\n\t\t\t\tunsigned int utimeout, uint32_t pipe_id,\n\t\t\t\tuint32_t queue_id, uint32_t inst)\n{\n\tenum hqd_dequeue_request_type type;\n\tunsigned long end_jiffies;\n\tuint32_t temp;\n\tstruct v10_compute_mqd *m = get_mqd(mqd);\n\n\tacquire_queue(adev, pipe_id, queue_id);\n\n\tif (m->cp_hqd_vmid == 0)\n\t\tWREG32_FIELD15(GC, 0, RLC_CP_SCHEDULERS, scheduler1, 0);\n\n\tswitch (reset_type) {\n\tcase KFD_PREEMPT_TYPE_WAVEFRONT_DRAIN:\n\t\ttype = DRAIN_PIPE;\n\t\tbreak;\n\tcase KFD_PREEMPT_TYPE_WAVEFRONT_RESET:\n\t\ttype = RESET_WAVES;\n\t\tbreak;\n\tcase KFD_PREEMPT_TYPE_WAVEFRONT_SAVE:\n\t\ttype = SAVE_WAVES;\n\t\tbreak;\n\tdefault:\n\t\ttype = DRAIN_PIPE;\n\t\tbreak;\n\t}\n\n\tWREG32_SOC15(GC, 0, mmCP_HQD_DEQUEUE_REQUEST, type);\n\n\tend_jiffies = (utimeout * HZ / 1000) + jiffies;\n\twhile (true) {\n\t\ttemp = RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE);\n\t\tif (!(temp & CP_HQD_ACTIVE__ACTIVE_MASK))\n\t\t\tbreak;\n\t\tif (time_after(jiffies, end_jiffies)) {\n\t\t\tpr_err(\"cp queue pipe %d queue %d preemption failed\\n\",\n\t\t\t\t\tpipe_id, queue_id);\n\t\t\trelease_queue(adev);\n\t\t\treturn -ETIME;\n\t\t}\n\t\tusleep_range(500, 1000);\n\t}\n\n\trelease_queue(adev);\n\treturn 0;\n}\n\nstatic int hqd_sdma_destroy_v10_3(struct amdgpu_device *adev, void *mqd,\n\t\t\t\tunsigned int utimeout)\n{\n\tstruct v10_sdma_mqd *m;\n\tuint32_t sdma_rlc_reg_offset;\n\tuint32_t temp;\n\tunsigned long end_jiffies = (utimeout * HZ / 1000) + jiffies;\n\n\tm = get_sdma_mqd(mqd);\n\tsdma_rlc_reg_offset = get_sdma_rlc_reg_offset(adev, m->sdma_engine_id,\n\t\t\t\t\t    m->sdma_queue_id);\n\n\ttemp = RREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_CNTL);\n\ttemp = temp & ~SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK;\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_CNTL, temp);\n\n\twhile (true) {\n\t\ttemp = RREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_CONTEXT_STATUS);\n\t\tif (temp & SDMA0_RLC0_CONTEXT_STATUS__IDLE_MASK)\n\t\t\tbreak;\n\t\tif (time_after(jiffies, end_jiffies)) {\n\t\t\tpr_err(\"SDMA RLC not idle in %s\\n\", __func__);\n\t\t\treturn -ETIME;\n\t\t}\n\t\tusleep_range(500, 1000);\n\t}\n\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_DOORBELL, 0);\n\tWREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_CNTL,\n\t\tRREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_CNTL) |\n\t\tSDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK);\n\n\tm->sdmax_rlcx_rb_rptr = RREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR);\n\tm->sdmax_rlcx_rb_rptr_hi =\n\t\tRREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR_HI);\n\n\treturn 0;\n}\n\nstatic int wave_control_execute_v10_3(struct amdgpu_device *adev,\n\t\t\t\t\tuint32_t gfx_index_val,\n\t\t\t\t\tuint32_t sq_cmd, uint32_t inst)\n{\n\tuint32_t data = 0;\n\n\tmutex_lock(&adev->grbm_idx_mutex);\n\n\tWREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, gfx_index_val);\n\tWREG32(SOC15_REG_OFFSET(GC, 0, mmSQ_CMD), sq_cmd);\n\n\tdata = REG_SET_FIELD(data, GRBM_GFX_INDEX,\n\t\tINSTANCE_BROADCAST_WRITES, 1);\n\tdata = REG_SET_FIELD(data, GRBM_GFX_INDEX,\n\t\tSA_BROADCAST_WRITES, 1);\n\tdata = REG_SET_FIELD(data, GRBM_GFX_INDEX,\n\t\tSE_BROADCAST_WRITES, 1);\n\n\tWREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data);\n\tmutex_unlock(&adev->grbm_idx_mutex);\n\n\treturn 0;\n}\n\nstatic bool get_atc_vmid_pasid_mapping_info_v10_3(struct amdgpu_device *adev,\n\t\t\t\t\tuint8_t vmid, uint16_t *p_pasid)\n{\n\tuint32_t value;\n\n\tvalue = RREG32(SOC15_REG_OFFSET(ATHUB, 0, mmATC_VMID0_PASID_MAPPING)\n\t\t     + vmid);\n\t*p_pasid = value & ATC_VMID0_PASID_MAPPING__PASID_MASK;\n\n\treturn !!(value & ATC_VMID0_PASID_MAPPING__VALID_MASK);\n}\n\nstatic void set_vm_context_page_table_base_v10_3(struct amdgpu_device *adev,\n\t\tuint32_t vmid, uint64_t page_table_base)\n{\n\t \n\tadev->gfxhub.funcs->setup_vm_pt_regs(adev, vmid, page_table_base);\n}\n\nstatic void program_trap_handler_settings_v10_3(struct amdgpu_device *adev,\n\t\t\tuint32_t vmid, uint64_t tba_addr, uint64_t tma_addr,\n\t\t\tuint32_t inst)\n{\n\tlock_srbm(adev, 0, 0, 0, vmid);\n\n\t \n\tWREG32(SOC15_REG_OFFSET(GC, 0, mmSQ_SHADER_TBA_LO),\n\t\t\tlower_32_bits(tba_addr >> 8));\n\tWREG32(SOC15_REG_OFFSET(GC, 0, mmSQ_SHADER_TBA_HI),\n\t\t\tupper_32_bits(tba_addr >> 8) |\n\t\t\t(1 << SQ_SHADER_TBA_HI__TRAP_EN__SHIFT));\n\n\t \n\tWREG32(SOC15_REG_OFFSET(GC, 0, mmSQ_SHADER_TMA_LO),\n\t\t\tlower_32_bits(tma_addr >> 8));\n\tWREG32(SOC15_REG_OFFSET(GC, 0, mmSQ_SHADER_TMA_HI),\n\t\t\t upper_32_bits(tma_addr >> 8));\n\n\tunlock_srbm(adev);\n}\n\nconst struct kfd2kgd_calls gfx_v10_3_kfd2kgd = {\n\t.program_sh_mem_settings = program_sh_mem_settings_v10_3,\n\t.set_pasid_vmid_mapping = set_pasid_vmid_mapping_v10_3,\n\t.init_interrupts = init_interrupts_v10_3,\n\t.hqd_load = hqd_load_v10_3,\n\t.hiq_mqd_load = hiq_mqd_load_v10_3,\n\t.hqd_sdma_load = hqd_sdma_load_v10_3,\n\t.hqd_dump = hqd_dump_v10_3,\n\t.hqd_sdma_dump = hqd_sdma_dump_v10_3,\n\t.hqd_is_occupied = hqd_is_occupied_v10_3,\n\t.hqd_sdma_is_occupied = hqd_sdma_is_occupied_v10_3,\n\t.hqd_destroy = hqd_destroy_v10_3,\n\t.hqd_sdma_destroy = hqd_sdma_destroy_v10_3,\n\t.wave_control_execute = wave_control_execute_v10_3,\n\t.get_atc_vmid_pasid_mapping_info = get_atc_vmid_pasid_mapping_info_v10_3,\n\t.set_vm_context_page_table_base = set_vm_context_page_table_base_v10_3,\n\t.program_trap_handler_settings = program_trap_handler_settings_v10_3,\n\t.get_iq_wait_times = kgd_gfx_v10_get_iq_wait_times,\n\t.build_grace_period_packet_info = kgd_gfx_v10_build_grace_period_packet_info,\n\t.enable_debug_trap = kgd_gfx_v10_enable_debug_trap,\n\t.disable_debug_trap = kgd_gfx_v10_disable_debug_trap,\n\t.validate_trap_override_request = kgd_gfx_v10_validate_trap_override_request,\n\t.set_wave_launch_trap_override = kgd_gfx_v10_set_wave_launch_trap_override,\n\t.set_wave_launch_mode = kgd_gfx_v10_set_wave_launch_mode,\n\t.set_address_watch = kgd_gfx_v10_set_address_watch,\n\t.clear_address_watch = kgd_gfx_v10_clear_address_watch\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}