ngdbuild -p xcs10-4-tq144 -uc xilinx.ucf -dd .. c:\phili\miniuart\impl\xilinx~2\xilinx\xilinx.edf xilinx.ngd
Release 3.1i - ngdbuild D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xcs10-4-tq144 -uc xilinx.ucf -dd ..
c:\phili\miniuart\impl\xilinx~2\xilinx\xilinx.edf xilinx.ngd 

Launcher: Executing edif2ngd
"c:\phili\miniuart\impl\xilinx~2\xilinx\xilinx.edf"
"C:\Phili\MiniUART\impl\Xilinx_xcs10\Xilinx\xproj\ver1\xilinx.ngo"
Release 3.1i - edif2ngd D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.
Writing the design to
"C:/Phili/MiniUART/impl/Xilinx_xcs10/Xilinx/xproj/ver1/xilinx.ngo"...
Reading NGO file
"C:/Phili/MiniUART/impl/Xilinx_xcs10/Xilinx/xproj/ver1/xilinx.ngo" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "xilinx.ucf" ...

Checking timing specifications ...

Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "xilinx.ngd" ...

Writing NGDBUILD log file "xilinx.bld"...

NGDBUILD done.

==================================================

ngdbuild -p xcs10-4-tq144 -uc xilinx.ucf -dd .. c:\phili\miniuart\impl\xilinx~2\xilinx\xilinx.edf xilinx.ngd
Release 3.1i - ngdbuild D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xcs10-4-tq144 -uc xilinx.ucf -dd ..
c:\phili\miniuart\impl\xilinx~2\xilinx\xilinx.edf xilinx.ngd 

Launcher: Executing edif2ngd
"c:\phili\miniuart\impl\xilinx~2\xilinx\xilinx.edf"
"C:\Phili\MiniUART\impl\Xilinx_xcs10\Xilinx\xproj\ver1\xilinx.ngo"
Release 3.1i - edif2ngd D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.
Writing the design to
"C:/Phili/MiniUART/impl/Xilinx_xcs10/Xilinx/xproj/ver1/xilinx.ngo"...
Reading NGO file
"C:/Phili/MiniUART/impl/Xilinx_xcs10/Xilinx/xproj/ver1/xilinx.ngo" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "xilinx.ucf" ...

Checking timing specifications ...

Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "xilinx.ngd" ...

Writing NGDBUILD log file "xilinx.bld"...

NGDBUILD done.

==================================================

map -p xcs10-4-tq144 -o map.ncd   xilinx.ngd xilinx.pcf
Release 3.1i - Map D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.
Reading NGD file "xilinx.ngd"...
Using target part "s10tq144-4".
MAP spartan directives:
   Partname = "xcs10-4-tq144".
   Covermode = "area".
   Pack Unrelated Logic into CLBs targeting 97% of CLB resources.
Processing logical timing constraints...
Verifying F/HMAP validity based on pre-trimmed logic...
Removing unused logic...
Packing logic in CLBs...
   Running cover...
   Undirected packing...
Running physical design DRC...

Design Summary:
   Number of errors:        0
   Number of warnings:      1
   Number of CLBs:             47 out of   196   23%
      CLB Flip Flops:      63
      4 input LUTs:        72 (1 used as route-throughs)
      3 input LUTs:        20 (13 used as route-throughs)
   Number of bonded IOBs:      28 out of   111   25%
      IOB Flops:            8
      IOB Latches:          0
   Number of clock IOB pads:    2 out of     8   25%
   Number of primary CLKs:      2 out of     4   50%
   Number of secondary CLKs:    2 out of     4   50%
Total equivalent gate count for design: 932
Additional JTAG gate count for IOBs:    1344
Writing design file "map.ncd"...

Removed Logic Summary:
  63 block(s) removed
  18 block(s) optimized away
  63 signal(s) removed

Mapping completed.
See MAP report file "map.mrp" for details.

==================================================

par  -w -ol 2 -d 0 map.ncd xilinx.ncd xilinx.pcf
Release 3.1i - Par D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.




Constraints file: xilinx.pcf

Loading device database for application par from file "map.ncd".
   "UART" is an NCD, version 2.32, device xcs10, package tq144, speed -4
Loading device for application par from file '4005e.nph' in environment
C:/Fndtn.
Device speed data version:  x1_0.14.2.2 1.7 PRELIMINARY.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            28 out of 112    25%
      Flops:                           8
      Latches:                         0
   Number of IOBs driving Global Buffers    2 out of 8      25%

   Number of CLBs                     47 out of 196    23%
      Total CLB Flops:                63 out of 392    16%
      4 input LUTs:                   72 out of 392    18%
      3 input LUTs:                   20 out of 196    10%

   Number of PRI-CLKs                  2 out of 4      50%
   Number of SEC-CLKs                  2 out of 4      50%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

Starting initial Placement phase.  REAL time: 3 secs 
Finished initial Placement phase.  REAL time: 3 secs 

Starting Constructive Placer.  REAL time: 3 secs 
Placer score = 67440
Placer score = 46740
Placer score = 37440
Placer score = 32040
Placer score = 28980
Placer score = 26640
Placer score = 24540
Placer score = 23520
Placer score = 22440
Placer score = 21960
Placer score = 21420
Placer score = 21300
Placer score = 21060
Placer score = 20820
Finished Constructive Placer.  REAL time: 4 secs 

Writing design to file "xilinx.ncd".

Starting Optimizing Placer.  REAL time: 4 secs 
Optimizing  
Swapped 18 comps.
Xilinx Placer [1]   19980   REAL time: 4 secs 

Finished Optimizing Placer.  REAL time: 4 secs 

Writing design to file "xilinx.ncd".

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 5 secs 

0 connection(s) routed; 355 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 4 secs 
Starting iterative routing. 
Routing active signals.
End of iteration 1 
355 successful; 0 unrouted active,
   2 unrouted PWR/GND; (0) REAL time: 5 secs 
End of iteration 2 
355 successful; 0 unrouted active,
   2 unrouted PWR/GND; (0) REAL time: 5 secs 
Constraints are met. 
Routing PWR/GND nets.
Power and ground nets completely routed. 
Writing design to file "xilinx.ncd".
Starting cleanup 
Improving routing.
End of cleanup iteration 1 
357 successful; 0 unrouted; (0) REAL time: 7 secs 
Writing design to file "xilinx.ncd".
Total REAL time: 7 secs 
Total CPU  time: 7 secs 
End of route.  357 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 8 secs 

Generating PAR statistics.
Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_WB_CLK_I = PERIOD TIMEGRP "WB_CLK_I"   |            |            |      
  100 nS   HIGH 50.000 %                    |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Writing design to file "xilinx.ncd".


All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 8 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

PAR done.

==================================================

trce xilinx.ncd xilinx.pcf -e 3  -o xilinx.twr 
Release 3.1i - Trace D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.



Loading device database for application trce from file "xilinx.ncd".
   "UART" is an NCD, version 2.32, device xcs10, package tq144, speed -4
Loading device for application trce from file '4005e.nph' in environment
C:/Fndtn.
--------------------------------------------------------------------------------
Xilinx TRACE, Version D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

trce xilinx.ncd xilinx.pcf -e 3 -o xilinx.twr

Design file:              xilinx.ncd
Physical constraint file: xilinx.pcf
Device,speed:             xcs10,-4 (x1_0.14.2.2 1.7 PRELIMINARY)
Report level:             error report
--------------------------------------------------------------------------------



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 0 paths, 0 nets, and 18 connections (5.1% coverage)

Design statistics:
No global statistics to report.  This generally means that either the timing
analysis was performed on fully combinatorial portions of the design, or the
constraints specified did not cover any paths.

Analysis completed Thu Jan 09 22:24:05 2003
--------------------------------------------------------------------------------

Total time: 2 secs 

==================================================

bitgen xilinx.ncd  -l -w -f bitgen.ut
Release 3.1i - Bitgen D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "xilinx.ncd".
   "UART" is an NCD, version 2.32, device xcs10, package tq144, speed -4
Loading device for application Bitgen from file '4005e.nph' in environment
C:/Fndtn.
Opened constraints file xilinx.pcf.

Thu Jan 09 22:24:06 2003

Running DRC.
DRC detected 0 errors and 0 warnings.
Saving ll file in "xilinx.ll".
Creating bit map...
Saving bit stream in "xilinx.bit".

==================================================

xcpy xilinx.bit c:\phili\miniuart\impl\xilinx~2\xilinx\xilinx.bit

==================================================

xcpy xilinx.ll c:\phili\miniuart\impl\xilinx~2\xilinx\xilinx.ll
