<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - subtracti_ip_src_subtraction_core.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../subtracti_ip_src_subtraction_core.vhd" target="rtwreport_document_frame" id="linkToText_plain">subtracti_ip_src_subtraction_core.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: S:\Documents\ESD2_Final_Project\FPGA_stuff\hdl_prj3\hdlsrc\ImageProcessingNoShift\subtracti_ip_src_subtraction_core.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2024-04-27 11:05:49</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.14 and HDL Coder 4.1</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 2.77039e-06</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 2.77039e-06</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        2.77039e-06</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- Video_out                     ce_out        2.77039e-06</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- valid_out_hStart              ce_out        2.77039e-06</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- valid_out_hEnd                ce_out        2.77039e-06</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- valid_out_vStart              ce_out        2.77039e-06</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- valid_out_vEnd                ce_out        2.77039e-06</span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- valid_out_valid               ce_out        2.77039e-06</span>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- </span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- </span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- Module: subtracti_ip_src_subtraction_core</span>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- Source Path: ImageProcessingNoShift/subtraction_core</span>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="40">   40   </a><span class="CT">-- </span>
</span><span><a class="LN" id="41">   41   </a><span class="CT">-- Simulink model description for ImageProcessingNoShift:</span>
</span><span><a class="LN" id="42">   42   </a><span class="CT">-- </span>
</span><span><a class="LN" id="43">   43   </a><span class="CT">-- Sobel Edge Detection Using the MATLAB(R) Function Block</span>
</span><span><a class="LN" id="44">   44   </a><span class="CT">-- This example shows how to use HDL Coder(TM) to check, </span>
</span><span><a class="LN" id="45">   45   </a><span class="CT">-- generate, and verify HDL code for a Sobel Edge Detection </span>
</span><span><a class="LN" id="46">   46   </a><span class="CT">-- block built using the MATLAB Function block.</span>
</span><span><a class="LN" id="47">   47   </a><span class="CT">-- </span>
</span><span><a class="LN" id="48">   48   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="49">   49   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="50">   50   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="51">   51   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="52">   52   </a>
</span><span><a class="LN" id="53">   53   </a><span class="KW">ENTITY</span> subtracti_ip_src_subtraction_core <span class="KW">IS</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="55">   55   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="56">   56   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="57">   57   </a>        Video_in                          :   <span class="KW">IN</span>    std_logic_vector(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="58">   58   </a>        ctrl_hStart                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="59">   59   </a>        ctrl_hEnd                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="60">   60   </a>        ctrl_vStart                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>        ctrl_vEnd                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>        ctrl_valid                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="64">   64   </a>        Video_out                         :   <span class="KW">OUT</span>   std_logic_vector(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="65">   65   </a>        valid_out_hStart                  :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="66">   66   </a>        valid_out_hEnd                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="67">   67   </a>        valid_out_vStart                  :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="68">   68   </a>        valid_out_vEnd                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="69">   69   </a>        valid_out_valid                   :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="70">   70   </a>        );
</span><span><a class="LN" id="71">   71   </a><span class="KW">END</span> subtracti_ip_src_subtraction_core;
</span><span><a class="LN" id="72">   72   </a>
</span><span><a class="LN" id="73">   73   </a>
</span><span><a class="LN" id="74">   74   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> subtracti_ip_src_subtraction_core <span class="KW">IS</span>
</span><span><a class="LN" id="75">   75   </a>
</span><span><a class="LN" id="76">   76   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">COMPONENT</span> subtracti_ip_src_Subsystem1
</span><span><a class="LN" id="78">   78   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="79">   79   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="80">   80   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="81">   81   </a>          In2                             :   <span class="KW">IN</span>    std_logic_vector(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="82">   82   </a>          Video_out                       :   <span class="KW">OUT</span>   std_logic_vector(63 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="83">   83   </a>          );
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="85">   85   </a>
</span><span><a class="LN" id="86">   86   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : subtracti_ip_src_Subsystem1
</span><span><a class="LN" id="88">   88   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.subtracti_ip_src_Subsystem1(rtl);
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">SIGNAL</span> Subsystem1_out1                  : std_logic_vector(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">SIGNAL</span> alpha_reg                        : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">SIGNAL</span> Delay1_out1_hStart               : std_logic;
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">SIGNAL</span> alpha_reg_1                      : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">SIGNAL</span> Delay1_out1_hEnd                 : std_logic;
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">SIGNAL</span> alpha_reg_2                      : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">SIGNAL</span> Delay1_out1_vStart               : std_logic;
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">SIGNAL</span> alpha_reg_3                      : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">SIGNAL</span> Delay1_out1_vEnd                 : std_logic;
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">SIGNAL</span> alpha_reg_4                      : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">SIGNAL</span> Delay1_out1_valid                : std_logic;
</span><span><a class="LN" id="103">  103   </a>
</span><span><a class="LN" id="104">  104   </a><span class="KW">BEGIN</span>
</span><span><a  class="LN" id="105" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11391')" name="code2model">  105   </a>  u_Subsystem1 : subtracti_ip_src_Subsystem1
</span><span><a  class="LN" id="106" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11391')" name="code2model">  106   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="107" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11391')" name="code2model">  107   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="108" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11391')" name="code2model">  108   </a>              enb =&gt; clk_enable,
</span><span><a  class="LN" id="109" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11391')" name="code2model">  109   </a>              In2 =&gt; Video_in,  <span class="CT">-- ufix64</span>
</span><span><a  class="LN" id="110" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11391')" name="code2model">  110   </a>              Video_out =&gt; Subsystem1_out1  <span class="CT">-- ufix64</span>
</span><span><a  class="LN" id="111" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11391')" name="code2model">  111   </a>              );
</span><span><a class="LN" id="112">  112   </a>
</span><span><a class="LN" id="113">  113   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="114">  114   </a>
</span><span><a  class="LN" id="115" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  115   </a>  c_process : <span class="KW">PROCESS</span> (clk)
</span><span><a  class="LN" id="116" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  116   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="117" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  117   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="118" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  118   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="119" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  119   </a>        alpha_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a  class="LN" id="120" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  120   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="121" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  121   </a>        alpha_reg(0) &lt;= ctrl_hStart;
</span><span><a  class="LN" id="122" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  122   </a>        alpha_reg(1) &lt;= alpha_reg(0);
</span><span><a  class="LN" id="123" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  123   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="124" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  124   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="125" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  125   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_process;
</span><span><a class="LN" id="126">  126   </a>
</span><span><a  class="LN" id="127" href="matlab:coder.internal.code2model('ImageProcessingNoShift:11763')" name="code2model">  127   </a>  Delay1_out1_hStart &lt;= alpha_reg(1);
</span><span><a class="LN" id="128">  128   </a>
</span><span><a class="LN" id="129">  129   </a>  c_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="131">  131   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="132">  132   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="133">  133   </a>        alpha_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="134">  134   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="135">  135   </a>        alpha_reg_1(0) &lt;= ctrl_hEnd;
</span><span><a class="LN" id="136">  136   </a>        alpha_reg_1(1) &lt;= alpha_reg_1(0);
</span><span><a class="LN" id="137">  137   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="138">  138   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_1_process;
</span><span><a class="LN" id="140">  140   </a>
</span><span><a class="LN" id="141">  141   </a>  Delay1_out1_hEnd &lt;= alpha_reg_1(1);
</span><span><a class="LN" id="142">  142   </a>
</span><span><a class="LN" id="143">  143   </a>  c_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="145">  145   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="146">  146   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="147">  147   </a>        alpha_reg_2 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="148">  148   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="149">  149   </a>        alpha_reg_2(0) &lt;= ctrl_vStart;
</span><span><a class="LN" id="150">  150   </a>        alpha_reg_2(1) &lt;= alpha_reg_2(0);
</span><span><a class="LN" id="151">  151   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="152">  152   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_2_process;
</span><span><a class="LN" id="154">  154   </a>
</span><span><a class="LN" id="155">  155   </a>  Delay1_out1_vStart &lt;= alpha_reg_2(1);
</span><span><a class="LN" id="156">  156   </a>
</span><span><a class="LN" id="157">  157   </a>  c_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="159">  159   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="160">  160   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="161">  161   </a>        alpha_reg_3 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="162">  162   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="163">  163   </a>        alpha_reg_3(0) &lt;= ctrl_vEnd;
</span><span><a class="LN" id="164">  164   </a>        alpha_reg_3(1) &lt;= alpha_reg_3(0);
</span><span><a class="LN" id="165">  165   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="166">  166   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_3_process;
</span><span><a class="LN" id="168">  168   </a>
</span><span><a class="LN" id="169">  169   </a>  Delay1_out1_vEnd &lt;= alpha_reg_3(1);
</span><span><a class="LN" id="170">  170   </a>
</span><span><a class="LN" id="171">  171   </a>  c_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="173">  173   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="174">  174   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="175">  175   </a>        alpha_reg_4 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="176">  176   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="177">  177   </a>        alpha_reg_4(0) &lt;= ctrl_valid;
</span><span><a class="LN" id="178">  178   </a>        alpha_reg_4(1) &lt;= alpha_reg_4(0);
</span><span><a class="LN" id="179">  179   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="180">  180   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_4_process;
</span><span><a class="LN" id="182">  182   </a>
</span><span><a class="LN" id="183">  183   </a>  Delay1_out1_valid &lt;= alpha_reg_4(1);
</span><span><a class="LN" id="184">  184   </a>
</span><span><a class="LN" id="185">  185   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="186">  186   </a>
</span><span><a class="LN" id="187">  187   </a>  Video_out &lt;= Subsystem1_out1;
</span><span><a class="LN" id="188">  188   </a>
</span><span><a class="LN" id="189">  189   </a>  valid_out_hStart &lt;= Delay1_out1_hStart;
</span><span><a class="LN" id="190">  190   </a>
</span><span><a class="LN" id="191">  191   </a>  valid_out_hEnd &lt;= Delay1_out1_hEnd;
</span><span><a class="LN" id="192">  192   </a>
</span><span><a class="LN" id="193">  193   </a>  valid_out_vStart &lt;= Delay1_out1_vStart;
</span><span><a class="LN" id="194">  194   </a>
</span><span><a class="LN" id="195">  195   </a>  valid_out_vEnd &lt;= Delay1_out1_vEnd;
</span><span><a class="LN" id="196">  196   </a>
</span><span><a class="LN" id="197">  197   </a>  valid_out_valid &lt;= Delay1_out1_valid;
</span><span><a class="LN" id="198">  198   </a>
</span><span><a class="LN" id="199">  199   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="200">  200   </a>
</span><span><a class="LN" id="201">  201   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
