// Seed: 3286596762
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_2 = id_1 - 1;
  wor id_4 = id_2;
  wire id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  tri1 id_3
);
  supply0 id_5;
  wire id_6;
  nor (id_0, id_6, id_5, id_2, id_1, id_3);
  module_0(
      id_6, id_6
  );
  assign id_5 = id_2;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  module_0(
      id_3, id_2
  );
endmodule
