--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Esquema_Final.twx Esquema_Final.ncd -o Esquema_Final.twr
Esquema_Final.pcf -ucf cangulo_Pines_Nexys4DDR_dig1.ucf

Design file:              Esquema_Final.ncd
Physical constraint file: Esquema_Final.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 89504 paths analyzed, 659 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.876ns.
--------------------------------------------------------------------------------

Paths for end point Inst_guarda/Inst_contador_variab/q_0 (SLICE_X1Y80.A2), 1682 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 (FF)
  Destination:          Inst_guarda/Inst_contador_variab/q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.725ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (1.593 - 1.709)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 to Inst_guarda/Inst_contador_variab/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y100.BQ      Tcko                  0.456   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
                                                       Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A5       net (fanout=7)        1.028   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A        Tilo                  0.124   Inst_Visualizar_tecla/repet_s
                                                       Inst_Visualizar_tecla/maquina/presente_salidas<2>1
    SLICE_X5Y65.A2       net (fanout=26)       1.879   Inst_Visualizar_tecla/repet_s
    SLICE_X5Y65.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/q_t<12>
                                                       Inst_Visualizar_tecla/tec/Mmux_q_t41
    SLICE_X0Y66.A1       net (fanout=4)        1.004   Inst_Visualizar_tecla/tec/q_t<12>
    SLICE_X0Y66.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>_SW0_SW0
    SLICE_X0Y66.B2       net (fanout=1)        1.060   Inst_Visualizar_tecla/tec/N35
    SLICE_X0Y66.B        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/out_SW2
    SLICE_X0Y68.D5       net (fanout=1)        0.868   Inst_Visualizar_tecla/tec/N21
    SLICE_X0Y68.D        Tilo                  0.124   num<1>
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>
    SLICE_X0Y75.B1       net (fanout=6)        1.090   num<1>
    SLICE_X0Y75.B        Tilo                  0.124   Borrar
                                                       Inst_guarda/guardar1
    SLICE_X1Y80.A2       net (fanout=6)        1.501   Inst_guarda/guardar
    SLICE_X1Y80.CLK      Tas                   0.095   tres_num<1>
                                                       Inst_guarda/Inst_contador_variab/q_0_rstpot
                                                       Inst_guarda/Inst_contador_variab/q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.725ns (1.295ns logic, 8.430ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Visualizar_tecla/maquina/presente_FSM_FFd2 (FF)
  Destination:          Inst_guarda/Inst_contador_variab/q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.667ns (Levels of Logic = 7)
  Clock Path Skew:      -0.114ns (1.593 - 1.707)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Visualizar_tecla/maquina/presente_FSM_FFd2 to Inst_guarda/Inst_contador_variab/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y107.CQ      Tcko                  0.456   Inst_Visualizar_tecla/maquina/presente_FSM_FFd2
                                                       Inst_Visualizar_tecla/maquina/presente_FSM_FFd2
    SLICE_X1Y90.A6       net (fanout=9)        0.970   Inst_Visualizar_tecla/maquina/presente_FSM_FFd2
    SLICE_X1Y90.A        Tilo                  0.124   Inst_Visualizar_tecla/repet_s
                                                       Inst_Visualizar_tecla/maquina/presente_salidas<2>1
    SLICE_X5Y65.A2       net (fanout=26)       1.879   Inst_Visualizar_tecla/repet_s
    SLICE_X5Y65.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/q_t<12>
                                                       Inst_Visualizar_tecla/tec/Mmux_q_t41
    SLICE_X0Y66.A1       net (fanout=4)        1.004   Inst_Visualizar_tecla/tec/q_t<12>
    SLICE_X0Y66.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>_SW0_SW0
    SLICE_X0Y66.B2       net (fanout=1)        1.060   Inst_Visualizar_tecla/tec/N35
    SLICE_X0Y66.B        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/out_SW2
    SLICE_X0Y68.D5       net (fanout=1)        0.868   Inst_Visualizar_tecla/tec/N21
    SLICE_X0Y68.D        Tilo                  0.124   num<1>
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>
    SLICE_X0Y75.B1       net (fanout=6)        1.090   num<1>
    SLICE_X0Y75.B        Tilo                  0.124   Borrar
                                                       Inst_guarda/guardar1
    SLICE_X1Y80.A2       net (fanout=6)        1.501   Inst_guarda/guardar
    SLICE_X1Y80.CLK      Tas                   0.095   tres_num<1>
                                                       Inst_guarda/Inst_contador_variab/q_0_rstpot
                                                       Inst_guarda/Inst_contador_variab/q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.667ns (1.295ns logic, 8.372ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 (FF)
  Destination:          Inst_guarda/Inst_contador_variab/q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.004ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (1.593 - 1.709)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 to Inst_guarda/Inst_contador_variab/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y100.BQ      Tcko                  0.456   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
                                                       Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A5       net (fanout=7)        1.028   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A        Tilo                  0.124   Inst_Visualizar_tecla/repet_s
                                                       Inst_Visualizar_tecla/maquina/presente_salidas<2>1
    SLICE_X3Y69.C4       net (fanout=26)       1.545   Inst_Visualizar_tecla/repet_s
    SLICE_X3Y69.C        Tilo                  0.124   Inst_Visualizar_tecla/tec/q_t<0>
                                                       Inst_Visualizar_tecla/tec/Mmux_q_t11
    SLICE_X1Y66.B3       net (fanout=2)        0.947   Inst_Visualizar_tecla/tec/q_t<0>
    SLICE_X1Y66.B        Tilo                  0.124   Inst_Visualizar_tecla/tec/Q_OUT<0>1
                                                       Inst_Visualizar_tecla/tec/Q_OUT<0>1
    SLICE_X1Y67.D3       net (fanout=3)        0.872   Inst_Visualizar_tecla/tec/Q_OUT<0>1
    SLICE_X1Y67.D        Tilo                  0.124   Inst_Visualizar_tecla/tec/N55
                                                       Inst_Visualizar_tecla/tec/Q_OUT<0>3_SW0_SW1
    SLICE_X1Y67.C1       net (fanout=1)        1.250   Inst_Visualizar_tecla/tec/N55
    SLICE_X1Y67.C        Tilo                  0.124   Inst_Visualizar_tecla/tec/N55
                                                       Inst_Visualizar_tecla/tec/Q_OUT<0>3
    SLICE_X0Y75.B6       net (fanout=4)        0.566   num<0>
    SLICE_X0Y75.B        Tilo                  0.124   Borrar
                                                       Inst_guarda/guardar1
    SLICE_X1Y80.A2       net (fanout=6)        1.501   Inst_guarda/guardar
    SLICE_X1Y80.CLK      Tas                   0.095   tres_num<1>
                                                       Inst_guarda/Inst_contador_variab/q_0_rstpot
                                                       Inst_guarda/Inst_contador_variab/q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.004ns (1.295ns logic, 7.709ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_guarda/registro3/reg_0 (SLICE_X1Y81.CE), 1682 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 (FF)
  Destination:          Inst_guarda/registro3/reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.510ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (1.594 - 1.709)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 to Inst_guarda/registro3/reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y100.BQ      Tcko                  0.456   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
                                                       Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A5       net (fanout=7)        1.028   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A        Tilo                  0.124   Inst_Visualizar_tecla/repet_s
                                                       Inst_Visualizar_tecla/maquina/presente_salidas<2>1
    SLICE_X5Y65.A2       net (fanout=26)       1.879   Inst_Visualizar_tecla/repet_s
    SLICE_X5Y65.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/q_t<12>
                                                       Inst_Visualizar_tecla/tec/Mmux_q_t41
    SLICE_X0Y66.A1       net (fanout=4)        1.004   Inst_Visualizar_tecla/tec/q_t<12>
    SLICE_X0Y66.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>_SW0_SW0
    SLICE_X0Y66.B2       net (fanout=1)        1.060   Inst_Visualizar_tecla/tec/N35
    SLICE_X0Y66.B        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/out_SW2
    SLICE_X0Y68.D5       net (fanout=1)        0.868   Inst_Visualizar_tecla/tec/N21
    SLICE_X0Y68.D        Tilo                  0.124   num<1>
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>
    SLICE_X0Y75.B1       net (fanout=6)        1.090   num<1>
    SLICE_X0Y75.B        Tilo                  0.124   Borrar
                                                       Inst_guarda/guardar1
    SLICE_X1Y81.CE       net (fanout=6)        1.176   Inst_guarda/guardar
    SLICE_X1Y81.CLK      Tceck                 0.205   Num3<3>
                                                       Inst_guarda/registro3/reg_0
    -------------------------------------------------  ---------------------------
    Total                                      9.510ns (1.405ns logic, 8.105ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Visualizar_tecla/maquina/presente_FSM_FFd2 (FF)
  Destination:          Inst_guarda/registro3/reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.452ns (Levels of Logic = 6)
  Clock Path Skew:      -0.113ns (1.594 - 1.707)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Visualizar_tecla/maquina/presente_FSM_FFd2 to Inst_guarda/registro3/reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y107.CQ      Tcko                  0.456   Inst_Visualizar_tecla/maquina/presente_FSM_FFd2
                                                       Inst_Visualizar_tecla/maquina/presente_FSM_FFd2
    SLICE_X1Y90.A6       net (fanout=9)        0.970   Inst_Visualizar_tecla/maquina/presente_FSM_FFd2
    SLICE_X1Y90.A        Tilo                  0.124   Inst_Visualizar_tecla/repet_s
                                                       Inst_Visualizar_tecla/maquina/presente_salidas<2>1
    SLICE_X5Y65.A2       net (fanout=26)       1.879   Inst_Visualizar_tecla/repet_s
    SLICE_X5Y65.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/q_t<12>
                                                       Inst_Visualizar_tecla/tec/Mmux_q_t41
    SLICE_X0Y66.A1       net (fanout=4)        1.004   Inst_Visualizar_tecla/tec/q_t<12>
    SLICE_X0Y66.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>_SW0_SW0
    SLICE_X0Y66.B2       net (fanout=1)        1.060   Inst_Visualizar_tecla/tec/N35
    SLICE_X0Y66.B        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/out_SW2
    SLICE_X0Y68.D5       net (fanout=1)        0.868   Inst_Visualizar_tecla/tec/N21
    SLICE_X0Y68.D        Tilo                  0.124   num<1>
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>
    SLICE_X0Y75.B1       net (fanout=6)        1.090   num<1>
    SLICE_X0Y75.B        Tilo                  0.124   Borrar
                                                       Inst_guarda/guardar1
    SLICE_X1Y81.CE       net (fanout=6)        1.176   Inst_guarda/guardar
    SLICE_X1Y81.CLK      Tceck                 0.205   Num3<3>
                                                       Inst_guarda/registro3/reg_0
    -------------------------------------------------  ---------------------------
    Total                                      9.452ns (1.405ns logic, 8.047ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 (FF)
  Destination:          Inst_guarda/registro3/reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.789ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (1.594 - 1.709)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 to Inst_guarda/registro3/reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y100.BQ      Tcko                  0.456   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
                                                       Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A5       net (fanout=7)        1.028   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A        Tilo                  0.124   Inst_Visualizar_tecla/repet_s
                                                       Inst_Visualizar_tecla/maquina/presente_salidas<2>1
    SLICE_X3Y69.C4       net (fanout=26)       1.545   Inst_Visualizar_tecla/repet_s
    SLICE_X3Y69.C        Tilo                  0.124   Inst_Visualizar_tecla/tec/q_t<0>
                                                       Inst_Visualizar_tecla/tec/Mmux_q_t11
    SLICE_X1Y66.B3       net (fanout=2)        0.947   Inst_Visualizar_tecla/tec/q_t<0>
    SLICE_X1Y66.B        Tilo                  0.124   Inst_Visualizar_tecla/tec/Q_OUT<0>1
                                                       Inst_Visualizar_tecla/tec/Q_OUT<0>1
    SLICE_X1Y67.D3       net (fanout=3)        0.872   Inst_Visualizar_tecla/tec/Q_OUT<0>1
    SLICE_X1Y67.D        Tilo                  0.124   Inst_Visualizar_tecla/tec/N55
                                                       Inst_Visualizar_tecla/tec/Q_OUT<0>3_SW0_SW1
    SLICE_X1Y67.C1       net (fanout=1)        1.250   Inst_Visualizar_tecla/tec/N55
    SLICE_X1Y67.C        Tilo                  0.124   Inst_Visualizar_tecla/tec/N55
                                                       Inst_Visualizar_tecla/tec/Q_OUT<0>3
    SLICE_X0Y75.B6       net (fanout=4)        0.566   num<0>
    SLICE_X0Y75.B        Tilo                  0.124   Borrar
                                                       Inst_guarda/guardar1
    SLICE_X1Y81.CE       net (fanout=6)        1.176   Inst_guarda/guardar
    SLICE_X1Y81.CLK      Tceck                 0.205   Num3<3>
                                                       Inst_guarda/registro3/reg_0
    -------------------------------------------------  ---------------------------
    Total                                      8.789ns (1.405ns logic, 7.384ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_guarda/registro3/reg_1 (SLICE_X1Y81.CE), 1682 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 (FF)
  Destination:          Inst_guarda/registro3/reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.510ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (1.594 - 1.709)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 to Inst_guarda/registro3/reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y100.BQ      Tcko                  0.456   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
                                                       Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A5       net (fanout=7)        1.028   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A        Tilo                  0.124   Inst_Visualizar_tecla/repet_s
                                                       Inst_Visualizar_tecla/maquina/presente_salidas<2>1
    SLICE_X5Y65.A2       net (fanout=26)       1.879   Inst_Visualizar_tecla/repet_s
    SLICE_X5Y65.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/q_t<12>
                                                       Inst_Visualizar_tecla/tec/Mmux_q_t41
    SLICE_X0Y66.A1       net (fanout=4)        1.004   Inst_Visualizar_tecla/tec/q_t<12>
    SLICE_X0Y66.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>_SW0_SW0
    SLICE_X0Y66.B2       net (fanout=1)        1.060   Inst_Visualizar_tecla/tec/N35
    SLICE_X0Y66.B        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/out_SW2
    SLICE_X0Y68.D5       net (fanout=1)        0.868   Inst_Visualizar_tecla/tec/N21
    SLICE_X0Y68.D        Tilo                  0.124   num<1>
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>
    SLICE_X0Y75.B1       net (fanout=6)        1.090   num<1>
    SLICE_X0Y75.B        Tilo                  0.124   Borrar
                                                       Inst_guarda/guardar1
    SLICE_X1Y81.CE       net (fanout=6)        1.176   Inst_guarda/guardar
    SLICE_X1Y81.CLK      Tceck                 0.205   Num3<3>
                                                       Inst_guarda/registro3/reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.510ns (1.405ns logic, 8.105ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Visualizar_tecla/maquina/presente_FSM_FFd2 (FF)
  Destination:          Inst_guarda/registro3/reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.452ns (Levels of Logic = 6)
  Clock Path Skew:      -0.113ns (1.594 - 1.707)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Visualizar_tecla/maquina/presente_FSM_FFd2 to Inst_guarda/registro3/reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y107.CQ      Tcko                  0.456   Inst_Visualizar_tecla/maquina/presente_FSM_FFd2
                                                       Inst_Visualizar_tecla/maquina/presente_FSM_FFd2
    SLICE_X1Y90.A6       net (fanout=9)        0.970   Inst_Visualizar_tecla/maquina/presente_FSM_FFd2
    SLICE_X1Y90.A        Tilo                  0.124   Inst_Visualizar_tecla/repet_s
                                                       Inst_Visualizar_tecla/maquina/presente_salidas<2>1
    SLICE_X5Y65.A2       net (fanout=26)       1.879   Inst_Visualizar_tecla/repet_s
    SLICE_X5Y65.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/q_t<12>
                                                       Inst_Visualizar_tecla/tec/Mmux_q_t41
    SLICE_X0Y66.A1       net (fanout=4)        1.004   Inst_Visualizar_tecla/tec/q_t<12>
    SLICE_X0Y66.A        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>_SW0_SW0
    SLICE_X0Y66.B2       net (fanout=1)        1.060   Inst_Visualizar_tecla/tec/N35
    SLICE_X0Y66.B        Tilo                  0.124   Inst_Visualizar_tecla/tec/N58
                                                       Inst_Visualizar_tecla/tec/out_SW2
    SLICE_X0Y68.D5       net (fanout=1)        0.868   Inst_Visualizar_tecla/tec/N21
    SLICE_X0Y68.D        Tilo                  0.124   num<1>
                                                       Inst_Visualizar_tecla/tec/Q_OUT<1>
    SLICE_X0Y75.B1       net (fanout=6)        1.090   num<1>
    SLICE_X0Y75.B        Tilo                  0.124   Borrar
                                                       Inst_guarda/guardar1
    SLICE_X1Y81.CE       net (fanout=6)        1.176   Inst_guarda/guardar
    SLICE_X1Y81.CLK      Tceck                 0.205   Num3<3>
                                                       Inst_guarda/registro3/reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.452ns (1.405ns logic, 8.047ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 (FF)
  Destination:          Inst_guarda/registro3/reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.789ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (1.594 - 1.709)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Visualizar_tecla/maquina/presente_FSM_FFd3 to Inst_guarda/registro3/reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y100.BQ      Tcko                  0.456   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
                                                       Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A5       net (fanout=7)        1.028   Inst_Visualizar_tecla/maquina/presente_FSM_FFd3
    SLICE_X1Y90.A        Tilo                  0.124   Inst_Visualizar_tecla/repet_s
                                                       Inst_Visualizar_tecla/maquina/presente_salidas<2>1
    SLICE_X3Y69.C4       net (fanout=26)       1.545   Inst_Visualizar_tecla/repet_s
    SLICE_X3Y69.C        Tilo                  0.124   Inst_Visualizar_tecla/tec/q_t<0>
                                                       Inst_Visualizar_tecla/tec/Mmux_q_t11
    SLICE_X1Y66.B3       net (fanout=2)        0.947   Inst_Visualizar_tecla/tec/q_t<0>
    SLICE_X1Y66.B        Tilo                  0.124   Inst_Visualizar_tecla/tec/Q_OUT<0>1
                                                       Inst_Visualizar_tecla/tec/Q_OUT<0>1
    SLICE_X1Y67.D3       net (fanout=3)        0.872   Inst_Visualizar_tecla/tec/Q_OUT<0>1
    SLICE_X1Y67.D        Tilo                  0.124   Inst_Visualizar_tecla/tec/N55
                                                       Inst_Visualizar_tecla/tec/Q_OUT<0>3_SW0_SW1
    SLICE_X1Y67.C1       net (fanout=1)        1.250   Inst_Visualizar_tecla/tec/N55
    SLICE_X1Y67.C        Tilo                  0.124   Inst_Visualizar_tecla/tec/N55
                                                       Inst_Visualizar_tecla/tec/Q_OUT<0>3
    SLICE_X0Y75.B6       net (fanout=4)        0.566   num<0>
    SLICE_X0Y75.B        Tilo                  0.124   Borrar
                                                       Inst_guarda/guardar1
    SLICE_X1Y81.CE       net (fanout=6)        1.176   Inst_guarda/guardar
    SLICE_X1Y81.CLK      Tceck                 0.205   Num3<3>
                                                       Inst_guarda/registro3/reg_1
    -------------------------------------------------  ---------------------------
    Total                                      8.789ns (1.405ns logic, 7.384ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Visualizar_tecla/tec/divis/q_5 (SLICE_X0Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Visualizar_tecla/tec/divis/q_4 (FF)
  Destination:          Inst_Visualizar_tecla/tec/divis/q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLOCK_BUFGP rising at 10.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Visualizar_tecla/tec/divis/q_4 to Inst_Visualizar_tecla/tec/divis/q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y71.CQ       Tcko                  0.141   Inst_Visualizar_tecla/tec/divis/q<4>
                                                       Inst_Visualizar_tecla/tec/divis/q_4
    SLICE_X0Y71.A6       net (fanout=2)        0.070   Inst_Visualizar_tecla/tec/divis/q<4>
    SLICE_X0Y71.CLK      Tah         (-Th)     0.046   Inst_Visualizar_tecla/sig_d
                                                       Inst_Visualizar_tecla/tec/divis/Mcount_q_cy<4>11
                                                       Inst_Visualizar_tecla/tec/divis/q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.095ns logic, 0.070ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Visualizar_tecla/tec/reg2/reg_31 (SLICE_X3Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Visualizar_tecla/tec/registro/reg_31 (FF)
  Destination:          Inst_Visualizar_tecla/tec/reg2/reg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.343 - 0.305)
  Source Clock:         CLOCK_BUFGP rising at 10.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Visualizar_tecla/tec/registro/reg_31 to Inst_Visualizar_tecla/tec/reg2/reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y66.DQ       Tcko                  0.141   reg_test<31>
                                                       Inst_Visualizar_tecla/tec/registro/reg_31
    SLICE_X3Y66.DX       net (fanout=4)        0.129   reg_test<31>
    SLICE_X3Y66.CLK      Tckdi       (-Th)     0.072   Inst_Visualizar_tecla/tec/repetido<31>
                                                       Inst_Visualizar_tecla/tec/reg2/reg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.198ns (0.069ns logic, 0.129ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Visualizar_tecla/tec/reg2/reg_22 (SLICE_X2Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Visualizar_tecla/tec/registro/reg_22 (FF)
  Destination:          Inst_Visualizar_tecla/tec/reg2/reg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.341 - 0.303)
  Source Clock:         CLOCK_BUFGP rising at 10.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Visualizar_tecla/tec/registro/reg_22 to Inst_Visualizar_tecla/tec/reg2/reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y68.CQ       Tcko                  0.141   reg_test<23>
                                                       Inst_Visualizar_tecla/tec/registro/reg_22
    SLICE_X2Y68.CX       net (fanout=5)        0.141   reg_test<22>
    SLICE_X2Y68.CLK      Tckdi       (-Th)     0.063   Inst_Visualizar_tecla/tec/repetido<23>
                                                       Inst_Visualizar_tecla/tec/reg2/reg_22
    -------------------------------------------------  ---------------------------
    Total                                      0.219ns (0.078ns logic, 0.141ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLOCK_BUFGP/BUFG/I0
  Logical resource: CLOCK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLOCK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_Visualizar_tecla/maquina/temp<3>/CLK
  Logical resource: Inst_Visualizar_tecla/maquina/Inst_ContadorBinario/q_0/CK
  Location pin: SLICE_X0Y111.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_Visualizar_tecla/maquina/temp<3>/CLK
  Logical resource: Inst_Visualizar_tecla/maquina/Inst_ContadorBinario/q_0/CK
  Location pin: SLICE_X0Y111.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    9.876|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 89504 paths, 0 nets, and 1125 connections

Design statistics:
   Minimum period:   9.876ns{1}   (Maximum frequency: 101.256MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 09 11:20:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 675 MB



