<stg><name>Filter2D.1</name>


<trans_list>

<trans id="571" from="1" to="2">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="2" to="2">
<condition id="348">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="2" to="3">
<condition id="350">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="3" to="4">
<condition id="352">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="4" to="5">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="5" to="6">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="6" to="10">
<condition id="412">
<or_exp><and_exp><literal name="exitcond389_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="6" to="7">
<condition id="416">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="7" to="8">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="8" to="9">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="9" to="4">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="10" to="3">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str313, i32 0, i32 0, [1 x i8]* @p_str314, [1 x i8]* @p_str315, [1 x i8]* @p_str316, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str317, [1 x i8]* @p_str318)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str320, i32 0, i32 0, [1 x i8]* @p_str321, [1 x i8]* @p_str322, [1 x i8]* @p_str323, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str324, [1 x i8]* @p_str325)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str327, i32 0, i32 0, [1 x i8]* @p_str328, [1 x i8]* @p_str329, [1 x i8]* @p_str330, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str331, [1 x i8]* @p_str332)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str334, i32 0, i32 0, [1 x i8]* @p_str335, [1 x i8]* @p_str336, [1 x i8]* @p_str337, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str338, [1 x i8]* @p_str339)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str341, i32 0, i32 0, [1 x i8]* @p_str342, [1 x i8]* @p_str343, [1 x i8]* @p_str344, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str345, [1 x i8]* @p_str346)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str348, i32 0, i32 0, [1 x i8]* @p_str349, [1 x i8]* @p_str350, [1 x i8]* @p_str351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str352, [1 x i8]* @p_str353)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:6  %k_buf_0_val_3 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:7  %k_buf_0_val_4 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:8  %k_buf_0_val_5 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:9  %k_buf_1_val_3 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:10  %k_buf_1_val_4 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:11  %k_buf_1_val_5 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:12  %k_buf_2_val_3 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:13  %k_buf_2_val_4 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:14  %k_buf_2_val_5 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:15  br label %arrayctor.loop1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:0  %tmp_s = phi i2 [ %tmp_31, %arrayctor.loop1.i ], [ 0, %arrayctor.loop1.i.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:1  %tmp_31 = add i2 %tmp_s, 1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:4  %tmp_32 = icmp eq i2 %tmp_s, -2

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i:6  br i1 %tmp_32, label %._crit_edge403.i.preheader, label %arrayctor.loop1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:0  %src_kernel_win_0_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:1  %src_kernel_win_0_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:2  %src_kernel_win_0_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:3  %src_kernel_win_0_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:4  %src_kernel_win_0_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:5  %src_kernel_win_0_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:6  %src_kernel_win_1_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:7  %src_kernel_win_1_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:8  %src_kernel_win_1_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:9  %src_kernel_win_1_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:10  %src_kernel_win_1_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_4"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:11  %src_kernel_win_1_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_5"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:12  %src_kernel_win_2_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:13  %src_kernel_win_2_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:14  %src_kernel_win_2_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:15  %src_kernel_win_2_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:16  %src_kernel_win_2_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:17  %src_kernel_win_2_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:18  %right_border_buf_0_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_s"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:19  %right_border_buf_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:20  %right_border_buf_2_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_s"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:21  %right_border_buf_0_2 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:22  %right_border_buf_0_3 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:23  %right_border_buf_2_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:24  %right_border_buf_0_4 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:25  %right_border_buf_0_5 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_5"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:26  %right_border_buf_2_2 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:27  %right_border_buf_1_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_s"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:28  %right_border_buf_1_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:29  %right_border_buf_2_3 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:30  %right_border_buf_1_2 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:31  %right_border_buf_1_3 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:32  %right_border_buf_2_4 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:33  %right_border_buf_1_4 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:34  %right_border_buf_1_5 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_5"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge403.i.preheader:35  %right_border_buf_2_5 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_5"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge403.i.preheader:36  br label %._crit_edge403.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge403.i:0  %t_V = phi i11 [ %i_V, %8 ], [ 0, %._crit_edge403.i.preheader ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge403.i:1  %t_V_cast = zext i11 %t_V to i12

]]></Node>
<StgValue><ssdm name="t_V_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge403.i:2  %exitcond390_i = icmp eq i11 %t_V, -966

]]></Node>
<StgValue><ssdm name="exitcond390_i"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge403.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge403.i:4  %i_V = add i11 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge403.i:5  br i1 %exitcond390_i, label %"filter<4096, 4096, ap_fixed<16, 2, 0, 3, 0>, int, 1080, 1920, 3, 3>.exit", label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_34 = icmp ult i11 %t_V, -968

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_528_0_0_not = xor i1 %tmp_34, true

]]></Node>
<StgValue><ssdm name="tmp_528_0_0_not"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_57 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %icmp = icmp ne i10 %tmp_57, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_35 = icmp eq i11 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_572_0_1 = icmp eq i11 %t_V, 0

]]></Node>
<StgValue><ssdm name="tmp_572_0_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_36 = icmp ugt i11 %t_V, -968

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="11">
<![CDATA[
:9  %tmp_58 = trunc i11 %t_V to i2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp_38 = add i12 -1, %t_V_cast

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:11  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_38, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %rev = xor i1 %tmp_60, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %tmp_39 = icmp slt i12 %tmp_38, 1080

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %or_cond_i425_i = and i1 %tmp_39, %rev

]]></Node>
<StgValue><ssdm name="or_cond_i425_i"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:15  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_38, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %p_assign_1 = sub i12 1, %t_V_cast

]]></Node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:17  %p_p2_i426_i = select i1 %tmp_61, i12 %p_assign_1, i12 %tmp_38

]]></Node>
<StgValue><ssdm name="p_p2_i426_i"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:18  %tmp_40 = icmp slt i12 %p_p2_i426_i, 1080

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="12">
<![CDATA[
:19  %tmp_63 = trunc i12 %p_p2_i426_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:20  %p_assign_14_0_1 = add i12 -2, %t_V_cast

]]></Node>
<StgValue><ssdm name="p_assign_14_0_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:21  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_14_0_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:22  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_14_0_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="11">
<![CDATA[
:23  %tmp_83 = trunc i11 %t_V to i2

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:24  %p_assign_14_0_2 = add i12 -3, %t_V_cast

]]></Node>
<StgValue><ssdm name="p_assign_14_0_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:25  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_14_0_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:26  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_14_0_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="11">
<![CDATA[
:27  %tmp_93 = trunc i11 %t_V to i2

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:28  %tmp_41 = sub i2 -2, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:29  %tmp_42 = select i1 %tmp_40, i2 %tmp_63, i2 %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:30  %tmp_43 = add i2 -1, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:31  %tmp_44 = select i1 %or_cond_i425_i, i2 %tmp_43, i2 %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:32  %row_assign_13_0_0_t = xor i2 %tmp_44, -1

]]></Node>
<StgValue><ssdm name="row_assign_13_0_0_t"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:33  %tmp_45 = xor i2 %tmp_58, -2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:34  %tmp_94 = sub i2 -2, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="12">
<![CDATA[
:35  %tmp_95 = trunc i12 %p_assign_14_0_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:36  %tmp_46 = select i1 %tmp_75, i2 %tmp_94, i2 %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:37  %tmp_47 = select i1 %tmp_67, i2 %tmp_46, i2 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:38  %row_assign_13_0_1_t = xor i2 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="row_assign_13_0_1_t"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:39  %tmp_48 = add i2 1, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:40  %tmp_96 = xor i2 %tmp_93, -1

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="12">
<![CDATA[
:41  %tmp_97 = trunc i12 %p_assign_14_0_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:42  %tmp_49 = select i1 %tmp_92, i2 %tmp_96, i2 %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:43  %tmp_50 = select i1 %tmp_91, i2 %tmp_49, i2 %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:44  %row_assign_13_0_2_t = xor i2 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="row_assign_13_0_2_t"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond390_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond390_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0">
<![CDATA[
filter<4096, 4096, ap_fixed<16, 2, 0, 3, 0>, int, 1080, 1920, 3, 3>.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %t_V_3 = phi i11 [ 0, %0 ], [ %j_V, %._crit_edge414.i.2 ]

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="11">
<![CDATA[
:4  %t_V_4_cast = zext i11 %t_V_3 to i12

]]></Node>
<StgValue><ssdm name="t_V_4_cast"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %exitcond389_i = icmp eq i11 %t_V_3, -126

]]></Node>
<StgValue><ssdm name="exitcond389_i"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %j_V = add i11 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_98 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_3, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:10  %icmp1 = icmp ne i10 %tmp_98, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:11  %ImagLoc_x = add i12 -1, %t_V_4_cast

]]></Node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:12  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %rev1 = xor i1 %tmp_99, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:14  %tmp_51 = icmp slt i12 %ImagLoc_x, 1920

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %or_cond_i_i = and i1 %tmp_51, %rev1

]]></Node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:16  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %p_assign_9 = sub i12 1, %t_V_4_cast

]]></Node>
<StgValue><ssdm name="p_assign_9"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:18  %p_p2_i_i = select i1 %tmp_100, i12 %p_assign_9, i12 %ImagLoc_x

]]></Node>
<StgValue><ssdm name="p_p2_i_i"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19  %tmp_52 = icmp slt i12 %p_p2_i_i, 1920

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %p_assign_s = sub i12 -258, %p_p2_i_i

]]></Node>
<StgValue><ssdm name="p_assign_s"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:21  %p_p2_i_i_p_assign_s = select i1 %tmp_52, i12 %p_p2_i_i, i12 %p_assign_s

]]></Node>
<StgValue><ssdm name="p_p2_i_i_p_assign_s"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:22  %x = select i1 %or_cond_i_i, i12 %ImagLoc_x, i12 %p_p2_i_i_p_assign_s

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="12">
<![CDATA[
_ifconv:24  %tmp_101 = trunc i12 %x to i2

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %brmerge = or i1 %tmp_51, %tmp_528_0_0_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:40  br i1 %or_cond_i_i, label %3, label %._crit_edge407.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %2, label %borderInterpolate.exit424.i.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit424.i.0.0:1  br i1 %tmp_35, label %"operator().exit467.i.0.0", label %._crit_edge409.i.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.0.0:0  br i1 %tmp_572_0_1, label %"operator().exit467.i.0.1", label %._crit_edge409.i.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.0.1:0  br i1 %tmp_35, label %"operator().exit467.i.0.2", label %._crit_edge409.i.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge409.i.0.2:0  br label %._crit_edge407.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_34, label %.preheader392.i.preheader.0, label %._crit_edge407.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge407.i.0_ifconv:6  %or_cond_i = and i1 %icmp, %icmp1

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.0_ifconv:7  br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0", label %._crit_edge414.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge414.i.0_ifconv:18  br i1 %or_cond_i_i, label %5, label %._crit_edge407.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %4, label %borderInterpolate.exit424.i.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit424.i.1.0:1  br i1 %tmp_35, label %"operator().exit467.i.1.0", label %._crit_edge409.i.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.1.0:0  br i1 %tmp_572_0_1, label %"operator().exit467.i.1.1", label %._crit_edge409.i.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.1.1:0  br i1 %tmp_35, label %"operator().exit467.i.1.2", label %._crit_edge409.i.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge409.i.1.2:0  br label %._crit_edge407.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_34, label %.preheader392.i.preheader.1, label %._crit_edge407.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.1_ifconv:6  br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1", label %._crit_edge414.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge414.i.1_ifconv:15  br i1 %or_cond_i_i, label %7, label %._crit_edge407.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %6, label %borderInterpolate.exit424.i.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit424.i.2.0:1  br i1 %tmp_35, label %"operator().exit467.i.2.0", label %._crit_edge409.i.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.2.0:0  br i1 %tmp_572_0_1, label %"operator().exit467.i.2.1", label %._crit_edge409.i.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.2.1:0  br i1 %tmp_35, label %"operator().exit467.i.2.2", label %._crit_edge409.i.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge409.i.2.2:0  br label %._crit_edge407.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_34, label %.preheader392.i.preheader.2, label %._crit_edge407.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.2_ifconv:6  br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2", label %._crit_edge414.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond389_i, label %8, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:23  %x_cast = sext i12 %x to i32

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:26  %tmp_53 = zext i32 %x_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27  %k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:28  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32  %k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:33  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36  %k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.0_ifconv:6  %k_buf_1_val_3_addr = getelementptr [1920 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_addr"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:7  %k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_load"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.0_ifconv:10  %k_buf_1_val_4_addr = getelementptr [1920 x i8]* %k_buf_1_val_4, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_addr"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:11  %k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_load"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.0_ifconv:14  %k_buf_1_val_5_addr = getelementptr [1920 x i8]* %k_buf_1_val_5, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_addr"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:15  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.1_ifconv:3  %k_buf_2_val_3_addr = getelementptr [1920 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_addr"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:4  %k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_load"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.1_ifconv:7  %k_buf_2_val_4_addr = getelementptr [1920 x i8]* %k_buf_2_val_4, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_addr"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:8  %k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_load"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.1_ifconv:11  %k_buf_2_val_5_addr = getelementptr [1920 x i8]* %k_buf_2_val_5, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_addr"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:12  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
:1  %right_border_buf_2_6 = load i8* %right_border_buf_2_1

]]></Node>
<StgValue><ssdm name="right_border_buf_2_6"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
:2  %right_border_buf_2_7 = load i8* %right_border_buf_2_3

]]></Node>
<StgValue><ssdm name="right_border_buf_2_7"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
:3  %right_border_buf_2_8 = load i8* %right_border_buf_2_5

]]></Node>
<StgValue><ssdm name="right_border_buf_2_8"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:0  %right_border_buf_0_6 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_6"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:1  %right_border_buf_0_7 = load i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name="right_border_buf_0_7"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:2  %right_border_buf_0_8 = load i8* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name="right_border_buf_0_8"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:3  %right_border_buf_0_9 = load i8* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name="right_border_buf_0_9"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:4  %right_border_buf_0_10 = load i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name="right_border_buf_0_10"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:5  %right_border_buf_0_11 = load i8* %right_border_buf_0_5

]]></Node>
<StgValue><ssdm name="right_border_buf_0_11"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:7  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:28  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:29  %col_assign_6_0_t = xor i2 %tmp_101, -1

]]></Node>
<StgValue><ssdm name="col_assign_6_0_t"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:30  %tmp_54 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_7, i8 undef, i2 %col_assign_6_0_t)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:31  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_54

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:33  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:34  %tmp_55 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_8, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_6_0_t)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:35  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_55

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:38  %tmp_56 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_6_0_t)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:39  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_56

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit424.i.0.0:0  %tmp_102 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.0.0:0  store i8 %tmp_102, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.0.0:1  br label %._crit_edge409.i.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_572_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.0.1:0  store i8 %tmp_102, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_572_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.0.1:1  br label %._crit_edge409.i.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.0.2:0  store i8 %tmp_102, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.0.2:1  br label %._crit_edge409.i.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.0:0  %right_border_buf_0_12 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_12"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.0:1  %right_border_buf_0_13 = load i8* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name="right_border_buf_0_13"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.0:2  %right_border_buf_0_14 = load i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name="right_border_buf_0_14"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.0:3  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.0:4  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:5  %tmp_103 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.0:6  store i8 %tmp_103, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:7  store i8 %right_border_buf_0_14, i8* %right_border_buf_0_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:8  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:9  store i8 %right_border_buf_0_13, i8* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:10  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:11  store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.0:12  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.i.preheader.0:13  br label %._crit_edge407.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.0_ifconv:0  %tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_0_0_t)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.0_ifconv:1  %src_kernel_win_0_va_6 = select i1 %tmp_36, i8 %tmp_59, i8 %col_buf_0_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_6"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.0_ifconv:2  %tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_0_1_t)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.0_ifconv:3  %src_kernel_win_0_va_7 = select i1 %tmp_36, i8 %tmp_62, i8 %col_buf_0_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_7"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.0_ifconv:4  %tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_0_2_t)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.0_ifconv:5  %src_kernel_win_0_va_8 = select i1 %tmp_36, i8 %tmp_64, i8 %col_buf_0_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_8"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:2  %src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_11"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="21" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:28  %OP1_V_0_1_1_cast = zext i8 %src_kernel_win_0_va_11 to i21

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_1_cast"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:29  %r_V_10_0_1_1 = mul i21 %OP1_V_0_1_1_cast, 4465

]]></Node>
<StgValue><ssdm name="r_V_10_0_1_1"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:0  %right_border_buf_1_6 = load i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name="right_border_buf_1_6"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:1  %right_border_buf_1_7 = load i8* %right_border_buf_1_1

]]></Node>
<StgValue><ssdm name="right_border_buf_1_7"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:2  %right_border_buf_1_8 = load i8* %right_border_buf_1_2

]]></Node>
<StgValue><ssdm name="right_border_buf_1_8"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:3  %right_border_buf_1_9 = load i8* %right_border_buf_1_3

]]></Node>
<StgValue><ssdm name="right_border_buf_1_9"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:4  %right_border_buf_1_10 = load i8* %right_border_buf_1_4

]]></Node>
<StgValue><ssdm name="right_border_buf_1_10"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:5  %right_border_buf_1_11 = load i8* %right_border_buf_1_5

]]></Node>
<StgValue><ssdm name="right_border_buf_1_11"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:7  %k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_load"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.0_ifconv:8  %tmp_66 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_6, i8 %right_border_buf_1_7, i8 undef, i2 %col_assign_6_0_t)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:9  %col_buf_1_val_0_0 = select i1 %brmerge, i8 %k_buf_1_val_3_load, i8 %tmp_66

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:11  %k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_load"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.0_ifconv:12  %tmp_68 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_8, i8 %right_border_buf_1_9, i8 undef, i2 %col_assign_6_0_t)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:13  %col_buf_1_val_1_0 = select i1 %brmerge, i8 %k_buf_1_val_4_load, i8 %tmp_68

]]></Node>
<StgValue><ssdm name="col_buf_1_val_1_0"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.0_ifconv:15  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.0_ifconv:16  %tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_10, i8 %right_border_buf_1_11, i8 undef, i2 %col_assign_6_0_t)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.0_ifconv:17  %col_buf_1_val_2_0 = select i1 %brmerge, i8 %k_buf_1_val_5_load, i8 %tmp_69

]]></Node>
<StgValue><ssdm name="col_buf_1_val_2_0"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit424.i.1.0:0  %tmp_108 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.1.0:0  store i8 %tmp_108, i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.1.0:1  br label %._crit_edge409.i.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_572_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.1.1:0  store i8 %tmp_108, i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_572_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.1.1:1  br label %._crit_edge409.i.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.1.2:0  store i8 %tmp_108, i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.1.2:1  br label %._crit_edge409.i.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.1:0  %right_border_buf_1_12 = load i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name="right_border_buf_1_12"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.1:1  %right_border_buf_1_13 = load i8* %right_border_buf_1_2

]]></Node>
<StgValue><ssdm name="right_border_buf_1_13"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8">
<![CDATA[
.preheader392.i.preheader.1:2  %right_border_buf_1_14 = load i8* %right_border_buf_1_4

]]></Node>
<StgValue><ssdm name="right_border_buf_1_14"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.1:3  store i8 %k_buf_1_val_4_load, i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.1:4  store i8 %k_buf_1_val_3_load, i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:5  %tmp_109 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.1:6  store i8 %tmp_109, i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:7  store i8 %right_border_buf_1_14, i8* %right_border_buf_1_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:8  store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:9  store i8 %right_border_buf_1_13, i8* %right_border_buf_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:10  store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:11  store i8 %right_border_buf_1_12, i8* %right_border_buf_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.1:12  store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.i.preheader.1:13  br label %._crit_edge407.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.1_ifconv:0  %tmp_70 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_13_0_0_t)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.1_ifconv:1  %src_kernel_win_1_va_6 = select i1 %tmp_36, i8 %tmp_70, i8 %col_buf_1_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_6"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.1_ifconv:2  %tmp_71 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_13_0_1_t)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.1_ifconv:3  %src_kernel_win_1_va_7 = select i1 %tmp_36, i8 %tmp_71, i8 %col_buf_1_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_7"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.1_ifconv:4  %tmp_72 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_13_0_2_t)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.1_ifconv:5  %src_kernel_win_1_va_8 = select i1 %tmp_36, i8 %tmp_72, i8 %col_buf_1_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_8"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:2  %src_kernel_win_1_va_11 = load i8* %src_kernel_win_1_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_11"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="21" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:28  %OP1_V_1_1_1_cast = zext i8 %src_kernel_win_1_va_11 to i21

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_1_cast"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:29  %r_V_10_1_1_1 = mul i21 %OP1_V_1_1_1_cast, 4465

]]></Node>
<StgValue><ssdm name="r_V_10_1_1_1"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:0  %right_border_buf_2_9 = load i8* %right_border_buf_2_s

]]></Node>
<StgValue><ssdm name="right_border_buf_2_9"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:1  %right_border_buf_2_10 = load i8* %right_border_buf_2_2

]]></Node>
<StgValue><ssdm name="right_border_buf_2_10"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:2  %right_border_buf_2_11 = load i8* %right_border_buf_2_4

]]></Node>
<StgValue><ssdm name="right_border_buf_2_11"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:4  %k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_load"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.1_ifconv:5  %tmp_74 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_8, i8 %right_border_buf_2_11, i8 undef, i2 %col_assign_6_0_t)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:6  %col_buf_2_val_0_0 = select i1 %brmerge, i8 %k_buf_2_val_3_load, i8 %tmp_74

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:8  %k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_load"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.1_ifconv:9  %tmp_76 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_7, i8 %right_border_buf_2_10, i8 undef, i2 %col_assign_6_0_t)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:10  %col_buf_2_val_1_0 = select i1 %brmerge, i8 %k_buf_2_val_4_load, i8 %tmp_76

]]></Node>
<StgValue><ssdm name="col_buf_2_val_1_0"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.1_ifconv:12  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.1_ifconv:13  %tmp_77 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_6, i8 %right_border_buf_2_9, i8 undef, i2 %col_assign_6_0_t)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.1_ifconv:14  %col_buf_2_val_2_0 = select i1 %brmerge, i8 %k_buf_2_val_5_load, i8 %tmp_77

]]></Node>
<StgValue><ssdm name="col_buf_2_val_2_0"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit424.i.2.0:0  %tmp_114 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.2.0:0  store i8 %tmp_114, i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.2.0:1  br label %._crit_edge409.i.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_572_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.2.1:0  store i8 %tmp_114, i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_572_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.2.1:1  br label %._crit_edge409.i.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit467.i.2.2:0  store i8 %tmp_114, i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
operator().exit467.i.2.2:1  br label %._crit_edge409.i.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.2:0  store i8 %k_buf_2_val_4_load, i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.2:1  store i8 %k_buf_2_val_3_load, i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:2  %tmp_115 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.preheader.2:3  store i8 %tmp_115, i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:4  store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:5  store i8 %right_border_buf_2_8, i8* %right_border_buf_2_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:6  store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:7  store i8 %right_border_buf_2_7, i8* %right_border_buf_2_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:8  store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.preheader.2:9  store i8 %right_border_buf_2_6, i8* %right_border_buf_2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.i.preheader.2:10  br label %._crit_edge407.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.2_ifconv:0  %tmp_78 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_13_0_0_t)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.2_ifconv:1  %src_kernel_win_2_va_9 = select i1 %tmp_36, i8 %tmp_78, i8 %col_buf_2_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_9"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.2_ifconv:2  %tmp_79 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_13_0_1_t)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.2_ifconv:3  %src_kernel_win_2_va_10 = select i1 %tmp_36, i8 %tmp_79, i8 %col_buf_2_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_10"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.2_ifconv:4  %tmp_80 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_13_0_2_t)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.2_ifconv:5  %src_kernel_win_2_va_11 = select i1 %tmp_36, i8 %tmp_80, i8 %col_buf_2_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_11"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:2  %src_kernel_win_2_va_14 = load i8* %src_kernel_win_2_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_14"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="21" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:28  %OP1_V_2_1_1_cast = zext i8 %src_kernel_win_2_va_14 to i21

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_1_cast"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:29  %r_V_10_2_1_1 = mul i21 %OP1_V_2_1_1_cast, 4465

]]></Node>
<StgValue><ssdm name="r_V_10_2_1_1"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:1  %src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_16"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:4  %src_kernel_win_1_va_16 = load i8* %src_kernel_win_1_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_16"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:7  %src_kernel_win_2_va_7 = load i8* %src_kernel_win_2_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_7"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:13  store i8 %src_kernel_win_2_va_10, i8* %src_kernel_win_2_va_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:19  store i8 %src_kernel_win_1_va_7, i8* %src_kernel_win_1_va_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:25  store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:0  %src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_9"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:1  %src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_10"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:3  %src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_12"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:4  %src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_13"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:5  %src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_14"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:6  %OP1_V_0_0_cast_cast = zext i8 %src_kernel_win_0_va_14 to i9

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_cast_cast"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:7  %p_shl1 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_13, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:8  %p_shl1_cast = zext i19 %p_shl1 to i20

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:9  %p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_13, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:10  %p_shl2_cast = zext i10 %p_shl2 to i20

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:11  %r_V_10_0_0_1 = sub i20 %p_shl1_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_0_1"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:12  %r_V_10_0_0_1_cast = sext i20 %r_V_10_0_0_1 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_0_0_1_cast"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="25" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:13  %tmp_616_0_0_1_cast = zext i24 %r_V_10_0_0_1_cast to i25

]]></Node>
<StgValue><ssdm name="tmp_616_0_0_1_cast"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:14  %OP1_V_0_0_2_cast_cas = zext i8 %src_kernel_win_0_va_8 to i9

]]></Node>
<StgValue><ssdm name="OP1_V_0_0_2_cast_cas"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:15  %r_V_10_s = add i9 %OP1_V_0_0_cast_cast, %OP1_V_0_0_2_cast_cas

]]></Node>
<StgValue><ssdm name="r_V_10_s"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="19" op_0_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:16  %r_V_10_cast = zext i9 %r_V_10_s to i19

]]></Node>
<StgValue><ssdm name="r_V_10_cast"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:17  %tmp = mul i19 %r_V_10_cast, 936

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="25" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:18  %tmp_cast = zext i19 %tmp to i25

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:19  %p_Val2_91_0_0_2 = add i25 %tmp_cast, %tmp_616_0_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_91_0_0_2"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:21  %p_shl3 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_12, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:22  %p_shl3_cast = zext i19 %p_shl3 to i20

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:23  %p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_12, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:24  %p_shl4_cast = zext i10 %p_shl4 to i20

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:25  %r_V_10_0_1 = sub i20 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_1"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:30  %p_shl5 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_7, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:31  %p_shl5_cast = zext i19 %p_shl5 to i20

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:32  %p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_7, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:33  %p_shl6_cast = zext i10 %p_shl6 to i20

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:34  %r_V_10_0_1_2 = sub i20 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_1_2"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:35  %r_V_10_0_1_2_cast = sext i20 %r_V_10_0_1_2 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_0_1_2_cast"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="25" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:36  %tmp_616_0_1_2_cast_c = zext i24 %r_V_10_0_1_2_cast to i25

]]></Node>
<StgValue><ssdm name="tmp_616_0_1_2_cast_c"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="19" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:37  %OP1_V_0_2_cast = zext i8 %src_kernel_win_0_va_10 to i19

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_cast"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:38  %r_V_10_0_2 = mul i19 %OP1_V_0_2_cast, 936

]]></Node>
<StgValue><ssdm name="r_V_10_0_2"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="21" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:39  %tmp_616_0_2_cast_ca = zext i19 %r_V_10_0_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_616_0_2_cast_ca"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:41  %tmp27 = add i21 %r_V_10_0_1_1, %tmp_616_0_2_cast_ca

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="25" op_0_bw="21">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:42  %tmp27_cast = zext i21 %tmp27 to i25

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:43  %tmp26 = add i25 %tmp27_cast, %tmp_616_0_1_2_cast_c

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:0  %src_kernel_win_1_va_9 = load i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_9"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:1  %src_kernel_win_1_va_10 = load i8* %src_kernel_win_1_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_10"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:3  %src_kernel_win_1_va_12 = load i8* %src_kernel_win_1_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_12"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:4  %src_kernel_win_1_va_13 = load i8* %src_kernel_win_1_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_13"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:5  %src_kernel_win_1_va_14 = load i8* %src_kernel_win_1_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_14"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:6  %OP1_V_1_0_cast_cast = zext i8 %src_kernel_win_1_va_14 to i9

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_cast_cast"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:7  %p_shl8 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_1_va_13, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:8  %p_shl8_cast = zext i19 %p_shl8 to i20

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:9  %p_shl9 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_1_va_13, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:10  %p_shl9_cast = zext i10 %p_shl9 to i20

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:11  %r_V_10_1_0_1 = sub i20 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_0_1"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:12  %r_V_10_1_0_1_cast = sext i20 %r_V_10_1_0_1 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_1_0_1_cast"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="25" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:13  %tmp_616_1_0_1_cast = zext i24 %r_V_10_1_0_1_cast to i25

]]></Node>
<StgValue><ssdm name="tmp_616_1_0_1_cast"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:14  %OP1_V_1_0_2_cast_cas = zext i8 %src_kernel_win_1_va_8 to i9

]]></Node>
<StgValue><ssdm name="OP1_V_1_0_2_cast_cas"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:15  %r_V_10_1 = add i9 %OP1_V_1_0_cast_cast, %OP1_V_1_0_2_cast_cas

]]></Node>
<StgValue><ssdm name="r_V_10_1"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="19" op_0_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:16  %r_V_10_1_cast = zext i9 %r_V_10_1 to i19

]]></Node>
<StgValue><ssdm name="r_V_10_1_cast"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:17  %tmp29 = mul i19 %r_V_10_1_cast, 936

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="25" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:18  %tmp29_cast = zext i19 %tmp29 to i25

]]></Node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:19  %p_Val2_91_1_0_2 = add i25 %tmp29_cast, %tmp_616_1_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_91_1_0_2"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:21  %p_shl10 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_1_va_12, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:22  %p_shl10_cast = zext i19 %p_shl10 to i20

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:23  %p_shl11 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_1_va_12, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:24  %p_shl11_cast = zext i10 %p_shl11 to i20

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:25  %r_V_10_1_1 = sub i20 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_1"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:30  %p_shl12 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_1_va_7, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:31  %p_shl12_cast = zext i19 %p_shl12 to i20

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:32  %p_shl13 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_1_va_7, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:33  %p_shl13_cast = zext i10 %p_shl13 to i20

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:34  %r_V_10_1_1_2 = sub i20 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_1_2"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:35  %r_V_10_1_1_2_cast = sext i20 %r_V_10_1_1_2 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_1_1_2_cast"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="25" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:36  %tmp_616_1_1_2_cast_c = zext i24 %r_V_10_1_1_2_cast to i25

]]></Node>
<StgValue><ssdm name="tmp_616_1_1_2_cast_c"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="19" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:37  %OP1_V_1_2_cast = zext i8 %src_kernel_win_1_va_10 to i19

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:38  %r_V_10_1_2 = mul i19 %OP1_V_1_2_cast, 936

]]></Node>
<StgValue><ssdm name="r_V_10_1_2"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="21" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:39  %tmp_616_1_2_cast_ca = zext i19 %r_V_10_1_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_616_1_2_cast_ca"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:41  %tmp32 = add i21 %r_V_10_1_1_1, %tmp_616_1_2_cast_ca

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="25" op_0_bw="21">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:42  %tmp32_cast = zext i21 %tmp32 to i25

]]></Node>
<StgValue><ssdm name="tmp32_cast"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:43  %tmp31 = add i25 %tmp32_cast, %tmp_616_1_1_2_cast_c

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:0  %src_kernel_win_2_va_12 = load i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_12"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:1  %src_kernel_win_2_va_13 = load i8* %src_kernel_win_2_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_13"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:3  %src_kernel_win_2_va_15 = load i8* %src_kernel_win_2_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_15"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:4  %src_kernel_win_2_va_16 = load i8* %src_kernel_win_2_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_16"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:5  %src_kernel_win_2_va_17 = load i8* %src_kernel_win_2_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_17"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:6  %OP1_V_2_0_cast_cast = zext i8 %src_kernel_win_2_va_17 to i9

]]></Node>
<StgValue><ssdm name="OP1_V_2_0_cast_cast"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:7  %p_shl16 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_2_va_16, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:8  %p_shl16_cast = zext i19 %p_shl16 to i20

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:9  %p_shl17 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_2_va_16, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:10  %p_shl17_cast = zext i10 %p_shl17 to i20

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:11  %r_V_10_2_0_1 = sub i20 %p_shl16_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="r_V_10_2_0_1"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:12  %r_V_10_2_0_1_cast = sext i20 %r_V_10_2_0_1 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_2_0_1_cast"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="25" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:13  %tmp_616_2_0_1_cast = zext i24 %r_V_10_2_0_1_cast to i25

]]></Node>
<StgValue><ssdm name="tmp_616_2_0_1_cast"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:14  %OP1_V_2_0_2_cast_cas = zext i8 %src_kernel_win_2_va_11 to i9

]]></Node>
<StgValue><ssdm name="OP1_V_2_0_2_cast_cas"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:15  %r_V_10_2 = add i9 %OP1_V_2_0_cast_cast, %OP1_V_2_0_2_cast_cas

]]></Node>
<StgValue><ssdm name="r_V_10_2"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="19" op_0_bw="9">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:16  %r_V_10_2_cast = zext i9 %r_V_10_2 to i19

]]></Node>
<StgValue><ssdm name="r_V_10_2_cast"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:17  %tmp34 = mul i19 %r_V_10_2_cast, 936

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="25" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:18  %tmp34_cast = zext i19 %tmp34 to i25

]]></Node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:19  %p_Val2_91_2_0_2 = add i25 %tmp34_cast, %tmp_616_2_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_91_2_0_2"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:21  %p_shl18 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_2_va_15, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:22  %p_shl18_cast = zext i19 %p_shl18 to i20

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:23  %p_shl19 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_2_va_15, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:24  %p_shl19_cast = zext i10 %p_shl19 to i20

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:25  %r_V_10_2_1 = sub i20 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="r_V_10_2_1"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:30  %p_shl20 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_2_va_10, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:31  %p_shl20_cast = zext i19 %p_shl20 to i20

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:32  %p_shl21 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_2_va_10, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:33  %p_shl21_cast = zext i10 %p_shl21 to i20

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:34  %r_V_10_2_1_2 = sub i20 %p_shl20_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="r_V_10_2_1_2"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:35  %r_V_10_2_1_2_cast = sext i20 %r_V_10_2_1_2 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_2_1_2_cast"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="25" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:36  %tmp_616_2_1_2_cast_c = zext i24 %r_V_10_2_1_2_cast to i25

]]></Node>
<StgValue><ssdm name="tmp_616_2_1_2_cast_c"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="19" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:37  %OP1_V_2_2_cast = zext i8 %src_kernel_win_2_va_13 to i19

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_cast"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:38  %r_V_10_2_2 = mul i19 %OP1_V_2_2_cast, 936

]]></Node>
<StgValue><ssdm name="r_V_10_2_2"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="21" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:39  %tmp_616_2_2_cast_ca = zext i19 %r_V_10_2_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_616_2_2_cast_ca"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:41  %tmp37 = add i21 %r_V_10_2_1_1, %tmp_616_2_2_cast_ca

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="25" op_0_bw="21">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:42  %tmp37_cast = zext i21 %tmp37 to i25

]]></Node>
<StgValue><ssdm name="tmp37_cast"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:43  %tmp36 = add i25 %tmp37_cast, %tmp_616_2_1_2_cast_c

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:0  %src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_15"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:2  %src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_17"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:3  %src_kernel_win_1_va_15 = load i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_15"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:5  %src_kernel_win_1_va_17 = load i8* %src_kernel_win_1_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_17"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:6  %src_kernel_win_2_va_6 = load i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_6"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.2:8  %src_kernel_win_2_va_8 = load i8* %src_kernel_win_2_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_8"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge414.i.2:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:10  store i8 %src_kernel_win_2_va_8, i8* %src_kernel_win_2_va_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:11  store i8 %src_kernel_win_2_va_11, i8* %src_kernel_win_2_va_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:12  store i8 %src_kernel_win_2_va_7, i8* %src_kernel_win_2_va_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:14  store i8 %src_kernel_win_2_va_6, i8* %src_kernel_win_2_va_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:15  store i8 %src_kernel_win_2_va_9, i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:16  store i8 %src_kernel_win_1_va_17, i8* %src_kernel_win_1_va_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:17  store i8 %src_kernel_win_1_va_8, i8* %src_kernel_win_1_va_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:18  store i8 %src_kernel_win_1_va_16, i8* %src_kernel_win_1_va_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:20  store i8 %src_kernel_win_1_va_15, i8* %src_kernel_win_1_va_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:21  store i8 %src_kernel_win_1_va_6, i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:22  store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:23  store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:24  store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:26  store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.2:27  store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond389_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge414.i.2:28  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="26" op_0_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:20  %p_Val2_91_0_0_2_ca = zext i25 %p_Val2_91_0_0_2 to i26

]]></Node>
<StgValue><ssdm name="p_Val2_91_0_0_2_ca"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:26  %r_V_10_0_1_cast = sext i20 %r_V_10_0_1 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_0_1_cast"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="26" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:27  %tmp_616_0_1_cast = zext i24 %r_V_10_0_1_cast to i26

]]></Node>
<StgValue><ssdm name="tmp_616_0_1_cast"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:40  %tmp25 = add i26 %p_Val2_91_0_0_2_ca, %tmp_616_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="26" op_0_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:44  %tmp26_cast = zext i25 %tmp26 to i26

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:45  %p_Val2_91_0_2 = add i26 %tmp26_cast, %tmp25

]]></Node>
<StgValue><ssdm name="p_Val2_91_0_2"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="27" op_0_bw="26">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:46  %p_Val2_91_0_2_cast = zext i26 %p_Val2_91_0_2 to i27

]]></Node>
<StgValue><ssdm name="p_Val2_91_0_2_cast"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:47  %p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_9, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:48  %p_shl_cast = zext i19 %p_shl to i20

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:49  %p_shl7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_9, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:50  %p_shl7_cast = zext i10 %p_shl7 to i20

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:51  %r_V_10_0_2_1 = sub i20 %p_shl_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_2_1"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:52  %r_V_10_0_2_1_cast = sext i20 %r_V_10_0_2_1 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_0_2_1_cast"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="25" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:53  %tmp_616_0_2_1_cast_c = zext i24 %r_V_10_0_2_1_cast to i25

]]></Node>
<StgValue><ssdm name="tmp_616_0_2_1_cast_c"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="19" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:54  %OP1_V_0_2_2_cast = zext i8 %src_kernel_win_0_va_6 to i19

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_2_cast"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:55  %r_V_10_0_2_2 = mul i19 %OP1_V_0_2_2_cast, 936

]]></Node>
<StgValue><ssdm name="r_V_10_0_2_2"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="25" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:56  %tmp_616_0_2_2_cast_c = zext i19 %r_V_10_0_2_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_616_0_2_2_cast_c"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:57  %tmp28 = add i25 %tmp_616_0_2_1_cast_c, %tmp_616_0_2_2_cast_c

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="27" op_0_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:58  %tmp28_cast = zext i25 %tmp28 to i27

]]></Node>
<StgValue><ssdm name="tmp28_cast"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:59  %p_Val2_6 = add i27 %tmp28_cast, %p_Val2_91_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:60  %p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %p_Val2_6, i32 14, i32 21)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:61  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:68  %tmp_65 = call i5 @_ssdm_op_PartSelect.i5.i27.i32.i32(i27 %p_Val2_6, i32 22, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="26" op_0_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:20  %p_Val2_91_1_0_2_ca = zext i25 %p_Val2_91_1_0_2 to i26

]]></Node>
<StgValue><ssdm name="p_Val2_91_1_0_2_ca"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:26  %r_V_10_1_1_cast = sext i20 %r_V_10_1_1 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_1_1_cast"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="26" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:27  %tmp_616_1_1_cast = zext i24 %r_V_10_1_1_cast to i26

]]></Node>
<StgValue><ssdm name="tmp_616_1_1_cast"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:40  %tmp30 = add i26 %p_Val2_91_1_0_2_ca, %tmp_616_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="26" op_0_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:44  %tmp31_cast = zext i25 %tmp31 to i26

]]></Node>
<StgValue><ssdm name="tmp31_cast"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:45  %p_Val2_91_1_2 = add i26 %tmp31_cast, %tmp30

]]></Node>
<StgValue><ssdm name="p_Val2_91_1_2"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="27" op_0_bw="26">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:46  %p_Val2_91_1_2_cast = zext i26 %p_Val2_91_1_2 to i27

]]></Node>
<StgValue><ssdm name="p_Val2_91_1_2_cast"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:47  %p_shl14 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_1_va_9, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:48  %p_shl14_cast = zext i19 %p_shl14 to i20

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:49  %p_shl15 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_1_va_9, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:50  %p_shl15_cast = zext i10 %p_shl15 to i20

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:51  %r_V_10_1_2_1 = sub i20 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_2_1"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:52  %r_V_10_1_2_1_cast = sext i20 %r_V_10_1_2_1 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_1_2_1_cast"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="25" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:53  %tmp_616_1_2_1_cast_c = zext i24 %r_V_10_1_2_1_cast to i25

]]></Node>
<StgValue><ssdm name="tmp_616_1_2_1_cast_c"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="19" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:54  %OP1_V_1_2_2_cast = zext i8 %src_kernel_win_1_va_6 to i19

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_2_cast"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:55  %r_V_10_1_2_2 = mul i19 %OP1_V_1_2_2_cast, 936

]]></Node>
<StgValue><ssdm name="r_V_10_1_2_2"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="25" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:56  %tmp_616_1_2_2_cast_c = zext i19 %r_V_10_1_2_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_616_1_2_2_cast_c"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:57  %tmp33 = add i25 %tmp_616_1_2_1_cast_c, %tmp_616_1_2_2_cast_c

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="27" op_0_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:58  %tmp33_cast = zext i25 %tmp33 to i27

]]></Node>
<StgValue><ssdm name="tmp33_cast"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:59  %p_Val2_s = add i27 %tmp33_cast, %p_Val2_91_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:60  %p_Val2_9 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %p_Val2_s, i32 14, i32 21)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:61  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="5" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:68  %tmp_73 = call i5 @_ssdm_op_PartSelect.i5.i27.i32.i32(i27 %p_Val2_s, i32 22, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="26" op_0_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:20  %p_Val2_91_2_0_2_ca = zext i25 %p_Val2_91_2_0_2 to i26

]]></Node>
<StgValue><ssdm name="p_Val2_91_2_0_2_ca"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:26  %r_V_10_2_1_cast = sext i20 %r_V_10_2_1 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_2_1_cast"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="26" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:27  %tmp_616_2_1_cast = zext i24 %r_V_10_2_1_cast to i26

]]></Node>
<StgValue><ssdm name="tmp_616_2_1_cast"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:40  %tmp35 = add i26 %p_Val2_91_2_0_2_ca, %tmp_616_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="26" op_0_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:44  %tmp36_cast = zext i25 %tmp36 to i26

]]></Node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:45  %p_Val2_91_2_2 = add i26 %tmp36_cast, %tmp35

]]></Node>
<StgValue><ssdm name="p_Val2_91_2_2"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="27" op_0_bw="26">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:46  %p_Val2_91_2_2_cast = zext i26 %p_Val2_91_2_2 to i27

]]></Node>
<StgValue><ssdm name="p_Val2_91_2_2_cast"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:47  %p_shl22 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_2_va_12, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="20" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:48  %p_shl22_cast = zext i19 %p_shl22 to i20

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:49  %p_shl23 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_2_va_12, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="20" op_0_bw="10">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:50  %p_shl23_cast = zext i10 %p_shl23 to i20

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:51  %r_V_10_2_2_1 = sub i20 %p_shl22_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="r_V_10_2_2_1"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="20">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:52  %r_V_10_2_2_1_cast = sext i20 %r_V_10_2_2_1 to i24

]]></Node>
<StgValue><ssdm name="r_V_10_2_2_1_cast"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="25" op_0_bw="24">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:53  %tmp_616_2_2_1_cast_c = zext i24 %r_V_10_2_2_1_cast to i25

]]></Node>
<StgValue><ssdm name="tmp_616_2_2_1_cast_c"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="19" op_0_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:54  %OP1_V_2_2_2_cast = zext i8 %src_kernel_win_2_va_9 to i19

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_2_cast"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:55  %r_V_10_2_2_2 = mul i19 %OP1_V_2_2_2_cast, 936

]]></Node>
<StgValue><ssdm name="r_V_10_2_2_2"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="25" op_0_bw="19">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:56  %tmp_616_2_2_2_cast_c = zext i19 %r_V_10_2_2_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_616_2_2_2_cast_c"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:57  %tmp38 = add i25 %tmp_616_2_2_1_cast_c, %tmp_616_2_2_2_cast_c

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="27" op_0_bw="25">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:58  %tmp38_cast = zext i25 %tmp38 to i27

]]></Node>
<StgValue><ssdm name="tmp38_cast"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:59  %p_Val2_17 = add i27 %tmp38_cast, %p_Val2_91_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:60  %p_Val2_19 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %p_Val2_17, i32 14, i32 21)

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:61  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_17, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="5" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:68  %tmp_81 = call i5 @_ssdm_op_PartSelect.i5.i27.i32.i32(i27 %p_Val2_17, i32 22, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="536" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:62  %tmp_4_i_i = zext i1 %tmp_104 to i8

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:63  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_6, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:64  %p_Val2_8 = add i8 %p_Val2_7, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:65  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:66  %not_Result_4_i_i = xor i1 %tmp_105, true

]]></Node>
<StgValue><ssdm name="not_Result_4_i_i"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:67  %carry_i = or i1 %tmp_106, %not_Result_4_i_i

]]></Node>
<StgValue><ssdm name="carry_i"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:69  %Range1_all_zeros = icmp eq i5 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:70  %brmerge_i_i_not_i_i = and i1 %Range1_all_zeros, %carry_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i_not_i_i"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:71  %p_Val2_22 = select i1 %brmerge_i_i_not_i_i, i8 %p_Val2_8, i8 -1

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:72  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_22)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.0:73  br label %._crit_edge414.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:62  %tmp_4_i_i4 = zext i1 %tmp_110 to i8

]]></Node>
<StgValue><ssdm name="tmp_4_i_i4"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:63  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:64  %p_Val2_15 = add i8 %p_Val2_9, %tmp_4_i_i4

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:65  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:66  %not_Result_4_i_i_1 = xor i1 %tmp_111, true

]]></Node>
<StgValue><ssdm name="not_Result_4_i_i_1"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:67  %carry_i9 = or i1 %tmp_112, %not_Result_4_i_i_1

]]></Node>
<StgValue><ssdm name="carry_i9"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:69  %Range1_all_zeros_2 = icmp eq i5 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:70  %brmerge_i_i_not_i_i1 = and i1 %Range1_all_zeros_2, %carry_i9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_not_i_i1"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:71  %p_Val2_23 = select i1 %brmerge_i_i_not_i_i1, i8 %p_Val2_15, i8 -1

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:72  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_23)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.1:73  br label %._crit_edge414.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:62  %tmp_4_i_i1 = zext i1 %tmp_116 to i8

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:63  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_17, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:64  %p_Val2_20 = add i8 %p_Val2_19, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:65  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:66  %not_Result_4_i_i_2 = xor i1 %tmp_117, true

]]></Node>
<StgValue><ssdm name="not_Result_4_i_i_2"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:67  %carry_i1 = or i1 %tmp_118, %not_Result_4_i_i_2

]]></Node>
<StgValue><ssdm name="carry_i1"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:69  %Range1_all_zeros_3 = icmp eq i5 %tmp_81, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:70  %brmerge_i_i_not_i_i2 = and i1 %Range1_all_zeros_3, %carry_i1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_not_i_i2"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:71  %p_Val2_24 = select i1 %brmerge_i_i_not_i_i2, i8 %p_Val2_20, i8 -1

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:72  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
apply<unsigned char, unsigned char, ap_fixed<16, 2, 0, 3, 0>, 3, 3>.exit.i.2:73  br label %._crit_edge414.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="569" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_33)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge403.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
