<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i82802reg.h source code [netbsd/sys/arch/x86/pci/i82802reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/x86/pci/i82802reg.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>x86</a>/<a href='./'>pci</a>/<a href='i82802reg.h.html'>i82802reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: i82802reg.h,v 1.4 2010/08/23 02:57:19 jakllsch Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000 Michael Shalayeff</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="18">18</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="19">19</th><td><i> * IN NO EVENT SHALL THE AUTHOR OR HIS RELATIVES BE LIABLE FOR ANY DIRECT,</i></td></tr>
<tr><th id="20">20</th><td><i> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</i></td></tr>
<tr><th id="21">21</th><td><i> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</i></td></tr>
<tr><th id="22">22</th><td><i> * SERVICES; LOSS OF MIND, USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="23">23</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</i></td></tr>
<tr><th id="24">24</th><td><i> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</i></td></tr>
<tr><th id="25">25</th><td><i> * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="26">26</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/*</i></td></tr>
<tr><th id="30">30</th><td><i> * Intel 82802AB/82802AC Firmware Hub</i></td></tr>
<tr><th id="31">31</th><td><i> *</i></td></tr>
<tr><th id="32">32</th><td><i> * see:	ftp://download.intel.com/design/chipsets/datashts/29065804.pdf</i></td></tr>
<tr><th id="33">33</th><td><i> *	and <a href="http://www.intel.com/design/chipsets/datashts/29065804.pdf">http://www.intel.com/design/chipsets/datashts/29065804.pdf</a></i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * MMIO bases and sizes</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/I82802AC_REGBASE" data-ref="_M/I82802AC_REGBASE">I82802AC_REGBASE</dfn>	0xffb00000</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/I82802AC_MEMBASE" data-ref="_M/I82802AC_MEMBASE">I82802AC_MEMBASE</dfn>	0xfff00000</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/I82802AC_WINSIZE" data-ref="_M/I82802AC_WINSIZE">I82802AC_WINSIZE</dfn>	0x00100000</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/I82802AB_MEMBASE" data-ref="_M/I82802AB_MEMBASE">I82802AB_MEMBASE</dfn>	0xfff80000</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/I82802AB_WINSIZE" data-ref="_M/I82802AB_WINSIZE">I82802AB_WINSIZE</dfn>	0x00080000</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/I82802_MFG" data-ref="_M/I82802_MFG">I82802_MFG</dfn>	0x89</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/I82802AB_ID" data-ref="_M/I82802AB_ID">I82802AB_ID</dfn>	0xad</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/I82802AC_ID" data-ref="_M/I82802AC_ID">I82802AC_ID</dfn>	0xac</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/*</i></td></tr>
<tr><th id="50">50</th><td><i> * Intel FWH registers</i></td></tr>
<tr><th id="51">51</th><td><i> */</i></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_BLOCK_LK" data-ref="_M/I82802_T_BLOCK_LK">I82802_T_BLOCK_LK</dfn>	0xf0002</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS01_LK" data-ref="_M/I82802_T_MINUS01_LK">I82802_T_MINUS01_LK</dfn>	0xe0002</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS02_LK" data-ref="_M/I82802_T_MINUS02_LK">I82802_T_MINUS02_LK</dfn>	0xd0002</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS03_LK" data-ref="_M/I82802_T_MINUS03_LK">I82802_T_MINUS03_LK</dfn>	0xc0002</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS04_LK" data-ref="_M/I82802_T_MINUS04_LK">I82802_T_MINUS04_LK</dfn>	0xb0002</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS05_LK" data-ref="_M/I82802_T_MINUS05_LK">I82802_T_MINUS05_LK</dfn>	0xa0002</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS06_LK" data-ref="_M/I82802_T_MINUS06_LK">I82802_T_MINUS06_LK</dfn>	0x90002</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS07_LK" data-ref="_M/I82802_T_MINUS07_LK">I82802_T_MINUS07_LK</dfn>	0x80002</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS08_LK" data-ref="_M/I82802_T_MINUS08_LK">I82802_T_MINUS08_LK</dfn>	0x70002</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS09_LK" data-ref="_M/I82802_T_MINUS09_LK">I82802_T_MINUS09_LK</dfn>	0x60002</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS10_LK" data-ref="_M/I82802_T_MINUS10_LK">I82802_T_MINUS10_LK</dfn>	0x50002</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS11_LK" data-ref="_M/I82802_T_MINUS11_LK">I82802_T_MINUS11_LK</dfn>	0x40002</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS12_LK" data-ref="_M/I82802_T_MINUS12_LK">I82802_T_MINUS12_LK</dfn>	0x30002</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS13_LK" data-ref="_M/I82802_T_MINUS13_LK">I82802_T_MINUS13_LK</dfn>	0x20002</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS14_LK" data-ref="_M/I82802_T_MINUS14_LK">I82802_T_MINUS14_LK</dfn>	0x10002</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/I82802_T_MINUS15_LK" data-ref="_M/I82802_T_MINUS15_LK">I82802_T_MINUS15_LK</dfn>	0x00002</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/I82802_GPI_REG" data-ref="_M/I82802_GPI_REG">I82802_GPI_REG</dfn>		0xc0100</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/I82802_RNG_HSR" data-ref="_M/I82802_RNG_HSR">I82802_RNG_HSR</dfn>		0xc015f /* Hardware Status */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/I82802_RNG_DSR" data-ref="_M/I82802_RNG_DSR">I82802_RNG_DSR</dfn>		0xc0160 /* Data Status */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/I82802_RNG_DR" data-ref="_M/I82802_RNG_DR">I82802_RNG_DR</dfn>		0xc0161 /* Data */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/*</i></td></tr>
<tr><th id="77">77</th><td><i> * T_BLOCK_LK and T_MINUS_* (block locking registers)</i></td></tr>
<tr><th id="78">78</th><td><i> * (table 4-5)</i></td></tr>
<tr><th id="79">79</th><td><i> */</i></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/I82802_BLR_RD" data-ref="_M/I82802_BLR_RD">I82802_BLR_RD</dfn>		0x04</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/I82802_BLR_LD" data-ref="_M/I82802_BLR_LD">I82802_BLR_LD</dfn>		0x02</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/I82802_BLR_WL" data-ref="_M/I82802_BLR_WL">I82802_BLR_WL</dfn>		0x01</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/*</i></td></tr>
<tr><th id="85">85</th><td><i> * General Purpose Inputs Register</i></td></tr>
<tr><th id="86">86</th><td><i> * (table 4-7)</i></td></tr>
<tr><th id="87">87</th><td><i> */</i>					<i>/* PLCC32/TSOP40 pin # */</i></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/I82802_GPI_REG_FGPI4" data-ref="_M/I82802_GPI_REG_FGPI4">I82802_GPI_REG_FGPI4</dfn>	0x10	/*    30 /  7    */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/I82802_GPI_REG_FGPI3" data-ref="_M/I82802_GPI_REG_FGPI3">I82802_GPI_REG_FGPI3</dfn>	0x08	/*     3 / 15    */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/I82802_GPI_REG_FGPI2" data-ref="_M/I82802_GPI_REG_FGPI2">I82802_GPI_REG_FGPI2</dfn>	0x04	/*     4 / 16    */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/I82802_GPI_REG_FGPI1" data-ref="_M/I82802_GPI_REG_FGPI1">I82802_GPI_REG_FGPI1</dfn>	0x02	/*     5 / 17    */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/I82802_GPI_REG_FGPI0" data-ref="_M/I82802_GPI_REG_FGPI0">I82802_GPI_REG_FGPI0</dfn>	0x01	/*     6 / 18    */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><i>/*</i></td></tr>
<tr><th id="95">95</th><td><i> * RNG registers</i></td></tr>
<tr><th id="96">96</th><td><i> */</i></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/I82802_RNG_HSR_PRESENT" data-ref="_M/I82802_RNG_HSR_PRESENT">I82802_RNG_HSR_PRESENT</dfn>	0x40</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/I82802_RNG_HSR_ENABLE" data-ref="_M/I82802_RNG_HSR_ENABLE">I82802_RNG_HSR_ENABLE</dfn>	0x01</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/I82802_RNG_DSR_VALID" data-ref="_M/I82802_RNG_DSR_VALID">I82802_RNG_DSR_VALID</dfn>	0x01</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='fwhrng.c.html'>netbsd/sys/arch/x86/pci/fwhrng.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
