# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../case-study-modul9.srcs/sources_1/new/ALU.vhd" \
"../../../../case-study-modul9.srcs/sources_1/new/DECODER.vhd" \
"../../../../case-study-modul9.srcs/sources_1/new/REGISTERFILE.vhd" \
"../../../../case-study-modul9.srcs/sources_1/new/CPU.vhd" \

# Do not sort compile order
nosort
