
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'inPlaceNTT_DIF_precomp.v18': elapsed time 1.86 seconds, memory usage 1904096kB, peak memory usage 1904096kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'inPlaceNTT_DIF_precomp.v18' (SOL-8)
go compile
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<>' detected on routine 'modulo_sub' (CIN-6)
Pragma 'hls_design<>' detected on routine 'modulo_add' (CIN-6)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
inPlaceNTT_DIF_precomp.v18
Pragma 'hls_design<>' detected on routine 'mult' (CIN-6)
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v18' at state 'new' (PRJ-2)
Source file analysis completed (CIN-68)

# Messages from "go compile"

Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
INOUT port 'twiddle' is only used as an input. (OPT-10)
INOUT port 'run' is only used as an input. (OPT-10)
Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
Optimizing block '/inPlaceNTT_DIF_precomp/mult' ... (CIN-4)
Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 1025 times. (LOOP-2)
Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
INOUT port 'complete' is only used as an output. (OPT-11)
# Warning: Toplevel found in header $MGC_HOME/shared/include/ac_int.h, using $PROJECT_HOME/src/ntt.cpp for header dependencies.
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
Inlining routine 'modulo_add' (CIN-14)
Synthesizing routine 'modulo_add' (CIN-13)
Found design routine 'modulo_sub' specified by directive (CIN-52)
Found design routine 'modulo_add' specified by directive (CIN-52)
Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
Found design routine 'mult' specified by directive (CIN-52)
Synthesizing routine 'mult' (CIN-13)
Optimizing block '/inPlaceNTT_DIF_precomp/modulo_sub' ... (CIN-4)
Generating synthesis internal form... (CIN-3)
Inlining routine 'operator>><96, false>' (CIN-14)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v18' (SOL-8)
Inlining routine 'mult' (CIN-14)
Synthesizing routine 'modulo_sub' (CIN-13)
Optimizing block '/inPlaceNTT_DIF_precomp/modulo_add' ... (CIN-4)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
