LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY C_60 IS
    PORT(
		clk		:IN std_logic;
		DIN: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
        clk_60	:OUT std_logic);
END;

ARCHITECTURE BH OF C_60 IS
SIGNAL	clk_out:	STD_LOGIC;
SIGNAL	c1,c0:	STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
	c1 <= DIN(7 DOWNTO 4);
	c0 <= DIN(3 DOWNTO 0);
	PROCESS(clk)
	BEGIN
		IF (CLK'EVENT AND clk='1') THEN
			IF (c1="0000" AND c0="0000") THEN
				clk_out <= '0';
			ELSIF (cnt1="0101" AND cnt0="1001") THEN
				clk_out <= '1';
			END IF;
		END IF;
	END PROCESS;
	clk_60 <= clk_out;
END BH;