
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000784                       # Number of seconds simulated
sim_ticks                                   783722000                       # Number of ticks simulated
final_tick                                  783722000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146969                       # Simulator instruction rate (inst/s)
host_op_rate                                   284973                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51171954                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449392                       # Number of bytes of host memory used
host_seconds                                    15.32                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    783722000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          97280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         438464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             535744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        97280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       130304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          130304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2036                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2036                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         124125647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         559463687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             683589334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    124125647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        124125647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166263037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166263037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166263037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        124125647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        559463687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            849852371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000133843250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          170                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          170                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18576                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2636                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8372                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3045                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8372                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3045                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 511360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  178816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  535808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               194880                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    382                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   222                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     783720000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8372                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3045                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.966197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.417077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.936056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          464     26.14%     26.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          435     24.51%     50.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210     11.83%     62.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          114      6.42%     68.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           83      4.68%     73.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           70      3.94%     77.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           48      2.70%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           40      2.25%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          311     17.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1775                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.923529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.612175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.917926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             97     57.06%     57.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            46     27.06%     84.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            13      7.65%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            6      3.53%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.76%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      1.18%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.59%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           170                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.435294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.414600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.848905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              133     78.24%     78.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.18%     79.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34     20.00%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           170                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        94528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       416832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       178816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 120614197.381214246154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 531862063.333682060242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 228162537.226210296154                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3045                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57528000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    237495500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18708848750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37822.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34665.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6144121.10                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    145211000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               295023500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   39950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18174.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36924.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       652.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       228.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    683.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    248.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2294                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      68645.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8903580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4724775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                35014560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11238660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             85222410                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1787040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       238857360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13058400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         11007900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              468914475                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            598.317356                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            591779750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1951000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     34151000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     34001750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     164882000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    523776250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3841320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2011350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                22026900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3346020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         57161520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             84401610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3357600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       192372720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        45431040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         17452200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              431493780                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            550.569947                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            589670750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5380500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     49501750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    118314250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     164490750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    421854750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    783722000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  213503                       # Number of BP lookups
system.cpu.branchPred.condPredicted            213503                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10535                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               105713                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31392                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                387                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          105713                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              94855                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10858                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1795                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    783722000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      894851                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      164939                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           612                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           121                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    783722000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    783722000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      264138                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           452                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       783722000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1567445                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             309373                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2522396                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      213503                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             126247                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1165343                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21646                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  249                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2410                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          105                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    263797                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3180                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1488446                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.293006                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.660444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   747753     50.24%     50.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14754      0.99%     51.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61103      4.11%     55.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    37916      2.55%     57.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48051      3.23%     61.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37123      2.49%     63.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15224      1.02%     64.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30585      2.05%     66.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   495937     33.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1488446                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.136211                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.609241                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   300787                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                467502                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    687738                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21596                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10823                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4805820                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10823                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   312771                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  198058                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    695480                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                266027                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4767699                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3843                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  32968                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 153795                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  90685                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5443883                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10572659                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4727451                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3484636                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   484496                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                161                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    111226                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               907979                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              169991                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             51450                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19104                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4685988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 291                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4578721                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14698                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          321785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       528781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            227                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1488446                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.076175                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.849344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              496260     33.34%     33.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               86939      5.84%     39.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              149091     10.02%     49.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              110038      7.39%     56.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              146109      9.82%     66.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              126112      8.47%     74.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              107987      7.26%     82.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              126712      8.51%     90.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              139198      9.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1488446                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14521      7.33%      7.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 16024      8.08%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     15.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.01%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  3537      1.78%     17.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     17.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             78063     39.38%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49000     24.72%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1505      0.76%     82.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   870      0.44%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             34586     17.45%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               63      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7781      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1907905     41.67%     41.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12593      0.28%     42.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1955      0.04%     42.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566102     12.36%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  639      0.01%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26580      0.58%     55.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1602      0.03%     55.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390035      8.52%     63.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                726      0.02%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.15%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9987      0.22%     71.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.81%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               301186      6.58%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124849      2.73%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          591899     12.93%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41178      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4578721                       # Type of FU issued
system.cpu.iq.rate                           2.921137                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      198206                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043289                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5469649                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2342102                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1954956                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5389143                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2666046                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2568206                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1988926                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2780220                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140987                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        71298                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9573                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2573                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3930                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10823                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  119467                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 21206                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4686279                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               400                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                907979                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               169991                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                166                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1278                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 19090                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5266                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7165                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12431                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4551200                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                879220                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27521                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1044148                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   173980                       # Number of branches executed
system.cpu.iew.exec_stores                     164928                       # Number of stores executed
system.cpu.iew.exec_rate                     2.903579                       # Inst execution rate
system.cpu.iew.wb_sent                        4527131                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4523162                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2826445                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4499286                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.885691                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628199                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          321850                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10753                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1440013                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.030871                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.235456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       563624     39.14%     39.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       152815     10.61%     49.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        79898      5.55%     55.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        76678      5.32%     60.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        87661      6.09%     66.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        65664      4.56%     71.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        59128      4.11%     75.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        48244      3.35%     78.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       306301     21.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1440013                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                306301                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5820055                       # The number of ROB reads
system.cpu.rob.rob_writes                     9421612                       # The number of ROB writes
system.cpu.timesIdled                             814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           78999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.696368                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.696368                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.436023                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.436023                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4369143                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1671201                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3430635                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2526523                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    729550                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   946825                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1397025                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    783722000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.565975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              625154                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.620287                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.565975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1821317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1821317                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    783722000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       721596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          721596                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159040                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       880636                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           880636                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       880636                       # number of overall hits
system.cpu.dcache.overall_hits::total          880636                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25216                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1381                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        26597                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26597                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26597                       # number of overall misses
system.cpu.dcache.overall_misses::total         26597                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1494660000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1494660000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     86747996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     86747996                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1581407996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1581407996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1581407996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1581407996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       746812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       746812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       907233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       907233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       907233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       907233                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033765                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008609                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029317                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029317                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59274.270305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59274.270305                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62815.348298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62815.348298                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59458.134226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59458.134226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59458.134226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59458.134226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        33322                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          387                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               512                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.082031                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.375000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2036                       # number of writebacks
system.cpu.dcache.writebacks::total              2036                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        19631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19631                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        19746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19746                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19746                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5585                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1266                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1266                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6851                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    369871500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    369871500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     82144997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     82144997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    452016497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    452016497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    452016497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    452016497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007552                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66225.872874                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66225.872874                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64885.463665                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64885.463665                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65978.177930                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65978.177930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65978.177930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65978.177930                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6339                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    783722000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.436918                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               89545                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.746283                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.436918                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            529111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           529111                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    783722000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       261683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          261683                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       261683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           261683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       261683                       # number of overall hits
system.cpu.icache.overall_hits::total          261683                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2112                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2112                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2112                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2112                       # number of overall misses
system.cpu.icache.overall_misses::total          2112                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135861499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135861499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135861499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135861499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135861499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135861499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       263795                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       263795                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       263795                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       263795                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       263795                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       263795                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64328.361269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64328.361269                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64328.361269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64328.361269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64328.361269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64328.361269                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1797                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.115385                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1009                       # number of writebacks
system.cpu.icache.writebacks::total              1009                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          590                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          590                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1522                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1522                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1522                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1522                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1522                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106298499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106298499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106298499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106298499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106298499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106298499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005770                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005770                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005770                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005770                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69841.326544                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69841.326544                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69841.326544                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69841.326544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69841.326544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69841.326544                       # average overall mshr miss latency
system.cpu.icache.replacements                   1009                       # number of replacements
system.membus.snoop_filter.tot_requests         15721                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    783722000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7090                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2036                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1009                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4303                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1282                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1282                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5569                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        20041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        20041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       161856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       161856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       568768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       568768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  730624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8373                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000836                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028904                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8366     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8373                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29367000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8073747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           35983999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
