#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f9d79fb1920 .scope module, "tb" "tb" 2 73;
 .timescale -9 -10;
v0x7f9d59f15cf0_0 .var "clk", 0 0;
v0x7f9d59f15d80_0 .net "cout", 0 0, L_0x7f9d59f26240;  1 drivers
v0x7f9d59f15e10_0 .var/i "i", 31 0;
v0x7f9d59f15ea0_0 .var "i0", 15 0;
v0x7f9d59f15f30_0 .var "i1", 15 0;
v0x7f9d59f15fc0_0 .net "o", 15 0, L_0x7f9d59f1f6b0;  1 drivers
v0x7f9d59f16070_0 .var "op", 1 0;
v0x7f9d59f16100_0 .var "reset", 0 0;
v0x7f9d59f16190 .array "test_vecs", 15 0, 33 0;
S_0x7f9d79facac0 .scope module, "alu_0" "alu" 2 101, 2 49 0, S_0x7f9d79fb1920;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 16 "i0";
    .port_info 2 /INPUT 16 "i1";
    .port_info 3 /OUTPUT 16 "o";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d59f156f0_0 .net "c", 14 0, L_0x7f9d59f258a0;  1 drivers
v0x7f9d59f15780_0 .net "cout", 0 0, L_0x7f9d59f26240;  alias, 1 drivers
v0x7f9d59f15890_0 .net "i0", 15 0, v0x7f9d59f15ea0_0;  1 drivers
v0x7f9d59f15920_0 .net "i1", 15 0, v0x7f9d59f15f30_0;  1 drivers
v0x7f9d59f159b0_0 .net "o", 15 0, L_0x7f9d59f1f6b0;  alias, 1 drivers
v0x7f9d59f15a50_0 .net "op", 1 0, v0x7f9d59f16070_0;  1 drivers
L_0x7f9d59f170b0 .part v0x7f9d59f15ea0_0, 0, 1;
L_0x7f9d59f17190 .part v0x7f9d59f15f30_0, 0, 1;
L_0x7f9d59f17370 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f18120 .part v0x7f9d59f15ea0_0, 1, 1;
L_0x7f9d59f181c0 .part v0x7f9d59f15f30_0, 1, 1;
L_0x7f9d59f18390 .part L_0x7f9d59f258a0, 0, 1;
L_0x7f9d59f19180 .part v0x7f9d59f15ea0_0, 2, 1;
L_0x7f9d59f192a0 .part v0x7f9d59f15f30_0, 2, 1;
L_0x7f9d59f19440 .part L_0x7f9d59f258a0, 1, 1;
L_0x7f9d59f1a2b0 .part v0x7f9d59f15ea0_0, 3, 1;
L_0x7f9d59f1a350 .part v0x7f9d59f15f30_0, 3, 1;
L_0x7f9d59f1a550 .part L_0x7f9d59f258a0, 2, 1;
L_0x7f9d59f1b100 .part v0x7f9d59f15ea0_0, 4, 1;
L_0x7f9d59f1b210 .part v0x7f9d59f15f30_0, 4, 1;
L_0x7f9d59f1b3b0 .part L_0x7f9d59f258a0, 3, 1;
L_0x7f9d59f1c1a0 .part v0x7f9d59f15ea0_0, 5, 1;
L_0x7f9d59f1c240 .part v0x7f9d59f15f30_0, 5, 1;
L_0x7f9d59f1c470 .part L_0x7f9d59f258a0, 4, 1;
L_0x7f9d59f1d1f0 .part v0x7f9d59f15ea0_0, 6, 1;
L_0x7f9d59f1d430 .part v0x7f9d59f15f30_0, 6, 1;
L_0x7f9d59f1d6d0 .part L_0x7f9d59f258a0, 5, 1;
L_0x7f9d59f1e320 .part v0x7f9d59f15ea0_0, 7, 1;
L_0x7f9d59f1e3c0 .part v0x7f9d59f15f30_0, 7, 1;
L_0x7f9d59f1e620 .part L_0x7f9d59f258a0, 6, 1;
L_0x7f9d59f1f3a0 .part v0x7f9d59f15ea0_0, 8, 1;
L_0x7f9d59f1f510 .part v0x7f9d59f15f30_0, 8, 1;
L_0x7f9d59f1e560 .part L_0x7f9d59f258a0, 7, 1;
L_0x7f9d59f20480 .part v0x7f9d59f15ea0_0, 9, 1;
L_0x7f9d59f20520 .part v0x7f9d59f15f30_0, 9, 1;
L_0x7f9d59f207b0 .part L_0x7f9d59f258a0, 8, 1;
L_0x7f9d59f214d0 .part v0x7f9d59f15ea0_0, 10, 1;
L_0x7f9d59f21670 .part v0x7f9d59f15f30_0, 10, 1;
L_0x7f9d59f206c0 .part L_0x7f9d59f258a0, 9, 1;
L_0x7f9d59f22500 .part v0x7f9d59f15ea0_0, 11, 1;
L_0x7f9d59f225a0 .part v0x7f9d59f15f30_0, 11, 1;
L_0x7f9d59f21810 .part L_0x7f9d59f258a0, 10, 1;
L_0x7f9d59f23580 .part v0x7f9d59f15ea0_0, 12, 1;
L_0x7f9d59f22740 .part v0x7f9d59f15f30_0, 12, 1;
L_0x7f9d59f23850 .part L_0x7f9d59f258a0, 11, 1;
L_0x7f9d59f245b0 .part v0x7f9d59f15ea0_0, 13, 1;
L_0x7f9d59f24650 .part v0x7f9d59f15f30_0, 13, 1;
L_0x7f9d59f238f0 .part L_0x7f9d59f258a0, 12, 1;
L_0x7f9d59f25600 .part v0x7f9d59f15ea0_0, 14, 1;
L_0x7f9d59f1d290 .part v0x7f9d59f15f30_0, 14, 1;
L_0x7f9d59f1d5d0 .part L_0x7f9d59f258a0, 13, 1;
LS_0x7f9d59f258a0_0_0 .concat8 [ 1 1 1 1], L_0x7f9d59f168e0, L_0x7f9d59f179a0, L_0x7f9d59f18a00, L_0x7f9d59f19af0;
LS_0x7f9d59f258a0_0_4 .concat8 [ 1 1 1 1], L_0x7f9d59f1ab60, L_0x7f9d59f1b9e0, L_0x7f9d59f1ca50, L_0x7f9d59f1dbc0;
LS_0x7f9d59f258a0_0_8 .concat8 [ 1 1 1 1], L_0x7f9d59f1ebe0, L_0x7f9d59f1fce0, L_0x7f9d59f20d30, L_0x7f9d59f21da0;
LS_0x7f9d59f258a0_0_12 .concat8 [ 1 1 1 0], L_0x7f9d59f22dc0, L_0x7f9d59f23e50, L_0x7f9d59f24e80;
L_0x7f9d59f258a0 .concat8 [ 4 4 4 3], LS_0x7f9d59f258a0_0_0, LS_0x7f9d59f258a0_0_4, LS_0x7f9d59f258a0_0_8, LS_0x7f9d59f258a0_0_12;
L_0x7f9d59f26940 .part v0x7f9d59f15ea0_0, 15, 1;
L_0x7f9d59f25c00 .part v0x7f9d59f15f30_0, 15, 1;
L_0x7f9d59f25ca0 .part L_0x7f9d59f258a0, 14, 1;
LS_0x7f9d59f1f6b0_0_0 .concat8 [ 1 1 1 1], L_0x7f9d59f16eb0, L_0x7f9d59f17f60, L_0x7f9d59f18fc0, L_0x7f9d59f1a0b0;
LS_0x7f9d59f1f6b0_0_4 .concat8 [ 1 1 1 1], L_0x7f9d59f15af0, L_0x7f9d59f1bfa0, L_0x7f9d59f1cff0, L_0x7f9d59f1e160;
LS_0x7f9d59f1f6b0_0_8 .concat8 [ 1 1 1 1], L_0x7f9d59f1f1a0, L_0x7f9d59f20280, L_0x7f9d59f212d0, L_0x7f9d59f22340;
LS_0x7f9d59f1f6b0_0_12 .concat8 [ 1 1 1 1], L_0x7f9d59f23380, L_0x7f9d59f243f0, L_0x7f9d59f25440, L_0x7f9d59f26780;
L_0x7f9d59f1f6b0 .concat8 [ 4 4 4 4], LS_0x7f9d59f1f6b0_0_0, LS_0x7f9d59f1f6b0_0_4, LS_0x7f9d59f1f6b0_0_8, LS_0x7f9d59f1f6b0_0_12;
S_0x7f9d79fa7c40 .scope module, "_i0" "alu_slice" 2 52, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79f88630_0 .net "cin", 0 0, L_0x7f9d59f17370;  1 drivers
v0x7f9d79f88240_0 .net "cout", 0 0, L_0x7f9d59f168e0;  1 drivers
v0x7f9d79f86d90_0 .net "i0", 0 0, L_0x7f9d59f170b0;  1 drivers
v0x7f9d79f84220_0 .net "i1", 0 0, L_0x7f9d59f17190;  1 drivers
v0x7f9d79f831d0_0 .net "o", 0 0, L_0x7f9d59f16eb0;  1 drivers
v0x7f9d79f83bb0_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79f83750_0 .net "t_and", 0 0, L_0x7f9d59f16b60;  1 drivers
v0x7f9d79f83360_0 .net "t_andor", 0 0, L_0x7f9d59f16c40;  1 drivers
v0x7f9d79f82ac0_0 .net "t_or", 0 0, L_0x7f9d59f16bd0;  1 drivers
v0x7f9d79f81eb0_0 .net "t_sumdiff", 0 0, L_0x7f9d59f16460;  1 drivers
L_0x7f9d59f16ac0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f16e10 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f17010 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79fa2e00 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79fa7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fba7a0_0 .net "addsub", 0 0, L_0x7f9d59f16ac0;  1 drivers
v0x7f9d79fb9f80_0 .net "cin", 0 0, L_0x7f9d59f17370;  alias, 1 drivers
v0x7f9d79fb8f30_0 .net "cout", 0 0, L_0x7f9d59f168e0;  alias, 1 drivers
v0x7f9d79fb9910_0 .net "i0", 0 0, L_0x7f9d59f170b0;  alias, 1 drivers
v0x7f9d79fb94b0_0 .net "i1", 0 0, L_0x7f9d59f17190;  alias, 1 drivers
v0x7f9d79fb90c0_0 .net "sumdiff", 0 0, L_0x7f9d59f16460;  alias, 1 drivers
v0x7f9d79fb8860_0 .net "t", 0 0, L_0x7f9d59f16a50;  1 drivers
S_0x7f9d79f9dfc0 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79fa2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79fc1890_0 .net "cin", 0 0, L_0x7f9d59f17370;  alias, 1 drivers
v0x7f9d79fc1470_0 .net "cout", 0 0, L_0x7f9d59f168e0;  alias, 1 drivers
v0x7f9d79fbf5e0_0 .net "i0", 0 0, L_0x7f9d59f170b0;  alias, 1 drivers
v0x7f9d79fbedc0_0 .net "i1", 0 0, L_0x7f9d59f16a50;  alias, 1 drivers
v0x7f9d79fbdd70_0 .net "sum", 0 0, L_0x7f9d59f16460;  alias, 1 drivers
v0x7f9d79fbe750_0 .net "t0", 0 0, L_0x7f9d79fb99a0;  1 drivers
v0x7f9d79fbe2f0_0 .net "t1", 0 0, L_0x7f9d59f16510;  1 drivers
v0x7f9d79fbdf00_0 .net "t2", 0 0, L_0x7f9d59f16690;  1 drivers
S_0x7f9d79f99180 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79f9dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f162b0 .functor XOR 1, L_0x7f9d59f170b0, L_0x7f9d59f16a50, C4<0>, C4<0>;
L_0x7f9d59f16460 .functor XOR 1, L_0x7f9d59f162b0, L_0x7f9d59f17370, C4<0>, C4<0>;
v0x7f9d79f0f9f0_0 .net *"_ivl_0", 0 0, L_0x7f9d59f162b0;  1 drivers
v0x7f9d79fcbf40_0 .net "a", 0 0, L_0x7f9d59f170b0;  alias, 1 drivers
v0x7f9d79fcb6e0_0 .net "b", 0 0, L_0x7f9d59f16a50;  alias, 1 drivers
v0x7f9d79fc9260_0 .net "c", 0 0, L_0x7f9d59f17370;  alias, 1 drivers
v0x7f9d79fc8a40_0 .net "o", 0 0, L_0x7f9d59f16460;  alias, 1 drivers
S_0x7f9d79f94340 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79f9dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79fb99a0 .functor AND 1, L_0x7f9d59f170b0, L_0x7f9d59f16a50, C4<1>, C4<1>;
v0x7f9d79fc79f0_0 .net "a", 0 0, L_0x7f9d59f170b0;  alias, 1 drivers
v0x7f9d79fc83d0_0 .net "b", 0 0, L_0x7f9d59f16a50;  alias, 1 drivers
v0x7f9d79fc7f70_0 .net "o", 0 0, L_0x7f9d79fb99a0;  alias, 1 drivers
S_0x7f9d79f8f500 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79f9dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f16510 .functor AND 1, L_0x7f9d59f16a50, L_0x7f9d59f17370, C4<1>, C4<1>;
v0x7f9d79fc7b80_0 .net "a", 0 0, L_0x7f9d59f16a50;  alias, 1 drivers
v0x7f9d79fc7320_0 .net "b", 0 0, L_0x7f9d59f17370;  alias, 1 drivers
v0x7f9d79fc66d0_0 .net "o", 0 0, L_0x7f9d59f16510;  alias, 1 drivers
S_0x7f9d79f8a6c0 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79f9dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f16690 .functor AND 1, L_0x7f9d59f17370, L_0x7f9d59f170b0, C4<1>, C4<1>;
v0x7f9d79fc62b0_0 .net "a", 0 0, L_0x7f9d59f17370;  alias, 1 drivers
v0x7f9d79fc4420_0 .net "b", 0 0, L_0x7f9d59f170b0;  alias, 1 drivers
v0x7f9d79fc3c00_0 .net "o", 0 0, L_0x7f9d59f16690;  alias, 1 drivers
S_0x7f9d79fc5220 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79f9dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79fbc6d0 .functor OR 1, L_0x7f9d79fb99a0, L_0x7f9d59f16510, C4<0>, C4<0>;
L_0x7f9d59f168e0 .functor OR 1, L_0x7f9d79fbc6d0, L_0x7f9d59f16690, C4<0>, C4<0>;
v0x7f9d79fc2bb0_0 .net *"_ivl_0", 0 0, L_0x7f9d79fbc6d0;  1 drivers
v0x7f9d79fc3590_0 .net "a", 0 0, L_0x7f9d79fb99a0;  alias, 1 drivers
v0x7f9d79fc3130_0 .net "b", 0 0, L_0x7f9d59f16510;  alias, 1 drivers
v0x7f9d79fc2d40_0 .net "c", 0 0, L_0x7f9d59f16690;  alias, 1 drivers
v0x7f9d79fc24e0_0 .net "o", 0 0, L_0x7f9d59f168e0;  alias, 1 drivers
S_0x7f9d79fc03e0 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79fa2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f16a50 .functor XOR 1, L_0x7f9d59f17190, L_0x7f9d59f16ac0, C4<0>, C4<0>;
v0x7f9d79fbd6a0_0 .net "a", 0 0, L_0x7f9d59f17190;  alias, 1 drivers
v0x7f9d79fbca50_0 .net "b", 0 0, L_0x7f9d59f16ac0;  alias, 1 drivers
v0x7f9d79fbc630_0 .net "o", 0 0, L_0x7f9d59f16a50;  alias, 1 drivers
S_0x7f9d79fbb5a0 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79fa7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f16b60 .functor AND 1, L_0x7f9d59f170b0, L_0x7f9d59f17190, C4<1>, C4<1>;
v0x7f9d79fb7c10_0 .net "a", 0 0, L_0x7f9d59f170b0;  alias, 1 drivers
v0x7f9d79fb77f0_0 .net "b", 0 0, L_0x7f9d59f17190;  alias, 1 drivers
v0x7f9d79fb5960_0 .net "o", 0 0, L_0x7f9d59f16b60;  alias, 1 drivers
S_0x7f9d79fb6760 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79fa7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f16bd0 .functor OR 1, L_0x7f9d59f170b0, L_0x7f9d59f17190, C4<0>, C4<0>;
v0x7f9d79fb5140_0 .net "a", 0 0, L_0x7f9d59f170b0;  alias, 1 drivers
v0x7f9d79fb40f0_0 .net "b", 0 0, L_0x7f9d59f17190;  alias, 1 drivers
v0x7f9d79fb4ad0_0 .net "o", 0 0, L_0x7f9d59f16bd0;  alias, 1 drivers
S_0x7f9d79f854f0 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79fa7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fb4670_0 .net "a", 0 0, L_0x7f9d59f16b60;  alias, 1 drivers
v0x7f9d79fb4280_0 .net "b", 0 0, L_0x7f9d59f16bd0;  alias, 1 drivers
v0x7f9d79fb3a20_0 .net "o", 0 0, L_0x7f9d59f16c40;  alias, 1 drivers
v0x7f9d79fb2dd0_0 .net "s", 0 0, L_0x7f9d59f16e10;  1 drivers
L_0x7f9d59f16c40 .functor MUXZ 1, L_0x7f9d59f16b60, L_0x7f9d59f16bd0, L_0x7f9d59f16e10, C4<>;
S_0x7f9d79f098b0 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79fa7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fb29b0_0 .net "a", 0 0, L_0x7f9d59f16460;  alias, 1 drivers
v0x7f9d79f89920_0 .net "b", 0 0, L_0x7f9d59f16c40;  alias, 1 drivers
v0x7f9d79f89100_0 .net "o", 0 0, L_0x7f9d59f16eb0;  alias, 1 drivers
v0x7f9d79f880b0_0 .net "s", 0 0, L_0x7f9d59f17010;  1 drivers
L_0x7f9d59f16eb0 .functor MUXZ 1, L_0x7f9d59f16460, L_0x7f9d59f16c40, L_0x7f9d59f17010, C4<>;
S_0x7f9d79f09a20 .scope module, "_i1" "alu_slice" 2 53, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fc0620_0 .net "cin", 0 0, L_0x7f9d59f18390;  1 drivers
v0x7f9d79f89d10_0 .net "cout", 0 0, L_0x7f9d59f179a0;  1 drivers
v0x7f9d79f89da0_0 .net "i0", 0 0, L_0x7f9d59f18120;  1 drivers
v0x7f9d79f84e30_0 .net "i1", 0 0, L_0x7f9d59f181c0;  1 drivers
v0x7f9d79fb04b0_0 .net "o", 0 0, L_0x7f9d59f17f60;  1 drivers
v0x7f9d79fb0540_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79fad710_0 .net "t_and", 0 0, L_0x7f9d59f17c20;  1 drivers
v0x7f9d79fab670_0 .net "t_andor", 0 0, L_0x7f9d59f17d00;  1 drivers
v0x7f9d79fab700_0 .net "t_or", 0 0, L_0x7f9d59f17c90;  1 drivers
v0x7f9d79fa8d70_0 .net "t_sumdiff", 0 0, L_0x7f9d59f17510;  1 drivers
L_0x7f9d59f17b80 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f17ec0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f18080 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79f06780 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79f09a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79f987d0_0 .net "addsub", 0 0, L_0x7f9d59f17b80;  1 drivers
v0x7f9d79f98860_0 .net "cin", 0 0, L_0x7f9d59f18390;  alias, 1 drivers
v0x7f9d79f94070_0 .net "cout", 0 0, L_0x7f9d59f179a0;  alias, 1 drivers
v0x7f9d79f94100_0 .net "i0", 0 0, L_0x7f9d59f18120;  alias, 1 drivers
v0x7f9d79f93d00_0 .net "i1", 0 0, L_0x7f9d59f181c0;  alias, 1 drivers
v0x7f9d79f93d90_0 .net "sumdiff", 0 0, L_0x7f9d59f17510;  alias, 1 drivers
v0x7f9d79f93990_0 .net "t", 0 0, L_0x7f9d59f17b10;  1 drivers
S_0x7f9d79f068f0 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79f06780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79f858a0_0 .net "cin", 0 0, L_0x7f9d59f18390;  alias, 1 drivers
v0x7f9d79f9dcf0_0 .net "cout", 0 0, L_0x7f9d59f179a0;  alias, 1 drivers
v0x7f9d79f9dd80_0 .net "i0", 0 0, L_0x7f9d59f18120;  alias, 1 drivers
v0x7f9d79f9d980_0 .net "i1", 0 0, L_0x7f9d59f17b10;  alias, 1 drivers
v0x7f9d79f9da10_0 .net "sum", 0 0, L_0x7f9d59f17510;  alias, 1 drivers
v0x7f9d79f9d610_0 .net "t0", 0 0, L_0x7f9d79fb4700;  1 drivers
v0x7f9d79f9d6a0_0 .net "t1", 0 0, L_0x7f9d59f175c0;  1 drivers
v0x7f9d79f98eb0_0 .net "t2", 0 0, L_0x7f9d59f17750;  1 drivers
S_0x7f9d79f198a0 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79f068f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79f842b0 .functor XOR 1, L_0x7f9d59f18120, L_0x7f9d59f17b10, C4<0>, C4<0>;
L_0x7f9d59f17510 .functor XOR 1, L_0x7f9d79f842b0, L_0x7f9d59f18390, C4<0>, C4<0>;
v0x7f9d79fac7f0_0 .net *"_ivl_0", 0 0, L_0x7f9d79f842b0;  1 drivers
v0x7f9d79fac880_0 .net "a", 0 0, L_0x7f9d59f18120;  alias, 1 drivers
v0x7f9d79f85a50_0 .net "b", 0 0, L_0x7f9d59f17b10;  alias, 1 drivers
v0x7f9d79f85ae0_0 .net "c", 0 0, L_0x7f9d59f18390;  alias, 1 drivers
v0x7f9d79fa7970_0 .net "o", 0 0, L_0x7f9d59f17510;  alias, 1 drivers
S_0x7f9d79f19a10 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79f068f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79fb4700 .functor AND 1, L_0x7f9d59f18120, L_0x7f9d59f17b10, C4<1>, C4<1>;
v0x7f9d79fa7a00_0 .net "a", 0 0, L_0x7f9d59f18120;  alias, 1 drivers
v0x7f9d79fa7600_0 .net "b", 0 0, L_0x7f9d59f17b10;  alias, 1 drivers
v0x7f9d79fa7690_0 .net "o", 0 0, L_0x7f9d79fb4700;  alias, 1 drivers
S_0x7f9d79f0a710 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79f068f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f175c0 .functor AND 1, L_0x7f9d59f17b10, L_0x7f9d59f18390, C4<1>, C4<1>;
v0x7f9d79fa7290_0 .net "a", 0 0, L_0x7f9d59f17b10;  alias, 1 drivers
v0x7f9d79fa7320_0 .net "b", 0 0, L_0x7f9d59f18390;  alias, 1 drivers
v0x7f9d79fa2fb0_0 .net "o", 0 0, L_0x7f9d59f175c0;  alias, 1 drivers
S_0x7f9d79f0a880 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79f068f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f17750 .functor AND 1, L_0x7f9d59f18390, L_0x7f9d59f18120, C4<1>, C4<1>;
v0x7f9d79fa3040_0 .net "a", 0 0, L_0x7f9d59f18390;  alias, 1 drivers
v0x7f9d79fa2b30_0 .net "b", 0 0, L_0x7f9d59f18120;  alias, 1 drivers
v0x7f9d79fa2bc0_0 .net "o", 0 0, L_0x7f9d59f17750;  alias, 1 drivers
S_0x7f9d79f08ce0 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79f068f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79fc31c0 .functor OR 1, L_0x7f9d79fb4700, L_0x7f9d59f175c0, C4<0>, C4<0>;
L_0x7f9d59f179a0 .functor OR 1, L_0x7f9d79fc31c0, L_0x7f9d59f17750, C4<0>, C4<0>;
v0x7f9d79fa27c0_0 .net *"_ivl_0", 0 0, L_0x7f9d79fc31c0;  1 drivers
v0x7f9d79fa2850_0 .net "a", 0 0, L_0x7f9d79fb4700;  alias, 1 drivers
v0x7f9d79fa2450_0 .net "b", 0 0, L_0x7f9d59f175c0;  alias, 1 drivers
v0x7f9d79fa24e0_0 .net "c", 0 0, L_0x7f9d59f17750;  alias, 1 drivers
v0x7f9d79f85810_0 .net "o", 0 0, L_0x7f9d59f179a0;  alias, 1 drivers
S_0x7f9d79f08e50 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79f06780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f17b10 .functor XOR 1, L_0x7f9d59f181c0, L_0x7f9d59f17b80, C4<0>, C4<0>;
v0x7f9d79f98f40_0 .net "a", 0 0, L_0x7f9d59f181c0;  alias, 1 drivers
v0x7f9d79f98b40_0 .net "b", 0 0, L_0x7f9d59f17b80;  alias, 1 drivers
v0x7f9d79f98bd0_0 .net "o", 0 0, L_0x7f9d59f17b10;  alias, 1 drivers
S_0x7f9d79f072e0 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79f09a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f17c20 .functor AND 1, L_0x7f9d59f18120, L_0x7f9d59f181c0, C4<1>, C4<1>;
v0x7f9d79f851a0_0 .net "a", 0 0, L_0x7f9d59f18120;  alias, 1 drivers
v0x7f9d79f85230_0 .net "b", 0 0, L_0x7f9d59f181c0;  alias, 1 drivers
v0x7f9d79f8f230_0 .net "o", 0 0, L_0x7f9d59f17c20;  alias, 1 drivers
S_0x7f9d79f07450 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79f09a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f17c90 .functor OR 1, L_0x7f9d59f18120, L_0x7f9d59f181c0, C4<0>, C4<0>;
v0x7f9d79f8eec0_0 .net "a", 0 0, L_0x7f9d59f18120;  alias, 1 drivers
v0x7f9d79f8ef50_0 .net "b", 0 0, L_0x7f9d59f181c0;  alias, 1 drivers
v0x7f9d79f8eb50_0 .net "o", 0 0, L_0x7f9d59f17c90;  alias, 1 drivers
S_0x7f9d79f0b580 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79f09a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fce420_0 .net "a", 0 0, L_0x7f9d59f17c20;  alias, 1 drivers
v0x7f9d79fce4b0_0 .net "b", 0 0, L_0x7f9d59f17c90;  alias, 1 drivers
v0x7f9d79f8a3f0_0 .net "o", 0 0, L_0x7f9d59f17d00;  alias, 1 drivers
v0x7f9d79f8a480_0 .net "s", 0 0, L_0x7f9d59f17ec0;  1 drivers
L_0x7f9d59f17d00 .functor MUXZ 1, L_0x7f9d59f17c20, L_0x7f9d59f17c90, L_0x7f9d59f17ec0, C4<>;
S_0x7f9d79f0b6f0 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79f09a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fca100_0 .net "a", 0 0, L_0x7f9d59f17510;  alias, 1 drivers
v0x7f9d79f8a080_0 .net "b", 0 0, L_0x7f9d59f17d00;  alias, 1 drivers
v0x7f9d79f8a110_0 .net "o", 0 0, L_0x7f9d59f17f60;  alias, 1 drivers
v0x7f9d79fc0590_0 .net "s", 0 0, L_0x7f9d59f18080;  1 drivers
L_0x7f9d59f17f60 .functor MUXZ 1, L_0x7f9d59f17510, L_0x7f9d59f17d00, L_0x7f9d59f18080, C4<>;
S_0x7f9d79f08100 .scope module, "_i10" "alu_slice" 2 62, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fcab40_0 .net "cin", 0 0, L_0x7f9d59f206c0;  1 drivers
v0x7f9d79fcabd0_0 .net "cout", 0 0, L_0x7f9d59f20d30;  1 drivers
v0x7f9d79fae6f0_0 .net "i0", 0 0, L_0x7f9d59f214d0;  1 drivers
v0x7f9d79fae780_0 .net "i1", 0 0, L_0x7f9d59f21670;  1 drivers
v0x7f9d79fad310_0 .net "o", 0 0, L_0x7f9d59f212d0;  1 drivers
v0x7f9d79fa98b0_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79fa9940_0 .net "t_and", 0 0, L_0x7f9d59f20fb0;  1 drivers
v0x7f9d79fa8450_0 .net "t_andor", 0 0, L_0x7f9d59f21090;  1 drivers
v0x7f9d79fa84e0_0 .net "t_or", 0 0, L_0x7f9d59f21020;  1 drivers
v0x7f9d79fa4af0_0 .net "t_sumdiff", 0 0, L_0x7f9d59f1f7b0;  1 drivers
L_0x7f9d59f20f10 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f21230 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f21430 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79f08270 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79f08100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fc1090_0 .net "addsub", 0 0, L_0x7f9d59f20f10;  1 drivers
v0x7f9d79fbef70_0 .net "cin", 0 0, L_0x7f9d59f206c0;  alias, 1 drivers
v0x7f9d79fbc1d0_0 .net "cout", 0 0, L_0x7f9d59f20d30;  alias, 1 drivers
v0x7f9d79fbc260_0 .net "i0", 0 0, L_0x7f9d59f214d0;  alias, 1 drivers
v0x7f9d79fba1b0_0 .net "i1", 0 0, L_0x7f9d59f21670;  alias, 1 drivers
v0x7f9d79fb7390_0 .net "sumdiff", 0 0, L_0x7f9d59f1f7b0;  alias, 1 drivers
v0x7f9d79fb7420_0 .net "t", 0 0, L_0x7f9d59f20ea0;  1 drivers
S_0x7f9d79f0ed10 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79f08270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79f8e0f0_0 .net "cin", 0 0, L_0x7f9d59f206c0;  alias, 1 drivers
v0x7f9d79f8e180_0 .net "cout", 0 0, L_0x7f9d59f20d30;  alias, 1 drivers
v0x7f9d79f8b770_0 .net "i0", 0 0, L_0x7f9d59f214d0;  alias, 1 drivers
v0x7f9d79f8b800_0 .net "i1", 0 0, L_0x7f9d59f20ea0;  alias, 1 drivers
v0x7f9d79f8b350_0 .net "sum", 0 0, L_0x7f9d59f1f7b0;  alias, 1 drivers
v0x7f9d79fccfb0_0 .net "t0", 0 0, L_0x7f9d79fba130;  1 drivers
v0x7f9d79fcd040_0 .net "t1", 0 0, L_0x7f9d59f20950;  1 drivers
v0x7f9d79fc8c30_0 .net "t2", 0 0, L_0x7f9d59f20ae0;  1 drivers
S_0x7f9d79f0ee80 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79f0ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f15160 .functor XOR 1, L_0x7f9d59f214d0, L_0x7f9d59f20ea0, C4<0>, C4<0>;
L_0x7f9d59f1f7b0 .functor XOR 1, L_0x7f9d59f15160, L_0x7f9d59f206c0, C4<0>, C4<0>;
v0x7f9d79fa3af0_0 .net *"_ivl_0", 0 0, L_0x7f9d59f15160;  1 drivers
v0x7f9d79fa19f0_0 .net "a", 0 0, L_0x7f9d59f214d0;  alias, 1 drivers
v0x7f9d79fa1a80_0 .net "b", 0 0, L_0x7f9d59f20ea0;  alias, 1 drivers
v0x7f9d79f9f070_0 .net "c", 0 0, L_0x7f9d59f206c0;  alias, 1 drivers
v0x7f9d79f9f100_0 .net "o", 0 0, L_0x7f9d59f1f7b0;  alias, 1 drivers
S_0x7f9d79f11450 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79f0ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79fba130 .functor AND 1, L_0x7f9d59f214d0, L_0x7f9d59f20ea0, C4<1>, C4<1>;
v0x7f9d79f9eca0_0 .net "a", 0 0, L_0x7f9d59f214d0;  alias, 1 drivers
v0x7f9d79f9cbb0_0 .net "b", 0 0, L_0x7f9d59f20ea0;  alias, 1 drivers
v0x7f9d79f9cc40_0 .net "o", 0 0, L_0x7f9d79fba130;  alias, 1 drivers
S_0x7f9d79f115c0 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79f0ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f20950 .functor AND 1, L_0x7f9d59f20ea0, L_0x7f9d59f206c0, C4<1>, C4<1>;
v0x7f9d79f9a280_0 .net "a", 0 0, L_0x7f9d59f20ea0;  alias, 1 drivers
v0x7f9d79f99e10_0 .net "b", 0 0, L_0x7f9d59f206c0;  alias, 1 drivers
v0x7f9d79f99ea0_0 .net "o", 0 0, L_0x7f9d59f20950;  alias, 1 drivers
S_0x7f9d79f0d630 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79f0ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f20ae0 .functor AND 1, L_0x7f9d59f206c0, L_0x7f9d59f214d0, C4<1>, C4<1>;
v0x7f9d79f97e10_0 .net "a", 0 0, L_0x7f9d59f206c0;  alias, 1 drivers
v0x7f9d79f95430_0 .net "b", 0 0, L_0x7f9d59f214d0;  alias, 1 drivers
v0x7f9d79f94fd0_0 .net "o", 0 0, L_0x7f9d59f20ae0;  alias, 1 drivers
S_0x7f9d79f0d7a0 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79f0ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79fc1010 .functor OR 1, L_0x7f9d79fba130, L_0x7f9d59f20950, C4<0>, C4<0>;
L_0x7f9d59f20d30 .functor OR 1, L_0x7f9d79fc1010, L_0x7f9d59f20ae0, C4<0>, C4<0>;
v0x7f9d79f92f90_0 .net *"_ivl_0", 0 0, L_0x7f9d79fc1010;  1 drivers
v0x7f9d79f905b0_0 .net "a", 0 0, L_0x7f9d79fba130;  alias, 1 drivers
v0x7f9d79f90640_0 .net "b", 0 0, L_0x7f9d59f20950;  alias, 1 drivers
v0x7f9d79f90190_0 .net "c", 0 0, L_0x7f9d59f20ae0;  alias, 1 drivers
v0x7f9d79f90220_0 .net "o", 0 0, L_0x7f9d59f20d30;  alias, 1 drivers
S_0x7f9d79fca860 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79f08270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f20ea0 .functor XOR 1, L_0x7f9d59f21670, L_0x7f9d59f20f10, C4<0>, C4<0>;
v0x7f9d79fc5ef0_0 .net "a", 0 0, L_0x7f9d59f21670;  alias, 1 drivers
v0x7f9d79fc3db0_0 .net "b", 0 0, L_0x7f9d59f20f10;  alias, 1 drivers
v0x7f9d79fc3e40_0 .net "o", 0 0, L_0x7f9d59f20ea0;  alias, 1 drivers
S_0x7f9d79fca9d0 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79f08100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f20fb0 .functor AND 1, L_0x7f9d59f214d0, L_0x7f9d59f21670, C4<1>, C4<1>;
v0x7f9d79fb5390_0 .net "a", 0 0, L_0x7f9d59f214d0;  alias, 1 drivers
v0x7f9d79fb2550_0 .net "b", 0 0, L_0x7f9d59f21670;  alias, 1 drivers
v0x7f9d79f892b0_0 .net "o", 0 0, L_0x7f9d59f20fb0;  alias, 1 drivers
S_0x7f9d79fd6590 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79f08100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f21020 .functor OR 1, L_0x7f9d59f214d0, L_0x7f9d59f21670, C4<0>, C4<0>;
v0x7f9d79f88a50_0 .net "a", 0 0, L_0x7f9d59f214d0;  alias, 1 drivers
v0x7f9d79f88ae0_0 .net "b", 0 0, L_0x7f9d59f21670;  alias, 1 drivers
v0x7f9d79f879a0_0 .net "o", 0 0, L_0x7f9d59f21020;  alias, 1 drivers
S_0x7f9d79fd6700 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79f08100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79f86930_0 .net "a", 0 0, L_0x7f9d59f20fb0;  alias, 1 drivers
v0x7f9d79f869c0_0 .net "b", 0 0, L_0x7f9d59f21020;  alias, 1 drivers
v0x7f9d79f86510_0 .net "o", 0 0, L_0x7f9d59f21090;  alias, 1 drivers
v0x7f9d79f865a0_0 .net "s", 0 0, L_0x7f9d59f21230;  1 drivers
L_0x7f9d59f21090 .functor MUXZ 1, L_0x7f9d59f20fb0, L_0x7f9d59f21020, L_0x7f9d59f21230, C4<>;
S_0x7f9d79fd6870 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79f08100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79f84470_0 .net "a", 0 0, L_0x7f9d59f1f7b0;  alias, 1 drivers
v0x7f9d79f81a50_0 .net "b", 0 0, L_0x7f9d59f21090;  alias, 1 drivers
v0x7f9d79f81ae0_0 .net "o", 0 0, L_0x7f9d59f212d0;  alias, 1 drivers
v0x7f9d79f81630_0 .net "s", 0 0, L_0x7f9d59f21430;  1 drivers
L_0x7f9d59f212d0 .functor MUXZ 1, L_0x7f9d59f1f7b0, L_0x7f9d59f21090, L_0x7f9d59f21430, C4<>;
S_0x7f9d79fd69e0 .scope module, "_i11" "alu_slice" 2 63, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fd88a0_0 .net "cin", 0 0, L_0x7f9d59f21810;  1 drivers
v0x7f9d79fd8940_0 .net "cout", 0 0, L_0x7f9d59f21da0;  1 drivers
v0x7f9d79fd89e0_0 .net "i0", 0 0, L_0x7f9d59f22500;  1 drivers
v0x7f9d79fd8a70_0 .net "i1", 0 0, L_0x7f9d59f225a0;  1 drivers
v0x7f9d79fd8b80_0 .net "o", 0 0, L_0x7f9d59f22340;  1 drivers
v0x7f9d79fd8c10_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79fd8ca0_0 .net "t_and", 0 0, L_0x7f9d59f22020;  1 drivers
v0x7f9d79fd8d70_0 .net "t_andor", 0 0, L_0x7f9d59f22100;  1 drivers
v0x7f9d79fd8e40_0 .net "t_or", 0 0, L_0x7f9d59f22090;  1 drivers
v0x7f9d79fd8f50_0 .net "t_sumdiff", 0 0, L_0x7f9d79fad290;  1 drivers
L_0x7f9d59f21f80 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f222a0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f22460 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79fd6b50 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79fd69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fb2160_0 .net "addsub", 0 0, L_0x7f9d59f21f80;  1 drivers
v0x7f9d79f874f0_0 .net "cin", 0 0, L_0x7f9d59f21810;  alias, 1 drivers
v0x7f9d79f86090_0 .net "cout", 0 0, L_0x7f9d59f21da0;  alias, 1 drivers
v0x7f9d79f86120_0 .net "i0", 0 0, L_0x7f9d59f22500;  alias, 1 drivers
v0x7f9d79f82690_0 .net "i1", 0 0, L_0x7f9d59f225a0;  alias, 1 drivers
v0x7f9d79f811b0_0 .net "sumdiff", 0 0, L_0x7f9d79fad290;  alias, 1 drivers
v0x7f9d79f81240_0 .net "t", 0 0, L_0x7f9d59f21f10;  1 drivers
S_0x7f9d79fd6cc0 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79fd6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79fc0b90_0 .net "cin", 0 0, L_0x7f9d59f21810;  alias, 1 drivers
v0x7f9d79fc0c20_0 .net "cout", 0 0, L_0x7f9d59f21da0;  alias, 1 drivers
v0x7f9d79fbd1b0_0 .net "i0", 0 0, L_0x7f9d59f22500;  alias, 1 drivers
v0x7f9d79fbd240_0 .net "i1", 0 0, L_0x7f9d59f21f10;  alias, 1 drivers
v0x7f9d79fbbd50_0 .net "sum", 0 0, L_0x7f9d79fad290;  alias, 1 drivers
v0x7f9d79fbbde0_0 .net "t0", 0 0, L_0x7f9d79f82610;  1 drivers
v0x7f9d79fb8370_0 .net "t1", 0 0, L_0x7f9d59f21a20;  1 drivers
v0x7f9d79fb8440_0 .net "t2", 0 0, L_0x7f9d59f21b90;  1 drivers
S_0x7f9d79fd6e30 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79fd6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f21570 .functor XOR 1, L_0x7f9d59f22500, L_0x7f9d59f21f10, C4<0>, C4<0>;
L_0x7f9d79fad290 .functor XOR 1, L_0x7f9d59f21570, L_0x7f9d59f21810, C4<0>, C4<0>;
v0x7f9d79f9e830_0 .net *"_ivl_0", 0 0, L_0x7f9d59f21570;  1 drivers
v0x7f9d79f9adf0_0 .net "a", 0 0, L_0x7f9d59f22500;  alias, 1 drivers
v0x7f9d79f9ae80_0 .net "b", 0 0, L_0x7f9d59f21f10;  alias, 1 drivers
v0x7f9d79f99990_0 .net "c", 0 0, L_0x7f9d59f21810;  alias, 1 drivers
v0x7f9d79f99a20_0 .net "o", 0 0, L_0x7f9d79fad290;  alias, 1 drivers
S_0x7f9d79fd6fa0 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79fd6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79f82610 .functor AND 1, L_0x7f9d59f22500, L_0x7f9d59f21f10, C4<1>, C4<1>;
v0x7f9d79f96050_0 .net "a", 0 0, L_0x7f9d59f22500;  alias, 1 drivers
v0x7f9d79f94b50_0 .net "b", 0 0, L_0x7f9d59f21f10;  alias, 1 drivers
v0x7f9d79f94c00_0 .net "o", 0 0, L_0x7f9d79f82610;  alias, 1 drivers
S_0x7f9d79fd7110 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79fd6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f21a20 .functor AND 1, L_0x7f9d59f21f10, L_0x7f9d59f21810, C4<1>, C4<1>;
v0x7f9d79f8fd10_0 .net "a", 0 0, L_0x7f9d59f21f10;  alias, 1 drivers
v0x7f9d79f8fda0_0 .net "b", 0 0, L_0x7f9d59f21810;  alias, 1 drivers
v0x7f9d79f8c330_0 .net "o", 0 0, L_0x7f9d59f21a20;  alias, 1 drivers
S_0x7f9d79fd7280 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79fd6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f21b90 .functor AND 1, L_0x7f9d59f21810, L_0x7f9d59f22500, C4<1>, C4<1>;
v0x7f9d79f8aed0_0 .net "a", 0 0, L_0x7f9d59f21810;  alias, 1 drivers
v0x7f9d79f8afa0_0 .net "b", 0 0, L_0x7f9d59f22500;  alias, 1 drivers
v0x7f9d79fcb230_0 .net "o", 0 0, L_0x7f9d59f21b90;  alias, 1 drivers
S_0x7f9d79fd73f0 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79fd6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79fb6ff0 .functor OR 1, L_0x7f9d79f82610, L_0x7f9d59f21a20, C4<0>, C4<0>;
L_0x7f9d59f21da0 .functor OR 1, L_0x7f9d79fb6ff0, L_0x7f9d59f21b90, C4<0>, C4<0>;
v0x7f9d79fc6e90_0 .net *"_ivl_0", 0 0, L_0x7f9d79fb6ff0;  1 drivers
v0x7f9d79fc59d0_0 .net "a", 0 0, L_0x7f9d79f82610;  alias, 1 drivers
v0x7f9d79fc5a60_0 .net "b", 0 0, L_0x7f9d59f21a20;  alias, 1 drivers
v0x7f9d79fc1ff0_0 .net "c", 0 0, L_0x7f9d59f21b90;  alias, 1 drivers
v0x7f9d79fc2080_0 .net "o", 0 0, L_0x7f9d59f21da0;  alias, 1 drivers
S_0x7f9d79fd7560 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79fd6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f21f10 .functor XOR 1, L_0x7f9d59f225a0, L_0x7f9d59f21f80, C4<0>, C4<0>;
v0x7f9d79fb3530_0 .net "a", 0 0, L_0x7f9d59f225a0;  alias, 1 drivers
v0x7f9d79fb35c0_0 .net "b", 0 0, L_0x7f9d59f21f80;  alias, 1 drivers
v0x7f9d79fb20d0_0 .net "o", 0 0, L_0x7f9d59f21f10;  alias, 1 drivers
S_0x7f9d79fd76d0 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79fd69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f22020 .functor AND 1, L_0x7f9d59f22500, L_0x7f9d59f225a0, C4<1>, C4<1>;
v0x7f9d79fd7840_0 .net "a", 0 0, L_0x7f9d59f22500;  alias, 1 drivers
v0x7f9d79fd78d0_0 .net "b", 0 0, L_0x7f9d59f225a0;  alias, 1 drivers
v0x7f9d79fd7960_0 .net "o", 0 0, L_0x7f9d59f22020;  alias, 1 drivers
S_0x7f9d79fd7a00 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79fd69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f22090 .functor OR 1, L_0x7f9d59f22500, L_0x7f9d59f225a0, C4<0>, C4<0>;
v0x7f9d79fd7c30_0 .net "a", 0 0, L_0x7f9d59f22500;  alias, 1 drivers
v0x7f9d79fd7cc0_0 .net "b", 0 0, L_0x7f9d59f225a0;  alias, 1 drivers
v0x7f9d79fd7d60_0 .net "o", 0 0, L_0x7f9d59f22090;  alias, 1 drivers
S_0x7f9d79fd7e50 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79fd69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fd8070_0 .net "a", 0 0, L_0x7f9d59f22020;  alias, 1 drivers
v0x7f9d79fd8130_0 .net "b", 0 0, L_0x7f9d59f22090;  alias, 1 drivers
v0x7f9d79fd81e0_0 .net "o", 0 0, L_0x7f9d59f22100;  alias, 1 drivers
v0x7f9d79fd8290_0 .net "s", 0 0, L_0x7f9d59f222a0;  1 drivers
L_0x7f9d59f22100 .functor MUXZ 1, L_0x7f9d59f22020, L_0x7f9d59f22090, L_0x7f9d59f222a0, C4<>;
S_0x7f9d79fd8370 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79fd69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fd85d0_0 .net "a", 0 0, L_0x7f9d79fad290;  alias, 1 drivers
v0x7f9d79fd8660_0 .net "b", 0 0, L_0x7f9d59f22100;  alias, 1 drivers
v0x7f9d79fd8710_0 .net "o", 0 0, L_0x7f9d59f22340;  alias, 1 drivers
v0x7f9d79fd87c0_0 .net "s", 0 0, L_0x7f9d59f22460;  1 drivers
L_0x7f9d59f22340 .functor MUXZ 1, L_0x7f9d79fad290, L_0x7f9d59f22100, L_0x7f9d59f22460, C4<>;
S_0x7f9d79fd9090 .scope module, "_i12" "alu_slice" 2 64, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fdd3d0_0 .net "cin", 0 0, L_0x7f9d59f23850;  1 drivers
v0x7f9d79fdd470_0 .net "cout", 0 0, L_0x7f9d59f22dc0;  1 drivers
v0x7f9d79fdd510_0 .net "i0", 0 0, L_0x7f9d59f23580;  1 drivers
v0x7f9d79fdd5a0_0 .net "i1", 0 0, L_0x7f9d59f22740;  1 drivers
v0x7f9d79fdd6b0_0 .net "o", 0 0, L_0x7f9d59f23380;  1 drivers
v0x7f9d79fdd740_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79fdd850_0 .net "t_and", 0 0, L_0x7f9d59f23040;  1 drivers
v0x7f9d79fdd8e0_0 .net "t_andor", 0 0, L_0x7f9d59f23120;  1 drivers
v0x7f9d79fdd9b0_0 .net "t_or", 0 0, L_0x7f9d59f230b0;  1 drivers
v0x7f9d79fddac0_0 .net "t_sumdiff", 0 0, L_0x7f9d79fd8b00;  1 drivers
L_0x7f9d59f22fa0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f232e0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f234e0 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79fd92e0 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79fd9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fdbba0_0 .net "addsub", 0 0, L_0x7f9d59f22fa0;  1 drivers
v0x7f9d79fdbc30_0 .net "cin", 0 0, L_0x7f9d59f23850;  alias, 1 drivers
v0x7f9d79fdbd40_0 .net "cout", 0 0, L_0x7f9d59f22dc0;  alias, 1 drivers
v0x7f9d79fdbdd0_0 .net "i0", 0 0, L_0x7f9d59f23580;  alias, 1 drivers
v0x7f9d79fdbee0_0 .net "i1", 0 0, L_0x7f9d59f22740;  alias, 1 drivers
v0x7f9d79fdbf70_0 .net "sumdiff", 0 0, L_0x7f9d79fd8b00;  alias, 1 drivers
v0x7f9d79fdc040_0 .net "t", 0 0, L_0x7f9d59f22f30;  1 drivers
S_0x7f9d79fd9560 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79fd92e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79fdb140_0 .net "cin", 0 0, L_0x7f9d59f23850;  alias, 1 drivers
v0x7f9d79fdb1e0_0 .net "cout", 0 0, L_0x7f9d59f22dc0;  alias, 1 drivers
v0x7f9d79fdb280_0 .net "i0", 0 0, L_0x7f9d59f23580;  alias, 1 drivers
v0x7f9d79fdb330_0 .net "i1", 0 0, L_0x7f9d59f22f30;  alias, 1 drivers
v0x7f9d79fdb3c0_0 .net "sum", 0 0, L_0x7f9d79fd8b00;  alias, 1 drivers
v0x7f9d79fdb490_0 .net "t0", 0 0, L_0x7f9d79fdbe60;  1 drivers
v0x7f9d79fdb560_0 .net "t1", 0 0, L_0x7f9d59f229e0;  1 drivers
v0x7f9d79fdb630_0 .net "t2", 0 0, L_0x7f9d59f22b70;  1 drivers
S_0x7f9d79fd97d0 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79fd9560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f218b0 .functor XOR 1, L_0x7f9d59f23580, L_0x7f9d59f22f30, C4<0>, C4<0>;
L_0x7f9d79fd8b00 .functor XOR 1, L_0x7f9d59f218b0, L_0x7f9d59f23850, C4<0>, C4<0>;
v0x7f9d79fd9a00_0 .net *"_ivl_0", 0 0, L_0x7f9d59f218b0;  1 drivers
v0x7f9d79fd9ac0_0 .net "a", 0 0, L_0x7f9d59f23580;  alias, 1 drivers
v0x7f9d79fd9b60_0 .net "b", 0 0, L_0x7f9d59f22f30;  alias, 1 drivers
v0x7f9d79fd9c10_0 .net "c", 0 0, L_0x7f9d59f23850;  alias, 1 drivers
v0x7f9d79fd9cb0_0 .net "o", 0 0, L_0x7f9d79fd8b00;  alias, 1 drivers
S_0x7f9d79fd9dd0 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79fd9560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79fdbe60 .functor AND 1, L_0x7f9d59f23580, L_0x7f9d59f22f30, C4<1>, C4<1>;
v0x7f9d79fd9ff0_0 .net "a", 0 0, L_0x7f9d59f23580;  alias, 1 drivers
v0x7f9d79fda0a0_0 .net "b", 0 0, L_0x7f9d59f22f30;  alias, 1 drivers
v0x7f9d79fda150_0 .net "o", 0 0, L_0x7f9d79fdbe60;  alias, 1 drivers
S_0x7f9d79fda230 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79fd9560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f229e0 .functor AND 1, L_0x7f9d59f22f30, L_0x7f9d59f23850, C4<1>, C4<1>;
v0x7f9d79fda460_0 .net "a", 0 0, L_0x7f9d59f22f30;  alias, 1 drivers
v0x7f9d79fda530_0 .net "b", 0 0, L_0x7f9d59f23850;  alias, 1 drivers
v0x7f9d79fda5d0_0 .net "o", 0 0, L_0x7f9d59f229e0;  alias, 1 drivers
S_0x7f9d79fda6b0 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79fd9560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f22b70 .functor AND 1, L_0x7f9d59f23850, L_0x7f9d59f23580, C4<1>, C4<1>;
v0x7f9d79fda8c0_0 .net "a", 0 0, L_0x7f9d59f23850;  alias, 1 drivers
v0x7f9d79fda9a0_0 .net "b", 0 0, L_0x7f9d59f23580;  alias, 1 drivers
v0x7f9d79fdaa80_0 .net "o", 0 0, L_0x7f9d59f22b70;  alias, 1 drivers
S_0x7f9d79fdab30 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79fd9560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79fdbaf0 .functor OR 1, L_0x7f9d79fdbe60, L_0x7f9d59f229e0, C4<0>, C4<0>;
L_0x7f9d59f22dc0 .functor OR 1, L_0x7f9d79fdbaf0, L_0x7f9d59f22b70, C4<0>, C4<0>;
v0x7f9d79fdad90_0 .net *"_ivl_0", 0 0, L_0x7f9d79fdbaf0;  1 drivers
v0x7f9d79fdae30_0 .net "a", 0 0, L_0x7f9d79fdbe60;  alias, 1 drivers
v0x7f9d79fdaef0_0 .net "b", 0 0, L_0x7f9d59f229e0;  alias, 1 drivers
v0x7f9d79fdafc0_0 .net "c", 0 0, L_0x7f9d59f22b70;  alias, 1 drivers
v0x7f9d79fdb070_0 .net "o", 0 0, L_0x7f9d59f22dc0;  alias, 1 drivers
S_0x7f9d79fdb730 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79fd92e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f22f30 .functor XOR 1, L_0x7f9d59f22740, L_0x7f9d59f22fa0, C4<0>, C4<0>;
v0x7f9d79fdb940_0 .net "a", 0 0, L_0x7f9d59f22740;  alias, 1 drivers
v0x7f9d79fdb9d0_0 .net "b", 0 0, L_0x7f9d59f22fa0;  alias, 1 drivers
v0x7f9d79fdba60_0 .net "o", 0 0, L_0x7f9d59f22f30;  alias, 1 drivers
S_0x7f9d79fdc100 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79fd9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f23040 .functor AND 1, L_0x7f9d59f23580, L_0x7f9d59f22740, C4<1>, C4<1>;
v0x7f9d79fdc310_0 .net "a", 0 0, L_0x7f9d59f23580;  alias, 1 drivers
v0x7f9d79fdc3a0_0 .net "b", 0 0, L_0x7f9d59f22740;  alias, 1 drivers
v0x7f9d79fdc470_0 .net "o", 0 0, L_0x7f9d59f23040;  alias, 1 drivers
S_0x7f9d79fdc530 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79fd9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f230b0 .functor OR 1, L_0x7f9d59f23580, L_0x7f9d59f22740, C4<0>, C4<0>;
v0x7f9d79fdc760_0 .net "a", 0 0, L_0x7f9d59f23580;  alias, 1 drivers
v0x7f9d79fdc7f0_0 .net "b", 0 0, L_0x7f9d59f22740;  alias, 1 drivers
v0x7f9d79fdc890_0 .net "o", 0 0, L_0x7f9d59f230b0;  alias, 1 drivers
S_0x7f9d79fdc980 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79fd9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fdcba0_0 .net "a", 0 0, L_0x7f9d59f23040;  alias, 1 drivers
v0x7f9d79fdcc60_0 .net "b", 0 0, L_0x7f9d59f230b0;  alias, 1 drivers
v0x7f9d79fdcd10_0 .net "o", 0 0, L_0x7f9d59f23120;  alias, 1 drivers
v0x7f9d79fdcdc0_0 .net "s", 0 0, L_0x7f9d59f232e0;  1 drivers
L_0x7f9d59f23120 .functor MUXZ 1, L_0x7f9d59f23040, L_0x7f9d59f230b0, L_0x7f9d59f232e0, C4<>;
S_0x7f9d79fdcea0 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79fd9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fdd100_0 .net "a", 0 0, L_0x7f9d79fd8b00;  alias, 1 drivers
v0x7f9d79fdd190_0 .net "b", 0 0, L_0x7f9d59f23120;  alias, 1 drivers
v0x7f9d79fdd240_0 .net "o", 0 0, L_0x7f9d59f23380;  alias, 1 drivers
v0x7f9d79fdd2f0_0 .net "s", 0 0, L_0x7f9d59f234e0;  1 drivers
L_0x7f9d59f23380 .functor MUXZ 1, L_0x7f9d79fd8b00, L_0x7f9d59f23120, L_0x7f9d59f234e0, C4<>;
S_0x7f9d79fddc00 .scope module, "_i13" "alu_slice" 2 65, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fe1f20_0 .net "cin", 0 0, L_0x7f9d59f238f0;  1 drivers
v0x7f9d79fe1fc0_0 .net "cout", 0 0, L_0x7f9d59f23e50;  1 drivers
v0x7f9d79fe2060_0 .net "i0", 0 0, L_0x7f9d59f245b0;  1 drivers
v0x7f9d79fe20f0_0 .net "i1", 0 0, L_0x7f9d59f24650;  1 drivers
v0x7f9d79fe2200_0 .net "o", 0 0, L_0x7f9d59f243f0;  1 drivers
v0x7f9d79fe2290_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79fe2320_0 .net "t_and", 0 0, L_0x7f9d59f240d0;  1 drivers
v0x7f9d79fe23f0_0 .net "t_andor", 0 0, L_0x7f9d59f241b0;  1 drivers
v0x7f9d79fe24c0_0 .net "t_or", 0 0, L_0x7f9d59f24140;  1 drivers
v0x7f9d79fe25d0_0 .net "t_sumdiff", 0 0, L_0x7f9d79fdd630;  1 drivers
L_0x7f9d59f24030 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f24350 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f24510 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79fdde50 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79fddc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fe06f0_0 .net "addsub", 0 0, L_0x7f9d59f24030;  1 drivers
v0x7f9d79fe0780_0 .net "cin", 0 0, L_0x7f9d59f238f0;  alias, 1 drivers
v0x7f9d79fe0890_0 .net "cout", 0 0, L_0x7f9d59f23e50;  alias, 1 drivers
v0x7f9d79fe0920_0 .net "i0", 0 0, L_0x7f9d59f245b0;  alias, 1 drivers
v0x7f9d79fe0a30_0 .net "i1", 0 0, L_0x7f9d59f24650;  alias, 1 drivers
v0x7f9d79fe0ac0_0 .net "sumdiff", 0 0, L_0x7f9d79fdd630;  alias, 1 drivers
v0x7f9d79fe0b90_0 .net "t", 0 0, L_0x7f9d59f23fc0;  1 drivers
S_0x7f9d79fde0a0 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79fdde50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79fdfc90_0 .net "cin", 0 0, L_0x7f9d59f238f0;  alias, 1 drivers
v0x7f9d79fdfd30_0 .net "cout", 0 0, L_0x7f9d59f23e50;  alias, 1 drivers
v0x7f9d79fdfdd0_0 .net "i0", 0 0, L_0x7f9d59f245b0;  alias, 1 drivers
v0x7f9d79fdfe80_0 .net "i1", 0 0, L_0x7f9d59f23fc0;  alias, 1 drivers
v0x7f9d79fdff10_0 .net "sum", 0 0, L_0x7f9d79fdd630;  alias, 1 drivers
v0x7f9d79fdffe0_0 .net "t0", 0 0, L_0x7f9d79fe09b0;  1 drivers
v0x7f9d79fe00b0_0 .net "t1", 0 0, L_0x7f9d59f23a70;  1 drivers
v0x7f9d79fe0180_0 .net "t2", 0 0, L_0x7f9d59f23c00;  1 drivers
S_0x7f9d79fde310 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79fde0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f227e0 .functor XOR 1, L_0x7f9d59f245b0, L_0x7f9d59f23fc0, C4<0>, C4<0>;
L_0x7f9d79fdd630 .functor XOR 1, L_0x7f9d59f227e0, L_0x7f9d59f238f0, C4<0>, C4<0>;
v0x7f9d79fde550_0 .net *"_ivl_0", 0 0, L_0x7f9d59f227e0;  1 drivers
v0x7f9d79fde610_0 .net "a", 0 0, L_0x7f9d59f245b0;  alias, 1 drivers
v0x7f9d79fde6b0_0 .net "b", 0 0, L_0x7f9d59f23fc0;  alias, 1 drivers
v0x7f9d79fde760_0 .net "c", 0 0, L_0x7f9d59f238f0;  alias, 1 drivers
v0x7f9d79fde800_0 .net "o", 0 0, L_0x7f9d79fdd630;  alias, 1 drivers
S_0x7f9d79fde920 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79fde0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79fe09b0 .functor AND 1, L_0x7f9d59f245b0, L_0x7f9d59f23fc0, C4<1>, C4<1>;
v0x7f9d79fdeb40_0 .net "a", 0 0, L_0x7f9d59f245b0;  alias, 1 drivers
v0x7f9d79fdebf0_0 .net "b", 0 0, L_0x7f9d59f23fc0;  alias, 1 drivers
v0x7f9d79fdeca0_0 .net "o", 0 0, L_0x7f9d79fe09b0;  alias, 1 drivers
S_0x7f9d79fded80 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79fde0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f23a70 .functor AND 1, L_0x7f9d59f23fc0, L_0x7f9d59f238f0, C4<1>, C4<1>;
v0x7f9d79fdefb0_0 .net "a", 0 0, L_0x7f9d59f23fc0;  alias, 1 drivers
v0x7f9d79fdf080_0 .net "b", 0 0, L_0x7f9d59f238f0;  alias, 1 drivers
v0x7f9d79fdf120_0 .net "o", 0 0, L_0x7f9d59f23a70;  alias, 1 drivers
S_0x7f9d79fdf200 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79fde0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f23c00 .functor AND 1, L_0x7f9d59f238f0, L_0x7f9d59f245b0, C4<1>, C4<1>;
v0x7f9d79fdf410_0 .net "a", 0 0, L_0x7f9d59f238f0;  alias, 1 drivers
v0x7f9d79fdf4f0_0 .net "b", 0 0, L_0x7f9d59f245b0;  alias, 1 drivers
v0x7f9d79fdf5d0_0 .net "o", 0 0, L_0x7f9d59f23c00;  alias, 1 drivers
S_0x7f9d79fdf680 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79fde0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79fe0640 .functor OR 1, L_0x7f9d79fe09b0, L_0x7f9d59f23a70, C4<0>, C4<0>;
L_0x7f9d59f23e50 .functor OR 1, L_0x7f9d79fe0640, L_0x7f9d59f23c00, C4<0>, C4<0>;
v0x7f9d79fdf8e0_0 .net *"_ivl_0", 0 0, L_0x7f9d79fe0640;  1 drivers
v0x7f9d79fdf980_0 .net "a", 0 0, L_0x7f9d79fe09b0;  alias, 1 drivers
v0x7f9d79fdfa40_0 .net "b", 0 0, L_0x7f9d59f23a70;  alias, 1 drivers
v0x7f9d79fdfb10_0 .net "c", 0 0, L_0x7f9d59f23c00;  alias, 1 drivers
v0x7f9d79fdfbc0_0 .net "o", 0 0, L_0x7f9d59f23e50;  alias, 1 drivers
S_0x7f9d79fe0280 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79fdde50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f23fc0 .functor XOR 1, L_0x7f9d59f24650, L_0x7f9d59f24030, C4<0>, C4<0>;
v0x7f9d79fe0490_0 .net "a", 0 0, L_0x7f9d59f24650;  alias, 1 drivers
v0x7f9d79fe0520_0 .net "b", 0 0, L_0x7f9d59f24030;  alias, 1 drivers
v0x7f9d79fe05b0_0 .net "o", 0 0, L_0x7f9d59f23fc0;  alias, 1 drivers
S_0x7f9d79fe0c50 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79fddc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f240d0 .functor AND 1, L_0x7f9d59f245b0, L_0x7f9d59f24650, C4<1>, C4<1>;
v0x7f9d79fe0e60_0 .net "a", 0 0, L_0x7f9d59f245b0;  alias, 1 drivers
v0x7f9d79fe0ef0_0 .net "b", 0 0, L_0x7f9d59f24650;  alias, 1 drivers
v0x7f9d79fe0fc0_0 .net "o", 0 0, L_0x7f9d59f240d0;  alias, 1 drivers
S_0x7f9d79fe1080 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79fddc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f24140 .functor OR 1, L_0x7f9d59f245b0, L_0x7f9d59f24650, C4<0>, C4<0>;
v0x7f9d79fe12b0_0 .net "a", 0 0, L_0x7f9d59f245b0;  alias, 1 drivers
v0x7f9d79fe1340_0 .net "b", 0 0, L_0x7f9d59f24650;  alias, 1 drivers
v0x7f9d79fe13e0_0 .net "o", 0 0, L_0x7f9d59f24140;  alias, 1 drivers
S_0x7f9d79fe14d0 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79fddc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fe16f0_0 .net "a", 0 0, L_0x7f9d59f240d0;  alias, 1 drivers
v0x7f9d79fe17b0_0 .net "b", 0 0, L_0x7f9d59f24140;  alias, 1 drivers
v0x7f9d79fe1860_0 .net "o", 0 0, L_0x7f9d59f241b0;  alias, 1 drivers
v0x7f9d79fe1910_0 .net "s", 0 0, L_0x7f9d59f24350;  1 drivers
L_0x7f9d59f241b0 .functor MUXZ 1, L_0x7f9d59f240d0, L_0x7f9d59f24140, L_0x7f9d59f24350, C4<>;
S_0x7f9d79fe19f0 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79fddc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fe1c50_0 .net "a", 0 0, L_0x7f9d79fdd630;  alias, 1 drivers
v0x7f9d79fe1ce0_0 .net "b", 0 0, L_0x7f9d59f241b0;  alias, 1 drivers
v0x7f9d79fe1d90_0 .net "o", 0 0, L_0x7f9d59f243f0;  alias, 1 drivers
v0x7f9d79fe1e40_0 .net "s", 0 0, L_0x7f9d59f24510;  1 drivers
L_0x7f9d59f243f0 .functor MUXZ 1, L_0x7f9d79fdd630, L_0x7f9d59f241b0, L_0x7f9d59f24510, C4<>;
S_0x7f9d79fe2710 .scope module, "_i14" "alu_slice" 2 66, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fe6a30_0 .net "cin", 0 0, L_0x7f9d59f1d5d0;  1 drivers
v0x7f9d79fe6ad0_0 .net "cout", 0 0, L_0x7f9d59f24e80;  1 drivers
v0x7f9d79fe6b70_0 .net "i0", 0 0, L_0x7f9d59f25600;  1 drivers
v0x7f9d79fe6c00_0 .net "i1", 0 0, L_0x7f9d59f1d290;  1 drivers
v0x7f9d79fe6d10_0 .net "o", 0 0, L_0x7f9d59f25440;  1 drivers
v0x7f9d79fe6da0_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79fe6e30_0 .net "t_and", 0 0, L_0x7f9d59f25100;  1 drivers
v0x7f9d79fe6f00_0 .net "t_andor", 0 0, L_0x7f9d59f251e0;  1 drivers
v0x7f9d79fe6fd0_0 .net "t_or", 0 0, L_0x7f9d59f25170;  1 drivers
v0x7f9d79fe70e0_0 .net "t_sumdiff", 0 0, L_0x7f9d79fe2180;  1 drivers
L_0x7f9d59f25060 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f253a0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f25560 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79fe2960 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79fe2710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fe5200_0 .net "addsub", 0 0, L_0x7f9d59f25060;  1 drivers
v0x7f9d79fe5290_0 .net "cin", 0 0, L_0x7f9d59f1d5d0;  alias, 1 drivers
v0x7f9d79fe53a0_0 .net "cout", 0 0, L_0x7f9d59f24e80;  alias, 1 drivers
v0x7f9d79fe5430_0 .net "i0", 0 0, L_0x7f9d59f25600;  alias, 1 drivers
v0x7f9d79fe5540_0 .net "i1", 0 0, L_0x7f9d59f1d290;  alias, 1 drivers
v0x7f9d79fe55d0_0 .net "sumdiff", 0 0, L_0x7f9d79fe2180;  alias, 1 drivers
v0x7f9d79fe56a0_0 .net "t", 0 0, L_0x7f9d59f24ff0;  1 drivers
S_0x7f9d79fe2bb0 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79fe2960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79fe47a0_0 .net "cin", 0 0, L_0x7f9d59f1d5d0;  alias, 1 drivers
v0x7f9d79fe4840_0 .net "cout", 0 0, L_0x7f9d59f24e80;  alias, 1 drivers
v0x7f9d79fe48e0_0 .net "i0", 0 0, L_0x7f9d59f25600;  alias, 1 drivers
v0x7f9d79fe4990_0 .net "i1", 0 0, L_0x7f9d59f24ff0;  alias, 1 drivers
v0x7f9d79fe4a20_0 .net "sum", 0 0, L_0x7f9d79fe2180;  alias, 1 drivers
v0x7f9d79fe4af0_0 .net "t0", 0 0, L_0x7f9d79fe54c0;  1 drivers
v0x7f9d79fe4bc0_0 .net "t1", 0 0, L_0x7f9d59f24aa0;  1 drivers
v0x7f9d79fe4c90_0 .net "t2", 0 0, L_0x7f9d59f24c30;  1 drivers
S_0x7f9d79fe2e20 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79fe2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f23990 .functor XOR 1, L_0x7f9d59f25600, L_0x7f9d59f24ff0, C4<0>, C4<0>;
L_0x7f9d79fe2180 .functor XOR 1, L_0x7f9d59f23990, L_0x7f9d59f1d5d0, C4<0>, C4<0>;
v0x7f9d79fe3060_0 .net *"_ivl_0", 0 0, L_0x7f9d59f23990;  1 drivers
v0x7f9d79fe3120_0 .net "a", 0 0, L_0x7f9d59f25600;  alias, 1 drivers
v0x7f9d79fe31c0_0 .net "b", 0 0, L_0x7f9d59f24ff0;  alias, 1 drivers
v0x7f9d79fe3270_0 .net "c", 0 0, L_0x7f9d59f1d5d0;  alias, 1 drivers
v0x7f9d79fe3310_0 .net "o", 0 0, L_0x7f9d79fe2180;  alias, 1 drivers
S_0x7f9d79fe3430 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79fe2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79fe54c0 .functor AND 1, L_0x7f9d59f25600, L_0x7f9d59f24ff0, C4<1>, C4<1>;
v0x7f9d79fe3650_0 .net "a", 0 0, L_0x7f9d59f25600;  alias, 1 drivers
v0x7f9d79fe3700_0 .net "b", 0 0, L_0x7f9d59f24ff0;  alias, 1 drivers
v0x7f9d79fe37b0_0 .net "o", 0 0, L_0x7f9d79fe54c0;  alias, 1 drivers
S_0x7f9d79fe3890 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79fe2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f24aa0 .functor AND 1, L_0x7f9d59f24ff0, L_0x7f9d59f1d5d0, C4<1>, C4<1>;
v0x7f9d79fe3ac0_0 .net "a", 0 0, L_0x7f9d59f24ff0;  alias, 1 drivers
v0x7f9d79fe3b90_0 .net "b", 0 0, L_0x7f9d59f1d5d0;  alias, 1 drivers
v0x7f9d79fe3c30_0 .net "o", 0 0, L_0x7f9d59f24aa0;  alias, 1 drivers
S_0x7f9d79fe3d10 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79fe2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f24c30 .functor AND 1, L_0x7f9d59f1d5d0, L_0x7f9d59f25600, C4<1>, C4<1>;
v0x7f9d79fe3f20_0 .net "a", 0 0, L_0x7f9d59f1d5d0;  alias, 1 drivers
v0x7f9d79fe4000_0 .net "b", 0 0, L_0x7f9d59f25600;  alias, 1 drivers
v0x7f9d79fe40e0_0 .net "o", 0 0, L_0x7f9d59f24c30;  alias, 1 drivers
S_0x7f9d79fe4190 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79fe2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79fe5150 .functor OR 1, L_0x7f9d79fe54c0, L_0x7f9d59f24aa0, C4<0>, C4<0>;
L_0x7f9d59f24e80 .functor OR 1, L_0x7f9d79fe5150, L_0x7f9d59f24c30, C4<0>, C4<0>;
v0x7f9d79fe43f0_0 .net *"_ivl_0", 0 0, L_0x7f9d79fe5150;  1 drivers
v0x7f9d79fe4490_0 .net "a", 0 0, L_0x7f9d79fe54c0;  alias, 1 drivers
v0x7f9d79fe4550_0 .net "b", 0 0, L_0x7f9d59f24aa0;  alias, 1 drivers
v0x7f9d79fe4620_0 .net "c", 0 0, L_0x7f9d59f24c30;  alias, 1 drivers
v0x7f9d79fe46d0_0 .net "o", 0 0, L_0x7f9d59f24e80;  alias, 1 drivers
S_0x7f9d79fe4d90 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79fe2960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f24ff0 .functor XOR 1, L_0x7f9d59f1d290, L_0x7f9d59f25060, C4<0>, C4<0>;
v0x7f9d79fe4fa0_0 .net "a", 0 0, L_0x7f9d59f1d290;  alias, 1 drivers
v0x7f9d79fe5030_0 .net "b", 0 0, L_0x7f9d59f25060;  alias, 1 drivers
v0x7f9d79fe50c0_0 .net "o", 0 0, L_0x7f9d59f24ff0;  alias, 1 drivers
S_0x7f9d79fe5760 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79fe2710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f25100 .functor AND 1, L_0x7f9d59f25600, L_0x7f9d59f1d290, C4<1>, C4<1>;
v0x7f9d79fe5970_0 .net "a", 0 0, L_0x7f9d59f25600;  alias, 1 drivers
v0x7f9d79fe5a00_0 .net "b", 0 0, L_0x7f9d59f1d290;  alias, 1 drivers
v0x7f9d79fe5ad0_0 .net "o", 0 0, L_0x7f9d59f25100;  alias, 1 drivers
S_0x7f9d79fe5b90 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79fe2710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f25170 .functor OR 1, L_0x7f9d59f25600, L_0x7f9d59f1d290, C4<0>, C4<0>;
v0x7f9d79fe5dc0_0 .net "a", 0 0, L_0x7f9d59f25600;  alias, 1 drivers
v0x7f9d79fe5e50_0 .net "b", 0 0, L_0x7f9d59f1d290;  alias, 1 drivers
v0x7f9d79fe5ef0_0 .net "o", 0 0, L_0x7f9d59f25170;  alias, 1 drivers
S_0x7f9d79fe5fe0 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79fe2710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fe6200_0 .net "a", 0 0, L_0x7f9d59f25100;  alias, 1 drivers
v0x7f9d79fe62c0_0 .net "b", 0 0, L_0x7f9d59f25170;  alias, 1 drivers
v0x7f9d79fe6370_0 .net "o", 0 0, L_0x7f9d59f251e0;  alias, 1 drivers
v0x7f9d79fe6420_0 .net "s", 0 0, L_0x7f9d59f253a0;  1 drivers
L_0x7f9d59f251e0 .functor MUXZ 1, L_0x7f9d59f25100, L_0x7f9d59f25170, L_0x7f9d59f253a0, C4<>;
S_0x7f9d79fe6500 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79fe2710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fe6760_0 .net "a", 0 0, L_0x7f9d79fe2180;  alias, 1 drivers
v0x7f9d79fe67f0_0 .net "b", 0 0, L_0x7f9d59f251e0;  alias, 1 drivers
v0x7f9d79fe68a0_0 .net "o", 0 0, L_0x7f9d59f25440;  alias, 1 drivers
v0x7f9d79fe6950_0 .net "s", 0 0, L_0x7f9d59f25560;  1 drivers
L_0x7f9d59f25440 .functor MUXZ 1, L_0x7f9d79fe2180, L_0x7f9d59f251e0, L_0x7f9d59f25560, C4<>;
S_0x7f9d79fe7220 .scope module, "_i15" "alu_slice" 2 67, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79feb540_0 .net "cin", 0 0, L_0x7f9d59f25ca0;  1 drivers
v0x7f9d79feb5e0_0 .net "cout", 0 0, L_0x7f9d59f26240;  alias, 1 drivers
v0x7f9d79feb680_0 .net "i0", 0 0, L_0x7f9d59f26940;  1 drivers
v0x7f9d79feb710_0 .net "i1", 0 0, L_0x7f9d59f25c00;  1 drivers
v0x7f9d79feb820_0 .net "o", 0 0, L_0x7f9d59f26780;  1 drivers
v0x7f9d79feb8b0_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79feb940_0 .net "t_and", 0 0, L_0x7f9d59f26440;  1 drivers
v0x7f9d79feba10_0 .net "t_andor", 0 0, L_0x7f9d59f26520;  1 drivers
v0x7f9d79febae0_0 .net "t_or", 0 0, L_0x7f9d59f264b0;  1 drivers
v0x7f9d79febbf0_0 .net "t_sumdiff", 0 0, L_0x7f9d59f25e70;  1 drivers
L_0x7f9d59f263a0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f266e0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f268a0 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79fe7470 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79fe7220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fe9d10_0 .net "addsub", 0 0, L_0x7f9d59f263a0;  1 drivers
v0x7f9d79fe9da0_0 .net "cin", 0 0, L_0x7f9d59f25ca0;  alias, 1 drivers
v0x7f9d79fe9eb0_0 .net "cout", 0 0, L_0x7f9d59f26240;  alias, 1 drivers
v0x7f9d79fe9f40_0 .net "i0", 0 0, L_0x7f9d59f26940;  alias, 1 drivers
v0x7f9d79fea050_0 .net "i1", 0 0, L_0x7f9d59f25c00;  alias, 1 drivers
v0x7f9d79fea0e0_0 .net "sumdiff", 0 0, L_0x7f9d59f25e70;  alias, 1 drivers
v0x7f9d79fea1b0_0 .net "t", 0 0, L_0x7f9d59f26330;  1 drivers
S_0x7f9d79fe76c0 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79fe7470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79fe92b0_0 .net "cin", 0 0, L_0x7f9d59f25ca0;  alias, 1 drivers
v0x7f9d79fe9350_0 .net "cout", 0 0, L_0x7f9d59f26240;  alias, 1 drivers
v0x7f9d79fe93f0_0 .net "i0", 0 0, L_0x7f9d59f26940;  alias, 1 drivers
v0x7f9d79fe94a0_0 .net "i1", 0 0, L_0x7f9d59f26330;  alias, 1 drivers
v0x7f9d79fe9530_0 .net "sum", 0 0, L_0x7f9d59f25e70;  alias, 1 drivers
v0x7f9d79fe9600_0 .net "t0", 0 0, L_0x7f9d79fe9fd0;  1 drivers
v0x7f9d79fe96d0_0 .net "t1", 0 0, L_0x7f9d59f25ee0;  1 drivers
v0x7f9d79fe97a0_0 .net "t2", 0 0, L_0x7f9d59f26050;  1 drivers
S_0x7f9d79fe7930 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79fe76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f25940 .functor XOR 1, L_0x7f9d59f26940, L_0x7f9d59f26330, C4<0>, C4<0>;
L_0x7f9d59f25e70 .functor XOR 1, L_0x7f9d59f25940, L_0x7f9d59f25ca0, C4<0>, C4<0>;
v0x7f9d79fe7b70_0 .net *"_ivl_0", 0 0, L_0x7f9d59f25940;  1 drivers
v0x7f9d79fe7c30_0 .net "a", 0 0, L_0x7f9d59f26940;  alias, 1 drivers
v0x7f9d79fe7cd0_0 .net "b", 0 0, L_0x7f9d59f26330;  alias, 1 drivers
v0x7f9d79fe7d80_0 .net "c", 0 0, L_0x7f9d59f25ca0;  alias, 1 drivers
v0x7f9d79fe7e20_0 .net "o", 0 0, L_0x7f9d59f25e70;  alias, 1 drivers
S_0x7f9d79fe7f40 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79fe76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79fe9fd0 .functor AND 1, L_0x7f9d59f26940, L_0x7f9d59f26330, C4<1>, C4<1>;
v0x7f9d79fe8160_0 .net "a", 0 0, L_0x7f9d59f26940;  alias, 1 drivers
v0x7f9d79fe8210_0 .net "b", 0 0, L_0x7f9d59f26330;  alias, 1 drivers
v0x7f9d79fe82c0_0 .net "o", 0 0, L_0x7f9d79fe9fd0;  alias, 1 drivers
S_0x7f9d79fe83a0 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79fe76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f25ee0 .functor AND 1, L_0x7f9d59f26330, L_0x7f9d59f25ca0, C4<1>, C4<1>;
v0x7f9d79fe85d0_0 .net "a", 0 0, L_0x7f9d59f26330;  alias, 1 drivers
v0x7f9d79fe86a0_0 .net "b", 0 0, L_0x7f9d59f25ca0;  alias, 1 drivers
v0x7f9d79fe8740_0 .net "o", 0 0, L_0x7f9d59f25ee0;  alias, 1 drivers
S_0x7f9d79fe8820 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79fe76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f26050 .functor AND 1, L_0x7f9d59f25ca0, L_0x7f9d59f26940, C4<1>, C4<1>;
v0x7f9d79fe8a30_0 .net "a", 0 0, L_0x7f9d59f25ca0;  alias, 1 drivers
v0x7f9d79fe8b10_0 .net "b", 0 0, L_0x7f9d59f26940;  alias, 1 drivers
v0x7f9d79fe8bf0_0 .net "o", 0 0, L_0x7f9d59f26050;  alias, 1 drivers
S_0x7f9d79fe8ca0 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79fe76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79fe9c60 .functor OR 1, L_0x7f9d79fe9fd0, L_0x7f9d59f25ee0, C4<0>, C4<0>;
L_0x7f9d59f26240 .functor OR 1, L_0x7f9d79fe9c60, L_0x7f9d59f26050, C4<0>, C4<0>;
v0x7f9d79fe8f00_0 .net *"_ivl_0", 0 0, L_0x7f9d79fe9c60;  1 drivers
v0x7f9d79fe8fa0_0 .net "a", 0 0, L_0x7f9d79fe9fd0;  alias, 1 drivers
v0x7f9d79fe9060_0 .net "b", 0 0, L_0x7f9d59f25ee0;  alias, 1 drivers
v0x7f9d79fe9130_0 .net "c", 0 0, L_0x7f9d59f26050;  alias, 1 drivers
v0x7f9d79fe91e0_0 .net "o", 0 0, L_0x7f9d59f26240;  alias, 1 drivers
S_0x7f9d79fe98a0 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79fe7470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f26330 .functor XOR 1, L_0x7f9d59f25c00, L_0x7f9d59f263a0, C4<0>, C4<0>;
v0x7f9d79fe9ab0_0 .net "a", 0 0, L_0x7f9d59f25c00;  alias, 1 drivers
v0x7f9d79fe9b40_0 .net "b", 0 0, L_0x7f9d59f263a0;  alias, 1 drivers
v0x7f9d79fe9bd0_0 .net "o", 0 0, L_0x7f9d59f26330;  alias, 1 drivers
S_0x7f9d79fea270 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79fe7220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f26440 .functor AND 1, L_0x7f9d59f26940, L_0x7f9d59f25c00, C4<1>, C4<1>;
v0x7f9d79fea480_0 .net "a", 0 0, L_0x7f9d59f26940;  alias, 1 drivers
v0x7f9d79fea510_0 .net "b", 0 0, L_0x7f9d59f25c00;  alias, 1 drivers
v0x7f9d79fea5e0_0 .net "o", 0 0, L_0x7f9d59f26440;  alias, 1 drivers
S_0x7f9d79fea6a0 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79fe7220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f264b0 .functor OR 1, L_0x7f9d59f26940, L_0x7f9d59f25c00, C4<0>, C4<0>;
v0x7f9d79fea8d0_0 .net "a", 0 0, L_0x7f9d59f26940;  alias, 1 drivers
v0x7f9d79fea960_0 .net "b", 0 0, L_0x7f9d59f25c00;  alias, 1 drivers
v0x7f9d79feaa00_0 .net "o", 0 0, L_0x7f9d59f264b0;  alias, 1 drivers
S_0x7f9d79feaaf0 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79fe7220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fead10_0 .net "a", 0 0, L_0x7f9d59f26440;  alias, 1 drivers
v0x7f9d79feadd0_0 .net "b", 0 0, L_0x7f9d59f264b0;  alias, 1 drivers
v0x7f9d79feae80_0 .net "o", 0 0, L_0x7f9d59f26520;  alias, 1 drivers
v0x7f9d79feaf30_0 .net "s", 0 0, L_0x7f9d59f266e0;  1 drivers
L_0x7f9d59f26520 .functor MUXZ 1, L_0x7f9d59f26440, L_0x7f9d59f264b0, L_0x7f9d59f266e0, C4<>;
S_0x7f9d79feb010 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79fe7220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79feb270_0 .net "a", 0 0, L_0x7f9d59f25e70;  alias, 1 drivers
v0x7f9d79feb300_0 .net "b", 0 0, L_0x7f9d59f26520;  alias, 1 drivers
v0x7f9d79feb3b0_0 .net "o", 0 0, L_0x7f9d59f26780;  alias, 1 drivers
v0x7f9d79feb460_0 .net "s", 0 0, L_0x7f9d59f268a0;  1 drivers
L_0x7f9d59f26780 .functor MUXZ 1, L_0x7f9d59f25e70, L_0x7f9d59f26520, L_0x7f9d59f268a0, C4<>;
S_0x7f9d79febd30 .scope module, "_i2" "alu_slice" 2 54, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79ff0090_0 .net "cin", 0 0, L_0x7f9d59f19440;  1 drivers
v0x7f9d79ff0130_0 .net "cout", 0 0, L_0x7f9d59f18a00;  1 drivers
v0x7f9d79ff01d0_0 .net "i0", 0 0, L_0x7f9d59f19180;  1 drivers
v0x7f9d79ff0260_0 .net "i1", 0 0, L_0x7f9d59f192a0;  1 drivers
v0x7f9d79ff0370_0 .net "o", 0 0, L_0x7f9d59f18fc0;  1 drivers
v0x7f9d79ff0400_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79ff0590_0 .net "t_and", 0 0, L_0x7f9d59f18c80;  1 drivers
v0x7f9d79ff0660_0 .net "t_andor", 0 0, L_0x7f9d59f18d60;  1 drivers
v0x7f9d79ff06f0_0 .net "t_or", 0 0, L_0x7f9d59f18cf0;  1 drivers
v0x7f9d79ff0800_0 .net "t_sumdiff", 0 0, L_0x7f9d59f18550;  1 drivers
L_0x7f9d59f18be0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f18f20 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f190e0 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79fec000 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79febd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79fee860_0 .net "addsub", 0 0, L_0x7f9d59f18be0;  1 drivers
v0x7f9d79fee8f0_0 .net "cin", 0 0, L_0x7f9d59f19440;  alias, 1 drivers
v0x7f9d79feea00_0 .net "cout", 0 0, L_0x7f9d59f18a00;  alias, 1 drivers
v0x7f9d79feea90_0 .net "i0", 0 0, L_0x7f9d59f19180;  alias, 1 drivers
v0x7f9d79feeba0_0 .net "i1", 0 0, L_0x7f9d59f192a0;  alias, 1 drivers
v0x7f9d79feec30_0 .net "sumdiff", 0 0, L_0x7f9d59f18550;  alias, 1 drivers
v0x7f9d79feed00_0 .net "t", 0 0, L_0x7f9d59f18b70;  1 drivers
S_0x7f9d79fec250 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79fec000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79fede00_0 .net "cin", 0 0, L_0x7f9d59f19440;  alias, 1 drivers
v0x7f9d79fedea0_0 .net "cout", 0 0, L_0x7f9d59f18a00;  alias, 1 drivers
v0x7f9d79fedf40_0 .net "i0", 0 0, L_0x7f9d59f19180;  alias, 1 drivers
v0x7f9d79fedff0_0 .net "i1", 0 0, L_0x7f9d59f18b70;  alias, 1 drivers
v0x7f9d79fee080_0 .net "sum", 0 0, L_0x7f9d59f18550;  alias, 1 drivers
v0x7f9d79fee150_0 .net "t0", 0 0, L_0x7f9d79feeb20;  1 drivers
v0x7f9d79fee220_0 .net "t1", 0 0, L_0x7f9d59f18620;  1 drivers
v0x7f9d79fee2f0_0 .net "t2", 0 0, L_0x7f9d59f187b0;  1 drivers
S_0x7f9d79fec4c0 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79fec250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79f84ec0 .functor XOR 1, L_0x7f9d59f19180, L_0x7f9d59f18b70, C4<0>, C4<0>;
L_0x7f9d59f18550 .functor XOR 1, L_0x7f9d79f84ec0, L_0x7f9d59f19440, C4<0>, C4<0>;
v0x7f9d79fec700_0 .net *"_ivl_0", 0 0, L_0x7f9d79f84ec0;  1 drivers
v0x7f9d79fec7c0_0 .net "a", 0 0, L_0x7f9d59f19180;  alias, 1 drivers
v0x7f9d79fec860_0 .net "b", 0 0, L_0x7f9d59f18b70;  alias, 1 drivers
v0x7f9d79fec8f0_0 .net "c", 0 0, L_0x7f9d59f19440;  alias, 1 drivers
v0x7f9d79fec980_0 .net "o", 0 0, L_0x7f9d59f18550;  alias, 1 drivers
S_0x7f9d79feca90 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79fec250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79feeb20 .functor AND 1, L_0x7f9d59f19180, L_0x7f9d59f18b70, C4<1>, C4<1>;
v0x7f9d79feccb0_0 .net "a", 0 0, L_0x7f9d59f19180;  alias, 1 drivers
v0x7f9d79fecd60_0 .net "b", 0 0, L_0x7f9d59f18b70;  alias, 1 drivers
v0x7f9d79fece10_0 .net "o", 0 0, L_0x7f9d79feeb20;  alias, 1 drivers
S_0x7f9d79fecef0 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79fec250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f18620 .functor AND 1, L_0x7f9d59f18b70, L_0x7f9d59f19440, C4<1>, C4<1>;
v0x7f9d79fed120_0 .net "a", 0 0, L_0x7f9d59f18b70;  alias, 1 drivers
v0x7f9d79fed1f0_0 .net "b", 0 0, L_0x7f9d59f19440;  alias, 1 drivers
v0x7f9d79fed290_0 .net "o", 0 0, L_0x7f9d59f18620;  alias, 1 drivers
S_0x7f9d79fed370 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79fec250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f187b0 .functor AND 1, L_0x7f9d59f19440, L_0x7f9d59f19180, C4<1>, C4<1>;
v0x7f9d79fed580_0 .net "a", 0 0, L_0x7f9d59f19440;  alias, 1 drivers
v0x7f9d79fed660_0 .net "b", 0 0, L_0x7f9d59f19180;  alias, 1 drivers
v0x7f9d79fed740_0 .net "o", 0 0, L_0x7f9d59f187b0;  alias, 1 drivers
S_0x7f9d79fed7f0 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79fec250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79fee7b0 .functor OR 1, L_0x7f9d79feeb20, L_0x7f9d59f18620, C4<0>, C4<0>;
L_0x7f9d59f18a00 .functor OR 1, L_0x7f9d79fee7b0, L_0x7f9d59f187b0, C4<0>, C4<0>;
v0x7f9d79feda50_0 .net *"_ivl_0", 0 0, L_0x7f9d79fee7b0;  1 drivers
v0x7f9d79fedaf0_0 .net "a", 0 0, L_0x7f9d79feeb20;  alias, 1 drivers
v0x7f9d79fedbb0_0 .net "b", 0 0, L_0x7f9d59f18620;  alias, 1 drivers
v0x7f9d79fedc80_0 .net "c", 0 0, L_0x7f9d59f187b0;  alias, 1 drivers
v0x7f9d79fedd30_0 .net "o", 0 0, L_0x7f9d59f18a00;  alias, 1 drivers
S_0x7f9d79fee3f0 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79fec000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f18b70 .functor XOR 1, L_0x7f9d59f192a0, L_0x7f9d59f18be0, C4<0>, C4<0>;
v0x7f9d79fee600_0 .net "a", 0 0, L_0x7f9d59f192a0;  alias, 1 drivers
v0x7f9d79fee690_0 .net "b", 0 0, L_0x7f9d59f18be0;  alias, 1 drivers
v0x7f9d79fee720_0 .net "o", 0 0, L_0x7f9d59f18b70;  alias, 1 drivers
S_0x7f9d79feedc0 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79febd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f18c80 .functor AND 1, L_0x7f9d59f19180, L_0x7f9d59f192a0, C4<1>, C4<1>;
v0x7f9d79feefd0_0 .net "a", 0 0, L_0x7f9d59f19180;  alias, 1 drivers
v0x7f9d79fef060_0 .net "b", 0 0, L_0x7f9d59f192a0;  alias, 1 drivers
v0x7f9d79fef130_0 .net "o", 0 0, L_0x7f9d59f18c80;  alias, 1 drivers
S_0x7f9d79fef1f0 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79febd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f18cf0 .functor OR 1, L_0x7f9d59f19180, L_0x7f9d59f192a0, C4<0>, C4<0>;
v0x7f9d79fef420_0 .net "a", 0 0, L_0x7f9d59f19180;  alias, 1 drivers
v0x7f9d79fef4b0_0 .net "b", 0 0, L_0x7f9d59f192a0;  alias, 1 drivers
v0x7f9d79fef550_0 .net "o", 0 0, L_0x7f9d59f18cf0;  alias, 1 drivers
S_0x7f9d79fef640 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79febd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fef860_0 .net "a", 0 0, L_0x7f9d59f18c80;  alias, 1 drivers
v0x7f9d79fef920_0 .net "b", 0 0, L_0x7f9d59f18cf0;  alias, 1 drivers
v0x7f9d79fef9d0_0 .net "o", 0 0, L_0x7f9d59f18d60;  alias, 1 drivers
v0x7f9d79fefa80_0 .net "s", 0 0, L_0x7f9d59f18f20;  1 drivers
L_0x7f9d59f18d60 .functor MUXZ 1, L_0x7f9d59f18c80, L_0x7f9d59f18cf0, L_0x7f9d59f18f20, C4<>;
S_0x7f9d79fefb60 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79febd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79fefdc0_0 .net "a", 0 0, L_0x7f9d59f18550;  alias, 1 drivers
v0x7f9d79fefe50_0 .net "b", 0 0, L_0x7f9d59f18d60;  alias, 1 drivers
v0x7f9d79feff00_0 .net "o", 0 0, L_0x7f9d59f18fc0;  alias, 1 drivers
v0x7f9d79feffb0_0 .net "s", 0 0, L_0x7f9d59f190e0;  1 drivers
L_0x7f9d59f18fc0 .functor MUXZ 1, L_0x7f9d59f18550, L_0x7f9d59f18d60, L_0x7f9d59f190e0, C4<>;
S_0x7f9d79ff0910 .scope module, "_i3" "alu_slice" 2 55, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79ff4c20_0 .net "cin", 0 0, L_0x7f9d59f1a550;  1 drivers
v0x7f9d79ff4cc0_0 .net "cout", 0 0, L_0x7f9d59f19af0;  1 drivers
v0x7f9d79ff4d60_0 .net "i0", 0 0, L_0x7f9d59f1a2b0;  1 drivers
v0x7f9d79ff4df0_0 .net "i1", 0 0, L_0x7f9d59f1a350;  1 drivers
v0x7f9d79ff4f00_0 .net "o", 0 0, L_0x7f9d59f1a0b0;  1 drivers
v0x7f9d79ff4f90_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79ff5020_0 .net "t_and", 0 0, L_0x7f9d59f19d70;  1 drivers
v0x7f9d79ff50f0_0 .net "t_andor", 0 0, L_0x7f9d59f19e50;  1 drivers
v0x7f9d79ff51c0_0 .net "t_or", 0 0, L_0x7f9d59f19de0;  1 drivers
v0x7f9d79ff52d0_0 .net "t_sumdiff", 0 0, L_0x7f9d59f196a0;  1 drivers
L_0x7f9d59f19cd0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1a010 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1a210 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79ff0b60 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79ff0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79ff33f0_0 .net "addsub", 0 0, L_0x7f9d59f19cd0;  1 drivers
v0x7f9d79ff3480_0 .net "cin", 0 0, L_0x7f9d59f1a550;  alias, 1 drivers
v0x7f9d79ff3590_0 .net "cout", 0 0, L_0x7f9d59f19af0;  alias, 1 drivers
v0x7f9d79ff3620_0 .net "i0", 0 0, L_0x7f9d59f1a2b0;  alias, 1 drivers
v0x7f9d79ff3730_0 .net "i1", 0 0, L_0x7f9d59f1a350;  alias, 1 drivers
v0x7f9d79ff37c0_0 .net "sumdiff", 0 0, L_0x7f9d59f196a0;  alias, 1 drivers
v0x7f9d79ff3890_0 .net "t", 0 0, L_0x7f9d59f19c60;  1 drivers
S_0x7f9d79ff0db0 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79ff0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79ff2990_0 .net "cin", 0 0, L_0x7f9d59f1a550;  alias, 1 drivers
v0x7f9d79ff2a30_0 .net "cout", 0 0, L_0x7f9d59f19af0;  alias, 1 drivers
v0x7f9d79ff2ad0_0 .net "i0", 0 0, L_0x7f9d59f1a2b0;  alias, 1 drivers
v0x7f9d79ff2b80_0 .net "i1", 0 0, L_0x7f9d59f19c60;  alias, 1 drivers
v0x7f9d79ff2c10_0 .net "sum", 0 0, L_0x7f9d59f196a0;  alias, 1 drivers
v0x7f9d79ff2ce0_0 .net "t0", 0 0, L_0x7f9d79ff36b0;  1 drivers
v0x7f9d79ff2db0_0 .net "t1", 0 0, L_0x7f9d59f19710;  1 drivers
v0x7f9d79ff2e80_0 .net "t2", 0 0, L_0x7f9d59f198a0;  1 drivers
S_0x7f9d79ff1020 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79ff0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f19530 .functor XOR 1, L_0x7f9d59f1a2b0, L_0x7f9d59f19c60, C4<0>, C4<0>;
L_0x7f9d59f196a0 .functor XOR 1, L_0x7f9d59f19530, L_0x7f9d59f1a550, C4<0>, C4<0>;
v0x7f9d79ff1260_0 .net *"_ivl_0", 0 0, L_0x7f9d59f19530;  1 drivers
v0x7f9d79ff1310_0 .net "a", 0 0, L_0x7f9d59f1a2b0;  alias, 1 drivers
v0x7f9d79ff13b0_0 .net "b", 0 0, L_0x7f9d59f19c60;  alias, 1 drivers
v0x7f9d79ff1460_0 .net "c", 0 0, L_0x7f9d59f1a550;  alias, 1 drivers
v0x7f9d79ff1500_0 .net "o", 0 0, L_0x7f9d59f196a0;  alias, 1 drivers
S_0x7f9d79ff1620 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79ff0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79ff36b0 .functor AND 1, L_0x7f9d59f1a2b0, L_0x7f9d59f19c60, C4<1>, C4<1>;
v0x7f9d79ff1840_0 .net "a", 0 0, L_0x7f9d59f1a2b0;  alias, 1 drivers
v0x7f9d79ff18f0_0 .net "b", 0 0, L_0x7f9d59f19c60;  alias, 1 drivers
v0x7f9d79ff19a0_0 .net "o", 0 0, L_0x7f9d79ff36b0;  alias, 1 drivers
S_0x7f9d79ff1a80 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79ff0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f19710 .functor AND 1, L_0x7f9d59f19c60, L_0x7f9d59f1a550, C4<1>, C4<1>;
v0x7f9d79ff1cb0_0 .net "a", 0 0, L_0x7f9d59f19c60;  alias, 1 drivers
v0x7f9d79ff1d80_0 .net "b", 0 0, L_0x7f9d59f1a550;  alias, 1 drivers
v0x7f9d79ff1e20_0 .net "o", 0 0, L_0x7f9d59f19710;  alias, 1 drivers
S_0x7f9d79ff1f00 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79ff0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f198a0 .functor AND 1, L_0x7f9d59f1a550, L_0x7f9d59f1a2b0, C4<1>, C4<1>;
v0x7f9d79ff2110_0 .net "a", 0 0, L_0x7f9d59f1a550;  alias, 1 drivers
v0x7f9d79ff21f0_0 .net "b", 0 0, L_0x7f9d59f1a2b0;  alias, 1 drivers
v0x7f9d79ff22d0_0 .net "o", 0 0, L_0x7f9d59f198a0;  alias, 1 drivers
S_0x7f9d79ff2380 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79ff0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79ff3340 .functor OR 1, L_0x7f9d79ff36b0, L_0x7f9d59f19710, C4<0>, C4<0>;
L_0x7f9d59f19af0 .functor OR 1, L_0x7f9d79ff3340, L_0x7f9d59f198a0, C4<0>, C4<0>;
v0x7f9d79ff25e0_0 .net *"_ivl_0", 0 0, L_0x7f9d79ff3340;  1 drivers
v0x7f9d79ff2680_0 .net "a", 0 0, L_0x7f9d79ff36b0;  alias, 1 drivers
v0x7f9d79ff2740_0 .net "b", 0 0, L_0x7f9d59f19710;  alias, 1 drivers
v0x7f9d79ff2810_0 .net "c", 0 0, L_0x7f9d59f198a0;  alias, 1 drivers
v0x7f9d79ff28c0_0 .net "o", 0 0, L_0x7f9d59f19af0;  alias, 1 drivers
S_0x7f9d79ff2f80 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79ff0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f19c60 .functor XOR 1, L_0x7f9d59f1a350, L_0x7f9d59f19cd0, C4<0>, C4<0>;
v0x7f9d79ff3190_0 .net "a", 0 0, L_0x7f9d59f1a350;  alias, 1 drivers
v0x7f9d79ff3220_0 .net "b", 0 0, L_0x7f9d59f19cd0;  alias, 1 drivers
v0x7f9d79ff32b0_0 .net "o", 0 0, L_0x7f9d59f19c60;  alias, 1 drivers
S_0x7f9d79ff3950 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79ff0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f19d70 .functor AND 1, L_0x7f9d59f1a2b0, L_0x7f9d59f1a350, C4<1>, C4<1>;
v0x7f9d79ff3b60_0 .net "a", 0 0, L_0x7f9d59f1a2b0;  alias, 1 drivers
v0x7f9d79ff3bf0_0 .net "b", 0 0, L_0x7f9d59f1a350;  alias, 1 drivers
v0x7f9d79ff3cc0_0 .net "o", 0 0, L_0x7f9d59f19d70;  alias, 1 drivers
S_0x7f9d79ff3d80 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79ff0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f19de0 .functor OR 1, L_0x7f9d59f1a2b0, L_0x7f9d59f1a350, C4<0>, C4<0>;
v0x7f9d79ff3fb0_0 .net "a", 0 0, L_0x7f9d59f1a2b0;  alias, 1 drivers
v0x7f9d79ff4040_0 .net "b", 0 0, L_0x7f9d59f1a350;  alias, 1 drivers
v0x7f9d79ff40e0_0 .net "o", 0 0, L_0x7f9d59f19de0;  alias, 1 drivers
S_0x7f9d79ff41d0 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79ff0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79ff43f0_0 .net "a", 0 0, L_0x7f9d59f19d70;  alias, 1 drivers
v0x7f9d79ff44b0_0 .net "b", 0 0, L_0x7f9d59f19de0;  alias, 1 drivers
v0x7f9d79ff4560_0 .net "o", 0 0, L_0x7f9d59f19e50;  alias, 1 drivers
v0x7f9d79ff4610_0 .net "s", 0 0, L_0x7f9d59f1a010;  1 drivers
L_0x7f9d59f19e50 .functor MUXZ 1, L_0x7f9d59f19d70, L_0x7f9d59f19de0, L_0x7f9d59f1a010, C4<>;
S_0x7f9d79ff46f0 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79ff0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79ff4950_0 .net "a", 0 0, L_0x7f9d59f196a0;  alias, 1 drivers
v0x7f9d79ff49e0_0 .net "b", 0 0, L_0x7f9d59f19e50;  alias, 1 drivers
v0x7f9d79ff4a90_0 .net "o", 0 0, L_0x7f9d59f1a0b0;  alias, 1 drivers
v0x7f9d79ff4b40_0 .net "s", 0 0, L_0x7f9d59f1a210;  1 drivers
L_0x7f9d59f1a0b0 .functor MUXZ 1, L_0x7f9d59f196a0, L_0x7f9d59f19e50, L_0x7f9d59f1a210, C4<>;
S_0x7f9d79ff5410 .scope module, "_i4" "alu_slice" 2 56, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79ff9730_0 .net "cin", 0 0, L_0x7f9d59f1b3b0;  1 drivers
v0x7f9d79ff97d0_0 .net "cout", 0 0, L_0x7f9d59f1ab60;  1 drivers
v0x7f9d79ff9870_0 .net "i0", 0 0, L_0x7f9d59f1b100;  1 drivers
v0x7f9d79ff9900_0 .net "i1", 0 0, L_0x7f9d59f1b210;  1 drivers
v0x7f9d79ff9a10_0 .net "o", 0 0, L_0x7f9d59f15af0;  1 drivers
v0x7f9d79ff9aa0_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79ff9b30_0 .net "t_and", 0 0, L_0x7f9d59f1ade0;  1 drivers
v0x7f9d79ff9c00_0 .net "t_andor", 0 0, L_0x7f9d59f1aec0;  1 drivers
v0x7f9d79ff9cd0_0 .net "t_or", 0 0, L_0x7f9d59f1ae50;  1 drivers
v0x7f9d79ff9de0_0 .net "t_sumdiff", 0 0, L_0x7f9d59f1a6f0;  1 drivers
L_0x7f9d59f1ad40 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1b060 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f15c50 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79ff5660 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79ff5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79ff7f00_0 .net "addsub", 0 0, L_0x7f9d59f1ad40;  1 drivers
v0x7f9d79ff7f90_0 .net "cin", 0 0, L_0x7f9d59f1b3b0;  alias, 1 drivers
v0x7f9d79ff80a0_0 .net "cout", 0 0, L_0x7f9d59f1ab60;  alias, 1 drivers
v0x7f9d79ff8130_0 .net "i0", 0 0, L_0x7f9d59f1b100;  alias, 1 drivers
v0x7f9d79ff8240_0 .net "i1", 0 0, L_0x7f9d59f1b210;  alias, 1 drivers
v0x7f9d79ff82d0_0 .net "sumdiff", 0 0, L_0x7f9d59f1a6f0;  alias, 1 drivers
v0x7f9d79ff83a0_0 .net "t", 0 0, L_0x7f9d59f1acd0;  1 drivers
S_0x7f9d79ff58b0 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79ff5660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79ff74a0_0 .net "cin", 0 0, L_0x7f9d59f1b3b0;  alias, 1 drivers
v0x7f9d79ff7540_0 .net "cout", 0 0, L_0x7f9d59f1ab60;  alias, 1 drivers
v0x7f9d79ff75e0_0 .net "i0", 0 0, L_0x7f9d59f1b100;  alias, 1 drivers
v0x7f9d79ff7690_0 .net "i1", 0 0, L_0x7f9d59f1acd0;  alias, 1 drivers
v0x7f9d79ff7720_0 .net "sum", 0 0, L_0x7f9d59f1a6f0;  alias, 1 drivers
v0x7f9d79ff77f0_0 .net "t0", 0 0, L_0x7f9d79ff81c0;  1 drivers
v0x7f9d79ff78c0_0 .net "t1", 0 0, L_0x7f9d59f1a7a0;  1 drivers
v0x7f9d79ff7990_0 .net "t2", 0 0, L_0x7f9d59f1a910;  1 drivers
S_0x7f9d79ff5b20 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79ff58b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79ff4e80 .functor XOR 1, L_0x7f9d59f1b100, L_0x7f9d59f1acd0, C4<0>, C4<0>;
L_0x7f9d59f1a6f0 .functor XOR 1, L_0x7f9d79ff4e80, L_0x7f9d59f1b3b0, C4<0>, C4<0>;
v0x7f9d79ff5d60_0 .net *"_ivl_0", 0 0, L_0x7f9d79ff4e80;  1 drivers
v0x7f9d79ff5e20_0 .net "a", 0 0, L_0x7f9d59f1b100;  alias, 1 drivers
v0x7f9d79ff5ec0_0 .net "b", 0 0, L_0x7f9d59f1acd0;  alias, 1 drivers
v0x7f9d79ff5f70_0 .net "c", 0 0, L_0x7f9d59f1b3b0;  alias, 1 drivers
v0x7f9d79ff6010_0 .net "o", 0 0, L_0x7f9d59f1a6f0;  alias, 1 drivers
S_0x7f9d79ff6130 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79ff58b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79ff81c0 .functor AND 1, L_0x7f9d59f1b100, L_0x7f9d59f1acd0, C4<1>, C4<1>;
v0x7f9d79ff6350_0 .net "a", 0 0, L_0x7f9d59f1b100;  alias, 1 drivers
v0x7f9d79ff6400_0 .net "b", 0 0, L_0x7f9d59f1acd0;  alias, 1 drivers
v0x7f9d79ff64b0_0 .net "o", 0 0, L_0x7f9d79ff81c0;  alias, 1 drivers
S_0x7f9d79ff6590 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79ff58b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1a7a0 .functor AND 1, L_0x7f9d59f1acd0, L_0x7f9d59f1b3b0, C4<1>, C4<1>;
v0x7f9d79ff67c0_0 .net "a", 0 0, L_0x7f9d59f1acd0;  alias, 1 drivers
v0x7f9d79ff6890_0 .net "b", 0 0, L_0x7f9d59f1b3b0;  alias, 1 drivers
v0x7f9d79ff6930_0 .net "o", 0 0, L_0x7f9d59f1a7a0;  alias, 1 drivers
S_0x7f9d79ff6a10 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79ff58b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1a910 .functor AND 1, L_0x7f9d59f1b3b0, L_0x7f9d59f1b100, C4<1>, C4<1>;
v0x7f9d79ff6c20_0 .net "a", 0 0, L_0x7f9d59f1b3b0;  alias, 1 drivers
v0x7f9d79ff6d00_0 .net "b", 0 0, L_0x7f9d59f1b100;  alias, 1 drivers
v0x7f9d79ff6de0_0 .net "o", 0 0, L_0x7f9d59f1a910;  alias, 1 drivers
S_0x7f9d79ff6e90 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79ff58b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79ff7e50 .functor OR 1, L_0x7f9d79ff81c0, L_0x7f9d59f1a7a0, C4<0>, C4<0>;
L_0x7f9d59f1ab60 .functor OR 1, L_0x7f9d79ff7e50, L_0x7f9d59f1a910, C4<0>, C4<0>;
v0x7f9d79ff70f0_0 .net *"_ivl_0", 0 0, L_0x7f9d79ff7e50;  1 drivers
v0x7f9d79ff7190_0 .net "a", 0 0, L_0x7f9d79ff81c0;  alias, 1 drivers
v0x7f9d79ff7250_0 .net "b", 0 0, L_0x7f9d59f1a7a0;  alias, 1 drivers
v0x7f9d79ff7320_0 .net "c", 0 0, L_0x7f9d59f1a910;  alias, 1 drivers
v0x7f9d79ff73d0_0 .net "o", 0 0, L_0x7f9d59f1ab60;  alias, 1 drivers
S_0x7f9d79ff7a90 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79ff5660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1acd0 .functor XOR 1, L_0x7f9d59f1b210, L_0x7f9d59f1ad40, C4<0>, C4<0>;
v0x7f9d79ff7ca0_0 .net "a", 0 0, L_0x7f9d59f1b210;  alias, 1 drivers
v0x7f9d79ff7d30_0 .net "b", 0 0, L_0x7f9d59f1ad40;  alias, 1 drivers
v0x7f9d79ff7dc0_0 .net "o", 0 0, L_0x7f9d59f1acd0;  alias, 1 drivers
S_0x7f9d79ff8460 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79ff5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1ade0 .functor AND 1, L_0x7f9d59f1b100, L_0x7f9d59f1b210, C4<1>, C4<1>;
v0x7f9d79ff8670_0 .net "a", 0 0, L_0x7f9d59f1b100;  alias, 1 drivers
v0x7f9d79ff8700_0 .net "b", 0 0, L_0x7f9d59f1b210;  alias, 1 drivers
v0x7f9d79ff87d0_0 .net "o", 0 0, L_0x7f9d59f1ade0;  alias, 1 drivers
S_0x7f9d79ff8890 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79ff5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1ae50 .functor OR 1, L_0x7f9d59f1b100, L_0x7f9d59f1b210, C4<0>, C4<0>;
v0x7f9d79ff8ac0_0 .net "a", 0 0, L_0x7f9d59f1b100;  alias, 1 drivers
v0x7f9d79ff8b50_0 .net "b", 0 0, L_0x7f9d59f1b210;  alias, 1 drivers
v0x7f9d79ff8bf0_0 .net "o", 0 0, L_0x7f9d59f1ae50;  alias, 1 drivers
S_0x7f9d79ff8ce0 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79ff5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79ff8f00_0 .net "a", 0 0, L_0x7f9d59f1ade0;  alias, 1 drivers
v0x7f9d79ff8fc0_0 .net "b", 0 0, L_0x7f9d59f1ae50;  alias, 1 drivers
v0x7f9d79ff9070_0 .net "o", 0 0, L_0x7f9d59f1aec0;  alias, 1 drivers
v0x7f9d79ff9120_0 .net "s", 0 0, L_0x7f9d59f1b060;  1 drivers
L_0x7f9d59f1aec0 .functor MUXZ 1, L_0x7f9d59f1ade0, L_0x7f9d59f1ae50, L_0x7f9d59f1b060, C4<>;
S_0x7f9d79ff9200 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79ff5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79ff9460_0 .net "a", 0 0, L_0x7f9d59f1a6f0;  alias, 1 drivers
v0x7f9d79ff94f0_0 .net "b", 0 0, L_0x7f9d59f1aec0;  alias, 1 drivers
v0x7f9d79ff95a0_0 .net "o", 0 0, L_0x7f9d59f15af0;  alias, 1 drivers
v0x7f9d79ff9650_0 .net "s", 0 0, L_0x7f9d59f15c50;  1 drivers
L_0x7f9d59f15af0 .functor MUXZ 1, L_0x7f9d59f1a6f0, L_0x7f9d59f1aec0, L_0x7f9d59f15c50, C4<>;
S_0x7f9d79ff9f20 .scope module, "_i5" "alu_slice" 2 57, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79ffe240_0 .net "cin", 0 0, L_0x7f9d59f1c470;  1 drivers
v0x7f9d79ffe2e0_0 .net "cout", 0 0, L_0x7f9d59f1b9e0;  1 drivers
v0x7f9d79ffe380_0 .net "i0", 0 0, L_0x7f9d59f1c1a0;  1 drivers
v0x7f9d79ffe410_0 .net "i1", 0 0, L_0x7f9d59f1c240;  1 drivers
v0x7f9d79ffe520_0 .net "o", 0 0, L_0x7f9d59f1bfa0;  1 drivers
v0x7f9d79ffe5b0_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d79ffe640_0 .net "t_and", 0 0, L_0x7f9d59f1bc60;  1 drivers
v0x7f9d79ffe710_0 .net "t_andor", 0 0, L_0x7f9d59f1bd40;  1 drivers
v0x7f9d79ffe7e0_0 .net "t_or", 0 0, L_0x7f9d59f1bcd0;  1 drivers
v0x7f9d79ffe8f0_0 .net "t_sumdiff", 0 0, L_0x7f9d59f1b5d0;  1 drivers
L_0x7f9d59f1bbc0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1bf00 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1c100 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79ffa170 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79ff9f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d79ffca10_0 .net "addsub", 0 0, L_0x7f9d59f1bbc0;  1 drivers
v0x7f9d79ffcaa0_0 .net "cin", 0 0, L_0x7f9d59f1c470;  alias, 1 drivers
v0x7f9d79ffcbb0_0 .net "cout", 0 0, L_0x7f9d59f1b9e0;  alias, 1 drivers
v0x7f9d79ffcc40_0 .net "i0", 0 0, L_0x7f9d59f1c1a0;  alias, 1 drivers
v0x7f9d79ffcd50_0 .net "i1", 0 0, L_0x7f9d59f1c240;  alias, 1 drivers
v0x7f9d79ffcde0_0 .net "sumdiff", 0 0, L_0x7f9d59f1b5d0;  alias, 1 drivers
v0x7f9d79ffceb0_0 .net "t", 0 0, L_0x7f9d59f1bb50;  1 drivers
S_0x7f9d79ffa3c0 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79ffa170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d79ffbfb0_0 .net "cin", 0 0, L_0x7f9d59f1c470;  alias, 1 drivers
v0x7f9d79ffc050_0 .net "cout", 0 0, L_0x7f9d59f1b9e0;  alias, 1 drivers
v0x7f9d79ffc0f0_0 .net "i0", 0 0, L_0x7f9d59f1c1a0;  alias, 1 drivers
v0x7f9d79ffc1a0_0 .net "i1", 0 0, L_0x7f9d59f1bb50;  alias, 1 drivers
v0x7f9d79ffc230_0 .net "sum", 0 0, L_0x7f9d59f1b5d0;  alias, 1 drivers
v0x7f9d79ffc300_0 .net "t0", 0 0, L_0x7f9d79ffccd0;  1 drivers
v0x7f9d79ffc3d0_0 .net "t1", 0 0, L_0x7f9d59f1b640;  1 drivers
v0x7f9d79ffc4a0_0 .net "t2", 0 0, L_0x7f9d59f1b7b0;  1 drivers
S_0x7f9d79ffa630 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79ffa3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f1b1a0 .functor XOR 1, L_0x7f9d59f1c1a0, L_0x7f9d59f1bb50, C4<0>, C4<0>;
L_0x7f9d59f1b5d0 .functor XOR 1, L_0x7f9d59f1b1a0, L_0x7f9d59f1c470, C4<0>, C4<0>;
v0x7f9d79ffa870_0 .net *"_ivl_0", 0 0, L_0x7f9d59f1b1a0;  1 drivers
v0x7f9d79ffa930_0 .net "a", 0 0, L_0x7f9d59f1c1a0;  alias, 1 drivers
v0x7f9d79ffa9d0_0 .net "b", 0 0, L_0x7f9d59f1bb50;  alias, 1 drivers
v0x7f9d79ffaa80_0 .net "c", 0 0, L_0x7f9d59f1c470;  alias, 1 drivers
v0x7f9d79ffab20_0 .net "o", 0 0, L_0x7f9d59f1b5d0;  alias, 1 drivers
S_0x7f9d79ffac40 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79ffa3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d79ffccd0 .functor AND 1, L_0x7f9d59f1c1a0, L_0x7f9d59f1bb50, C4<1>, C4<1>;
v0x7f9d79ffae60_0 .net "a", 0 0, L_0x7f9d59f1c1a0;  alias, 1 drivers
v0x7f9d79ffaf10_0 .net "b", 0 0, L_0x7f9d59f1bb50;  alias, 1 drivers
v0x7f9d79ffafc0_0 .net "o", 0 0, L_0x7f9d79ffccd0;  alias, 1 drivers
S_0x7f9d79ffb0a0 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79ffa3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1b640 .functor AND 1, L_0x7f9d59f1bb50, L_0x7f9d59f1c470, C4<1>, C4<1>;
v0x7f9d79ffb2d0_0 .net "a", 0 0, L_0x7f9d59f1bb50;  alias, 1 drivers
v0x7f9d79ffb3a0_0 .net "b", 0 0, L_0x7f9d59f1c470;  alias, 1 drivers
v0x7f9d79ffb440_0 .net "o", 0 0, L_0x7f9d59f1b640;  alias, 1 drivers
S_0x7f9d79ffb520 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79ffa3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1b7b0 .functor AND 1, L_0x7f9d59f1c470, L_0x7f9d59f1c1a0, C4<1>, C4<1>;
v0x7f9d79ffb730_0 .net "a", 0 0, L_0x7f9d59f1c470;  alias, 1 drivers
v0x7f9d79ffb810_0 .net "b", 0 0, L_0x7f9d59f1c1a0;  alias, 1 drivers
v0x7f9d79ffb8f0_0 .net "o", 0 0, L_0x7f9d59f1b7b0;  alias, 1 drivers
S_0x7f9d79ffb9a0 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79ffa3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79ffc960 .functor OR 1, L_0x7f9d79ffccd0, L_0x7f9d59f1b640, C4<0>, C4<0>;
L_0x7f9d59f1b9e0 .functor OR 1, L_0x7f9d79ffc960, L_0x7f9d59f1b7b0, C4<0>, C4<0>;
v0x7f9d79ffbc00_0 .net *"_ivl_0", 0 0, L_0x7f9d79ffc960;  1 drivers
v0x7f9d79ffbca0_0 .net "a", 0 0, L_0x7f9d79ffccd0;  alias, 1 drivers
v0x7f9d79ffbd60_0 .net "b", 0 0, L_0x7f9d59f1b640;  alias, 1 drivers
v0x7f9d79ffbe30_0 .net "c", 0 0, L_0x7f9d59f1b7b0;  alias, 1 drivers
v0x7f9d79ffbee0_0 .net "o", 0 0, L_0x7f9d59f1b9e0;  alias, 1 drivers
S_0x7f9d79ffc5a0 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79ffa170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1bb50 .functor XOR 1, L_0x7f9d59f1c240, L_0x7f9d59f1bbc0, C4<0>, C4<0>;
v0x7f9d79ffc7b0_0 .net "a", 0 0, L_0x7f9d59f1c240;  alias, 1 drivers
v0x7f9d79ffc840_0 .net "b", 0 0, L_0x7f9d59f1bbc0;  alias, 1 drivers
v0x7f9d79ffc8d0_0 .net "o", 0 0, L_0x7f9d59f1bb50;  alias, 1 drivers
S_0x7f9d79ffcf70 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79ff9f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1bc60 .functor AND 1, L_0x7f9d59f1c1a0, L_0x7f9d59f1c240, C4<1>, C4<1>;
v0x7f9d79ffd180_0 .net "a", 0 0, L_0x7f9d59f1c1a0;  alias, 1 drivers
v0x7f9d79ffd210_0 .net "b", 0 0, L_0x7f9d59f1c240;  alias, 1 drivers
v0x7f9d79ffd2e0_0 .net "o", 0 0, L_0x7f9d59f1bc60;  alias, 1 drivers
S_0x7f9d79ffd3a0 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79ff9f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1bcd0 .functor OR 1, L_0x7f9d59f1c1a0, L_0x7f9d59f1c240, C4<0>, C4<0>;
v0x7f9d79ffd5d0_0 .net "a", 0 0, L_0x7f9d59f1c1a0;  alias, 1 drivers
v0x7f9d79ffd660_0 .net "b", 0 0, L_0x7f9d59f1c240;  alias, 1 drivers
v0x7f9d79ffd700_0 .net "o", 0 0, L_0x7f9d59f1bcd0;  alias, 1 drivers
S_0x7f9d79ffd7f0 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79ff9f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79ffda10_0 .net "a", 0 0, L_0x7f9d59f1bc60;  alias, 1 drivers
v0x7f9d79ffdad0_0 .net "b", 0 0, L_0x7f9d59f1bcd0;  alias, 1 drivers
v0x7f9d79ffdb80_0 .net "o", 0 0, L_0x7f9d59f1bd40;  alias, 1 drivers
v0x7f9d79ffdc30_0 .net "s", 0 0, L_0x7f9d59f1bf00;  1 drivers
L_0x7f9d59f1bd40 .functor MUXZ 1, L_0x7f9d59f1bc60, L_0x7f9d59f1bcd0, L_0x7f9d59f1bf00, C4<>;
S_0x7f9d79ffdd10 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79ff9f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d79ffdf70_0 .net "a", 0 0, L_0x7f9d59f1b5d0;  alias, 1 drivers
v0x7f9d79ffe000_0 .net "b", 0 0, L_0x7f9d59f1bd40;  alias, 1 drivers
v0x7f9d79ffe0b0_0 .net "o", 0 0, L_0x7f9d59f1bfa0;  alias, 1 drivers
v0x7f9d79ffe160_0 .net "s", 0 0, L_0x7f9d59f1c100;  1 drivers
L_0x7f9d59f1bfa0 .functor MUXZ 1, L_0x7f9d59f1b5d0, L_0x7f9d59f1bd40, L_0x7f9d59f1c100, C4<>;
S_0x7f9d79ffea30 .scope module, "_i6" "alu_slice" 2 58, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d59f06dd0_0 .net "cin", 0 0, L_0x7f9d59f1d6d0;  1 drivers
v0x7f9d59f06e70_0 .net "cout", 0 0, L_0x7f9d59f1ca50;  1 drivers
v0x7f9d59f06f10_0 .net "i0", 0 0, L_0x7f9d59f1d1f0;  1 drivers
v0x7f9d59f06fa0_0 .net "i1", 0 0, L_0x7f9d59f1d430;  1 drivers
v0x7f9d59f070b0_0 .net "o", 0 0, L_0x7f9d59f1cff0;  1 drivers
v0x7f9d59f07140_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d59f071d0_0 .net "t_and", 0 0, L_0x7f9d59f1ccd0;  1 drivers
v0x7f9d59f072a0_0 .net "t_andor", 0 0, L_0x7f9d59f1cdb0;  1 drivers
v0x7f9d59f07370_0 .net "t_or", 0 0, L_0x7f9d59f1cd40;  1 drivers
v0x7f9d59f07480_0 .net "t_sumdiff", 0 0, L_0x7f9d59f1b450;  1 drivers
L_0x7f9d59f1cc30 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1cf50 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1d150 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d79ffec80 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d79ffea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d59f055a0_0 .net "addsub", 0 0, L_0x7f9d59f1cc30;  1 drivers
v0x7f9d59f05630_0 .net "cin", 0 0, L_0x7f9d59f1d6d0;  alias, 1 drivers
v0x7f9d59f05740_0 .net "cout", 0 0, L_0x7f9d59f1ca50;  alias, 1 drivers
v0x7f9d59f057d0_0 .net "i0", 0 0, L_0x7f9d59f1d1f0;  alias, 1 drivers
v0x7f9d59f058e0_0 .net "i1", 0 0, L_0x7f9d59f1d430;  alias, 1 drivers
v0x7f9d59f05970_0 .net "sumdiff", 0 0, L_0x7f9d59f1b450;  alias, 1 drivers
v0x7f9d59f05a40_0 .net "t", 0 0, L_0x7f9d59f1cbc0;  1 drivers
S_0x7f9d79ffeed0 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d79ffec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d59f04b40_0 .net "cin", 0 0, L_0x7f9d59f1d6d0;  alias, 1 drivers
v0x7f9d59f04be0_0 .net "cout", 0 0, L_0x7f9d59f1ca50;  alias, 1 drivers
v0x7f9d59f04c80_0 .net "i0", 0 0, L_0x7f9d59f1d1f0;  alias, 1 drivers
v0x7f9d59f04d30_0 .net "i1", 0 0, L_0x7f9d59f1cbc0;  alias, 1 drivers
v0x7f9d59f04dc0_0 .net "sum", 0 0, L_0x7f9d59f1b450;  alias, 1 drivers
v0x7f9d59f04e90_0 .net "t0", 0 0, L_0x7f9d59f05860;  1 drivers
v0x7f9d59f04f60_0 .net "t1", 0 0, L_0x7f9d59f1c670;  1 drivers
v0x7f9d59f05030_0 .net "t2", 0 0, L_0x7f9d59f1c800;  1 drivers
S_0x7f9d79fff140 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d79ffeed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79ffe4a0 .functor XOR 1, L_0x7f9d59f1d1f0, L_0x7f9d59f1cbc0, C4<0>, C4<0>;
L_0x7f9d59f1b450 .functor XOR 1, L_0x7f9d79ffe4a0, L_0x7f9d59f1d6d0, C4<0>, C4<0>;
v0x7f9d79fff380_0 .net *"_ivl_0", 0 0, L_0x7f9d79ffe4a0;  1 drivers
v0x7f9d79fff440_0 .net "a", 0 0, L_0x7f9d59f1d1f0;  alias, 1 drivers
v0x7f9d79fff4e0_0 .net "b", 0 0, L_0x7f9d59f1cbc0;  alias, 1 drivers
v0x7f9d79fff590_0 .net "c", 0 0, L_0x7f9d59f1d6d0;  alias, 1 drivers
v0x7f9d79fff630_0 .net "o", 0 0, L_0x7f9d59f1b450;  alias, 1 drivers
S_0x7f9d79fff750 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d79ffeed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f05860 .functor AND 1, L_0x7f9d59f1d1f0, L_0x7f9d59f1cbc0, C4<1>, C4<1>;
v0x7f9d79fff970_0 .net "a", 0 0, L_0x7f9d59f1d1f0;  alias, 1 drivers
v0x7f9d79fffa20_0 .net "b", 0 0, L_0x7f9d59f1cbc0;  alias, 1 drivers
v0x7f9d79fffad0_0 .net "o", 0 0, L_0x7f9d59f05860;  alias, 1 drivers
S_0x7f9d79fffbb0 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d79ffeed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1c670 .functor AND 1, L_0x7f9d59f1cbc0, L_0x7f9d59f1d6d0, C4<1>, C4<1>;
v0x7f9d79fffde0_0 .net "a", 0 0, L_0x7f9d59f1cbc0;  alias, 1 drivers
v0x7f9d79fffeb0_0 .net "b", 0 0, L_0x7f9d59f1d6d0;  alias, 1 drivers
v0x7f9d79ffff50_0 .net "o", 0 0, L_0x7f9d59f1c670;  alias, 1 drivers
S_0x7f9d59f040b0 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d79ffeed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1c800 .functor AND 1, L_0x7f9d59f1d6d0, L_0x7f9d59f1d1f0, C4<1>, C4<1>;
v0x7f9d59f042c0_0 .net "a", 0 0, L_0x7f9d59f1d6d0;  alias, 1 drivers
v0x7f9d59f043a0_0 .net "b", 0 0, L_0x7f9d59f1d1f0;  alias, 1 drivers
v0x7f9d59f04480_0 .net "o", 0 0, L_0x7f9d59f1c800;  alias, 1 drivers
S_0x7f9d59f04530 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d79ffeed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f054f0 .functor OR 1, L_0x7f9d59f05860, L_0x7f9d59f1c670, C4<0>, C4<0>;
L_0x7f9d59f1ca50 .functor OR 1, L_0x7f9d59f054f0, L_0x7f9d59f1c800, C4<0>, C4<0>;
v0x7f9d59f04790_0 .net *"_ivl_0", 0 0, L_0x7f9d59f054f0;  1 drivers
v0x7f9d59f04830_0 .net "a", 0 0, L_0x7f9d59f05860;  alias, 1 drivers
v0x7f9d59f048f0_0 .net "b", 0 0, L_0x7f9d59f1c670;  alias, 1 drivers
v0x7f9d59f049c0_0 .net "c", 0 0, L_0x7f9d59f1c800;  alias, 1 drivers
v0x7f9d59f04a70_0 .net "o", 0 0, L_0x7f9d59f1ca50;  alias, 1 drivers
S_0x7f9d59f05130 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d79ffec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1cbc0 .functor XOR 1, L_0x7f9d59f1d430, L_0x7f9d59f1cc30, C4<0>, C4<0>;
v0x7f9d59f05340_0 .net "a", 0 0, L_0x7f9d59f1d430;  alias, 1 drivers
v0x7f9d59f053d0_0 .net "b", 0 0, L_0x7f9d59f1cc30;  alias, 1 drivers
v0x7f9d59f05460_0 .net "o", 0 0, L_0x7f9d59f1cbc0;  alias, 1 drivers
S_0x7f9d59f05b00 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d79ffea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1ccd0 .functor AND 1, L_0x7f9d59f1d1f0, L_0x7f9d59f1d430, C4<1>, C4<1>;
v0x7f9d59f05d10_0 .net "a", 0 0, L_0x7f9d59f1d1f0;  alias, 1 drivers
v0x7f9d59f05da0_0 .net "b", 0 0, L_0x7f9d59f1d430;  alias, 1 drivers
v0x7f9d59f05e70_0 .net "o", 0 0, L_0x7f9d59f1ccd0;  alias, 1 drivers
S_0x7f9d59f05f30 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d79ffea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1cd40 .functor OR 1, L_0x7f9d59f1d1f0, L_0x7f9d59f1d430, C4<0>, C4<0>;
v0x7f9d59f06160_0 .net "a", 0 0, L_0x7f9d59f1d1f0;  alias, 1 drivers
v0x7f9d59f061f0_0 .net "b", 0 0, L_0x7f9d59f1d430;  alias, 1 drivers
v0x7f9d59f06290_0 .net "o", 0 0, L_0x7f9d59f1cd40;  alias, 1 drivers
S_0x7f9d59f06380 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d79ffea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d59f065a0_0 .net "a", 0 0, L_0x7f9d59f1ccd0;  alias, 1 drivers
v0x7f9d59f06660_0 .net "b", 0 0, L_0x7f9d59f1cd40;  alias, 1 drivers
v0x7f9d59f06710_0 .net "o", 0 0, L_0x7f9d59f1cdb0;  alias, 1 drivers
v0x7f9d59f067c0_0 .net "s", 0 0, L_0x7f9d59f1cf50;  1 drivers
L_0x7f9d59f1cdb0 .functor MUXZ 1, L_0x7f9d59f1ccd0, L_0x7f9d59f1cd40, L_0x7f9d59f1cf50, C4<>;
S_0x7f9d59f068a0 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d79ffea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d59f06b00_0 .net "a", 0 0, L_0x7f9d59f1b450;  alias, 1 drivers
v0x7f9d59f06b90_0 .net "b", 0 0, L_0x7f9d59f1cdb0;  alias, 1 drivers
v0x7f9d59f06c40_0 .net "o", 0 0, L_0x7f9d59f1cff0;  alias, 1 drivers
v0x7f9d59f06cf0_0 .net "s", 0 0, L_0x7f9d59f1d150;  1 drivers
L_0x7f9d59f1cff0 .functor MUXZ 1, L_0x7f9d59f1b450, L_0x7f9d59f1cdb0, L_0x7f9d59f1d150, C4<>;
S_0x7f9d59f075c0 .scope module, "_i7" "alu_slice" 2 59, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d59f0b8e0_0 .net "cin", 0 0, L_0x7f9d59f1e620;  1 drivers
v0x7f9d59f0b980_0 .net "cout", 0 0, L_0x7f9d59f1dbc0;  1 drivers
v0x7f9d59f0ba20_0 .net "i0", 0 0, L_0x7f9d59f1e320;  1 drivers
v0x7f9d59f0bab0_0 .net "i1", 0 0, L_0x7f9d59f1e3c0;  1 drivers
v0x7f9d59f0bbc0_0 .net "o", 0 0, L_0x7f9d59f1e160;  1 drivers
v0x7f9d59f0bc50_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d59f0bce0_0 .net "t_and", 0 0, L_0x7f9d59f1de40;  1 drivers
v0x7f9d59f0bdb0_0 .net "t_andor", 0 0, L_0x7f9d59f1df20;  1 drivers
v0x7f9d59f0be80_0 .net "t_or", 0 0, L_0x7f9d59f1deb0;  1 drivers
v0x7f9d59f0bf90_0 .net "t_sumdiff", 0 0, L_0x7f9d59f07030;  1 drivers
L_0x7f9d59f1dda0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1e0c0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1e280 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d59f07810 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d59f075c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d59f0a0b0_0 .net "addsub", 0 0, L_0x7f9d59f1dda0;  1 drivers
v0x7f9d59f0a140_0 .net "cin", 0 0, L_0x7f9d59f1e620;  alias, 1 drivers
v0x7f9d59f0a250_0 .net "cout", 0 0, L_0x7f9d59f1dbc0;  alias, 1 drivers
v0x7f9d59f0a2e0_0 .net "i0", 0 0, L_0x7f9d59f1e320;  alias, 1 drivers
v0x7f9d59f0a3f0_0 .net "i1", 0 0, L_0x7f9d59f1e3c0;  alias, 1 drivers
v0x7f9d59f0a480_0 .net "sumdiff", 0 0, L_0x7f9d59f07030;  alias, 1 drivers
v0x7f9d59f0a550_0 .net "t", 0 0, L_0x7f9d59f1dd30;  1 drivers
S_0x7f9d59f07a60 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d59f07810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d59f09650_0 .net "cin", 0 0, L_0x7f9d59f1e620;  alias, 1 drivers
v0x7f9d59f096f0_0 .net "cout", 0 0, L_0x7f9d59f1dbc0;  alias, 1 drivers
v0x7f9d59f09790_0 .net "i0", 0 0, L_0x7f9d59f1e320;  alias, 1 drivers
v0x7f9d59f09840_0 .net "i1", 0 0, L_0x7f9d59f1dd30;  alias, 1 drivers
v0x7f9d59f098d0_0 .net "sum", 0 0, L_0x7f9d59f07030;  alias, 1 drivers
v0x7f9d59f099a0_0 .net "t0", 0 0, L_0x7f9d59f0a370;  1 drivers
v0x7f9d59f09a70_0 .net "t1", 0 0, L_0x7f9d59f1c3e0;  1 drivers
v0x7f9d59f09b40_0 .net "t2", 0 0, L_0x7f9d59f1d390;  1 drivers
S_0x7f9d59f07cd0 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d59f07a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79ff02f0 .functor XOR 1, L_0x7f9d59f1e320, L_0x7f9d59f1dd30, C4<0>, C4<0>;
L_0x7f9d59f07030 .functor XOR 1, L_0x7f9d79ff02f0, L_0x7f9d59f1e620, C4<0>, C4<0>;
v0x7f9d59f07f10_0 .net *"_ivl_0", 0 0, L_0x7f9d79ff02f0;  1 drivers
v0x7f9d59f07fd0_0 .net "a", 0 0, L_0x7f9d59f1e320;  alias, 1 drivers
v0x7f9d59f08070_0 .net "b", 0 0, L_0x7f9d59f1dd30;  alias, 1 drivers
v0x7f9d59f08120_0 .net "c", 0 0, L_0x7f9d59f1e620;  alias, 1 drivers
v0x7f9d59f081c0_0 .net "o", 0 0, L_0x7f9d59f07030;  alias, 1 drivers
S_0x7f9d59f082e0 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d59f07a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f0a370 .functor AND 1, L_0x7f9d59f1e320, L_0x7f9d59f1dd30, C4<1>, C4<1>;
v0x7f9d59f08500_0 .net "a", 0 0, L_0x7f9d59f1e320;  alias, 1 drivers
v0x7f9d59f085b0_0 .net "b", 0 0, L_0x7f9d59f1dd30;  alias, 1 drivers
v0x7f9d59f08660_0 .net "o", 0 0, L_0x7f9d59f0a370;  alias, 1 drivers
S_0x7f9d59f08740 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d59f07a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1c3e0 .functor AND 1, L_0x7f9d59f1dd30, L_0x7f9d59f1e620, C4<1>, C4<1>;
v0x7f9d59f08970_0 .net "a", 0 0, L_0x7f9d59f1dd30;  alias, 1 drivers
v0x7f9d59f08a40_0 .net "b", 0 0, L_0x7f9d59f1e620;  alias, 1 drivers
v0x7f9d59f08ae0_0 .net "o", 0 0, L_0x7f9d59f1c3e0;  alias, 1 drivers
S_0x7f9d59f08bc0 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d59f07a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1d390 .functor AND 1, L_0x7f9d59f1e620, L_0x7f9d59f1e320, C4<1>, C4<1>;
v0x7f9d59f08dd0_0 .net "a", 0 0, L_0x7f9d59f1e620;  alias, 1 drivers
v0x7f9d59f08eb0_0 .net "b", 0 0, L_0x7f9d59f1e320;  alias, 1 drivers
v0x7f9d59f08f90_0 .net "o", 0 0, L_0x7f9d59f1d390;  alias, 1 drivers
S_0x7f9d59f09040 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d59f07a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f0a000 .functor OR 1, L_0x7f9d59f0a370, L_0x7f9d59f1c3e0, C4<0>, C4<0>;
L_0x7f9d59f1dbc0 .functor OR 1, L_0x7f9d59f0a000, L_0x7f9d59f1d390, C4<0>, C4<0>;
v0x7f9d59f092a0_0 .net *"_ivl_0", 0 0, L_0x7f9d59f0a000;  1 drivers
v0x7f9d59f09340_0 .net "a", 0 0, L_0x7f9d59f0a370;  alias, 1 drivers
v0x7f9d59f09400_0 .net "b", 0 0, L_0x7f9d59f1c3e0;  alias, 1 drivers
v0x7f9d59f094d0_0 .net "c", 0 0, L_0x7f9d59f1d390;  alias, 1 drivers
v0x7f9d59f09580_0 .net "o", 0 0, L_0x7f9d59f1dbc0;  alias, 1 drivers
S_0x7f9d59f09c40 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d59f07810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1dd30 .functor XOR 1, L_0x7f9d59f1e3c0, L_0x7f9d59f1dda0, C4<0>, C4<0>;
v0x7f9d59f09e50_0 .net "a", 0 0, L_0x7f9d59f1e3c0;  alias, 1 drivers
v0x7f9d59f09ee0_0 .net "b", 0 0, L_0x7f9d59f1dda0;  alias, 1 drivers
v0x7f9d59f09f70_0 .net "o", 0 0, L_0x7f9d59f1dd30;  alias, 1 drivers
S_0x7f9d59f0a610 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d59f075c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1de40 .functor AND 1, L_0x7f9d59f1e320, L_0x7f9d59f1e3c0, C4<1>, C4<1>;
v0x7f9d59f0a820_0 .net "a", 0 0, L_0x7f9d59f1e320;  alias, 1 drivers
v0x7f9d59f0a8b0_0 .net "b", 0 0, L_0x7f9d59f1e3c0;  alias, 1 drivers
v0x7f9d59f0a980_0 .net "o", 0 0, L_0x7f9d59f1de40;  alias, 1 drivers
S_0x7f9d59f0aa40 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d59f075c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1deb0 .functor OR 1, L_0x7f9d59f1e320, L_0x7f9d59f1e3c0, C4<0>, C4<0>;
v0x7f9d59f0ac70_0 .net "a", 0 0, L_0x7f9d59f1e320;  alias, 1 drivers
v0x7f9d59f0ad00_0 .net "b", 0 0, L_0x7f9d59f1e3c0;  alias, 1 drivers
v0x7f9d59f0ada0_0 .net "o", 0 0, L_0x7f9d59f1deb0;  alias, 1 drivers
S_0x7f9d59f0ae90 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d59f075c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d59f0b0b0_0 .net "a", 0 0, L_0x7f9d59f1de40;  alias, 1 drivers
v0x7f9d59f0b170_0 .net "b", 0 0, L_0x7f9d59f1deb0;  alias, 1 drivers
v0x7f9d59f0b220_0 .net "o", 0 0, L_0x7f9d59f1df20;  alias, 1 drivers
v0x7f9d59f0b2d0_0 .net "s", 0 0, L_0x7f9d59f1e0c0;  1 drivers
L_0x7f9d59f1df20 .functor MUXZ 1, L_0x7f9d59f1de40, L_0x7f9d59f1deb0, L_0x7f9d59f1e0c0, C4<>;
S_0x7f9d59f0b3b0 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d59f075c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d59f0b610_0 .net "a", 0 0, L_0x7f9d59f07030;  alias, 1 drivers
v0x7f9d59f0b6a0_0 .net "b", 0 0, L_0x7f9d59f1df20;  alias, 1 drivers
v0x7f9d59f0b750_0 .net "o", 0 0, L_0x7f9d59f1e160;  alias, 1 drivers
v0x7f9d59f0b800_0 .net "s", 0 0, L_0x7f9d59f1e280;  1 drivers
L_0x7f9d59f1e160 .functor MUXZ 1, L_0x7f9d59f07030, L_0x7f9d59f1df20, L_0x7f9d59f1e280, C4<>;
S_0x7f9d59f0c0d0 .scope module, "_i8" "alu_slice" 2 60, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d59f103f0_0 .net "cin", 0 0, L_0x7f9d59f1e560;  1 drivers
v0x7f9d59f10490_0 .net "cout", 0 0, L_0x7f9d59f1ebe0;  1 drivers
v0x7f9d59f10530_0 .net "i0", 0 0, L_0x7f9d59f1f3a0;  1 drivers
v0x7f9d59f105c0_0 .net "i1", 0 0, L_0x7f9d59f1f510;  1 drivers
v0x7f9d59f106d0_0 .net "o", 0 0, L_0x7f9d59f1f1a0;  1 drivers
v0x7f9d59f10760_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d59f107f0_0 .net "t_and", 0 0, L_0x7f9d59f1ee60;  1 drivers
v0x7f9d59f108c0_0 .net "t_andor", 0 0, L_0x7f9d59f1ef40;  1 drivers
v0x7f9d59f10990_0 .net "t_or", 0 0, L_0x7f9d59f1eed0;  1 drivers
v0x7f9d59f10aa0_0 .net "t_sumdiff", 0 0, L_0x7f9d59f1d770;  1 drivers
L_0x7f9d59f1edc0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1f100 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f1f300 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d59f0c320 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d59f0c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d59f0ebc0_0 .net "addsub", 0 0, L_0x7f9d59f1edc0;  1 drivers
v0x7f9d59f0ec50_0 .net "cin", 0 0, L_0x7f9d59f1e560;  alias, 1 drivers
v0x7f9d59f0ed60_0 .net "cout", 0 0, L_0x7f9d59f1ebe0;  alias, 1 drivers
v0x7f9d59f0edf0_0 .net "i0", 0 0, L_0x7f9d59f1f3a0;  alias, 1 drivers
v0x7f9d59f0ef00_0 .net "i1", 0 0, L_0x7f9d59f1f510;  alias, 1 drivers
v0x7f9d59f0ef90_0 .net "sumdiff", 0 0, L_0x7f9d59f1d770;  alias, 1 drivers
v0x7f9d59f0f060_0 .net "t", 0 0, L_0x7f9d59f1ed50;  1 drivers
S_0x7f9d59f0c570 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d59f0c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d59f0e160_0 .net "cin", 0 0, L_0x7f9d59f1e560;  alias, 1 drivers
v0x7f9d59f0e200_0 .net "cout", 0 0, L_0x7f9d59f1ebe0;  alias, 1 drivers
v0x7f9d59f0e2a0_0 .net "i0", 0 0, L_0x7f9d59f1f3a0;  alias, 1 drivers
v0x7f9d59f0e350_0 .net "i1", 0 0, L_0x7f9d59f1ed50;  alias, 1 drivers
v0x7f9d59f0e3e0_0 .net "sum", 0 0, L_0x7f9d59f1d770;  alias, 1 drivers
v0x7f9d59f0e4b0_0 .net "t0", 0 0, L_0x7f9d59f0ee80;  1 drivers
v0x7f9d59f0e580_0 .net "t1", 0 0, L_0x7f9d59f1e820;  1 drivers
v0x7f9d59f0e650_0 .net "t2", 0 0, L_0x7f9d59f1e990;  1 drivers
S_0x7f9d59f0c7e0 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d59f0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f0bb40 .functor XOR 1, L_0x7f9d59f1f3a0, L_0x7f9d59f1ed50, C4<0>, C4<0>;
L_0x7f9d59f1d770 .functor XOR 1, L_0x7f9d59f0bb40, L_0x7f9d59f1e560, C4<0>, C4<0>;
v0x7f9d59f0ca20_0 .net *"_ivl_0", 0 0, L_0x7f9d59f0bb40;  1 drivers
v0x7f9d59f0cae0_0 .net "a", 0 0, L_0x7f9d59f1f3a0;  alias, 1 drivers
v0x7f9d59f0cb80_0 .net "b", 0 0, L_0x7f9d59f1ed50;  alias, 1 drivers
v0x7f9d59f0cc30_0 .net "c", 0 0, L_0x7f9d59f1e560;  alias, 1 drivers
v0x7f9d59f0ccd0_0 .net "o", 0 0, L_0x7f9d59f1d770;  alias, 1 drivers
S_0x7f9d59f0cdf0 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d59f0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f0ee80 .functor AND 1, L_0x7f9d59f1f3a0, L_0x7f9d59f1ed50, C4<1>, C4<1>;
v0x7f9d59f0d010_0 .net "a", 0 0, L_0x7f9d59f1f3a0;  alias, 1 drivers
v0x7f9d59f0d0c0_0 .net "b", 0 0, L_0x7f9d59f1ed50;  alias, 1 drivers
v0x7f9d59f0d170_0 .net "o", 0 0, L_0x7f9d59f0ee80;  alias, 1 drivers
S_0x7f9d59f0d250 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d59f0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1e820 .functor AND 1, L_0x7f9d59f1ed50, L_0x7f9d59f1e560, C4<1>, C4<1>;
v0x7f9d59f0d480_0 .net "a", 0 0, L_0x7f9d59f1ed50;  alias, 1 drivers
v0x7f9d59f0d550_0 .net "b", 0 0, L_0x7f9d59f1e560;  alias, 1 drivers
v0x7f9d59f0d5f0_0 .net "o", 0 0, L_0x7f9d59f1e820;  alias, 1 drivers
S_0x7f9d59f0d6d0 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d59f0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1e990 .functor AND 1, L_0x7f9d59f1e560, L_0x7f9d59f1f3a0, C4<1>, C4<1>;
v0x7f9d59f0d8e0_0 .net "a", 0 0, L_0x7f9d59f1e560;  alias, 1 drivers
v0x7f9d59f0d9c0_0 .net "b", 0 0, L_0x7f9d59f1f3a0;  alias, 1 drivers
v0x7f9d59f0daa0_0 .net "o", 0 0, L_0x7f9d59f1e990;  alias, 1 drivers
S_0x7f9d59f0db50 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d59f0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f0eb10 .functor OR 1, L_0x7f9d59f0ee80, L_0x7f9d59f1e820, C4<0>, C4<0>;
L_0x7f9d59f1ebe0 .functor OR 1, L_0x7f9d59f0eb10, L_0x7f9d59f1e990, C4<0>, C4<0>;
v0x7f9d59f0ddb0_0 .net *"_ivl_0", 0 0, L_0x7f9d59f0eb10;  1 drivers
v0x7f9d59f0de50_0 .net "a", 0 0, L_0x7f9d59f0ee80;  alias, 1 drivers
v0x7f9d59f0df10_0 .net "b", 0 0, L_0x7f9d59f1e820;  alias, 1 drivers
v0x7f9d59f0dfe0_0 .net "c", 0 0, L_0x7f9d59f1e990;  alias, 1 drivers
v0x7f9d59f0e090_0 .net "o", 0 0, L_0x7f9d59f1ebe0;  alias, 1 drivers
S_0x7f9d59f0e750 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d59f0c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1ed50 .functor XOR 1, L_0x7f9d59f1f510, L_0x7f9d59f1edc0, C4<0>, C4<0>;
v0x7f9d59f0e960_0 .net "a", 0 0, L_0x7f9d59f1f510;  alias, 1 drivers
v0x7f9d59f0e9f0_0 .net "b", 0 0, L_0x7f9d59f1edc0;  alias, 1 drivers
v0x7f9d59f0ea80_0 .net "o", 0 0, L_0x7f9d59f1ed50;  alias, 1 drivers
S_0x7f9d59f0f120 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d59f0c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1ee60 .functor AND 1, L_0x7f9d59f1f3a0, L_0x7f9d59f1f510, C4<1>, C4<1>;
v0x7f9d59f0f330_0 .net "a", 0 0, L_0x7f9d59f1f3a0;  alias, 1 drivers
v0x7f9d59f0f3c0_0 .net "b", 0 0, L_0x7f9d59f1f510;  alias, 1 drivers
v0x7f9d59f0f490_0 .net "o", 0 0, L_0x7f9d59f1ee60;  alias, 1 drivers
S_0x7f9d59f0f550 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d59f0c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1eed0 .functor OR 1, L_0x7f9d59f1f3a0, L_0x7f9d59f1f510, C4<0>, C4<0>;
v0x7f9d59f0f780_0 .net "a", 0 0, L_0x7f9d59f1f3a0;  alias, 1 drivers
v0x7f9d59f0f810_0 .net "b", 0 0, L_0x7f9d59f1f510;  alias, 1 drivers
v0x7f9d59f0f8b0_0 .net "o", 0 0, L_0x7f9d59f1eed0;  alias, 1 drivers
S_0x7f9d59f0f9a0 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d59f0c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d59f0fbc0_0 .net "a", 0 0, L_0x7f9d59f1ee60;  alias, 1 drivers
v0x7f9d59f0fc80_0 .net "b", 0 0, L_0x7f9d59f1eed0;  alias, 1 drivers
v0x7f9d59f0fd30_0 .net "o", 0 0, L_0x7f9d59f1ef40;  alias, 1 drivers
v0x7f9d59f0fde0_0 .net "s", 0 0, L_0x7f9d59f1f100;  1 drivers
L_0x7f9d59f1ef40 .functor MUXZ 1, L_0x7f9d59f1ee60, L_0x7f9d59f1eed0, L_0x7f9d59f1f100, C4<>;
S_0x7f9d59f0fec0 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d59f0c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d59f10120_0 .net "a", 0 0, L_0x7f9d59f1d770;  alias, 1 drivers
v0x7f9d59f101b0_0 .net "b", 0 0, L_0x7f9d59f1ef40;  alias, 1 drivers
v0x7f9d59f10260_0 .net "o", 0 0, L_0x7f9d59f1f1a0;  alias, 1 drivers
v0x7f9d59f10310_0 .net "s", 0 0, L_0x7f9d59f1f300;  1 drivers
L_0x7f9d59f1f1a0 .functor MUXZ 1, L_0x7f9d59f1d770, L_0x7f9d59f1ef40, L_0x7f9d59f1f300, C4<>;
S_0x7f9d59f10be0 .scope module, "_i9" "alu_slice" 2 61, 2 40 0, S_0x7f9d79facac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "o";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d59f14f00_0 .net "cin", 0 0, L_0x7f9d59f207b0;  1 drivers
v0x7f9d59f14fa0_0 .net "cout", 0 0, L_0x7f9d59f1fce0;  1 drivers
v0x7f9d59f15040_0 .net "i0", 0 0, L_0x7f9d59f20480;  1 drivers
v0x7f9d59f150d0_0 .net "i1", 0 0, L_0x7f9d59f20520;  1 drivers
v0x7f9d59f151e0_0 .net "o", 0 0, L_0x7f9d59f20280;  1 drivers
v0x7f9d59f15270_0 .net "op", 1 0, v0x7f9d59f16070_0;  alias, 1 drivers
v0x7f9d59f15300_0 .net "t_and", 0 0, L_0x7f9d59f1ff60;  1 drivers
v0x7f9d59f153d0_0 .net "t_andor", 0 0, L_0x7f9d59f20040;  1 drivers
v0x7f9d59f154a0_0 .net "t_or", 0 0, L_0x7f9d59f1ffd0;  1 drivers
v0x7f9d59f155b0_0 .net "t_sumdiff", 0 0, L_0x7f9d59f10650;  1 drivers
L_0x7f9d59f1fec0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f201e0 .part v0x7f9d59f16070_0, 0, 1;
L_0x7f9d59f203e0 .part v0x7f9d59f16070_0, 1, 1;
S_0x7f9d59f10e30 .scope module, "_i0" "addsub" 2 42, 2 34 0, S_0x7f9d59f10be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
v0x7f9d59f136d0_0 .net "addsub", 0 0, L_0x7f9d59f1fec0;  1 drivers
v0x7f9d59f13760_0 .net "cin", 0 0, L_0x7f9d59f207b0;  alias, 1 drivers
v0x7f9d59f13870_0 .net "cout", 0 0, L_0x7f9d59f1fce0;  alias, 1 drivers
v0x7f9d59f13900_0 .net "i0", 0 0, L_0x7f9d59f20480;  alias, 1 drivers
v0x7f9d59f13a10_0 .net "i1", 0 0, L_0x7f9d59f20520;  alias, 1 drivers
v0x7f9d59f13aa0_0 .net "sumdiff", 0 0, L_0x7f9d59f10650;  alias, 1 drivers
v0x7f9d59f13b70_0 .net "t", 0 0, L_0x7f9d59f1fe50;  1 drivers
S_0x7f9d59f11080 .scope module, "_i0" "fa" 2 36, 2 25 0, S_0x7f9d59f10e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7f9d59f12c70_0 .net "cin", 0 0, L_0x7f9d59f207b0;  alias, 1 drivers
v0x7f9d59f12d10_0 .net "cout", 0 0, L_0x7f9d59f1fce0;  alias, 1 drivers
v0x7f9d59f12db0_0 .net "i0", 0 0, L_0x7f9d59f20480;  alias, 1 drivers
v0x7f9d59f12e60_0 .net "i1", 0 0, L_0x7f9d59f1fe50;  alias, 1 drivers
v0x7f9d59f12ef0_0 .net "sum", 0 0, L_0x7f9d59f10650;  alias, 1 drivers
v0x7f9d59f12fc0_0 .net "t0", 0 0, L_0x7f9d59f13990;  1 drivers
v0x7f9d59f13090_0 .net "t1", 0 0, L_0x7f9d59f1f480;  1 drivers
v0x7f9d59f13160_0 .net "t2", 0 0, L_0x7f9d59f1fa90;  1 drivers
S_0x7f9d59f112f0 .scope module, "_i0" "xor_3" 2 27, 2 17 0, S_0x7f9d59f11080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d79ff9990 .functor XOR 1, L_0x7f9d59f20480, L_0x7f9d59f1fe50, C4<0>, C4<0>;
L_0x7f9d59f10650 .functor XOR 1, L_0x7f9d79ff9990, L_0x7f9d59f207b0, C4<0>, C4<0>;
v0x7f9d59f11530_0 .net *"_ivl_0", 0 0, L_0x7f9d79ff9990;  1 drivers
v0x7f9d59f115f0_0 .net "a", 0 0, L_0x7f9d59f20480;  alias, 1 drivers
v0x7f9d59f11690_0 .net "b", 0 0, L_0x7f9d59f1fe50;  alias, 1 drivers
v0x7f9d59f11740_0 .net "c", 0 0, L_0x7f9d59f207b0;  alias, 1 drivers
v0x7f9d59f117e0_0 .net "o", 0 0, L_0x7f9d59f10650;  alias, 1 drivers
S_0x7f9d59f11900 .scope module, "_i1" "and_2" 2 28, 2 9 0, S_0x7f9d59f11080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f13990 .functor AND 1, L_0x7f9d59f20480, L_0x7f9d59f1fe50, C4<1>, C4<1>;
v0x7f9d59f11b20_0 .net "a", 0 0, L_0x7f9d59f20480;  alias, 1 drivers
v0x7f9d59f11bd0_0 .net "b", 0 0, L_0x7f9d59f1fe50;  alias, 1 drivers
v0x7f9d59f11c80_0 .net "o", 0 0, L_0x7f9d59f13990;  alias, 1 drivers
S_0x7f9d59f11d60 .scope module, "_i2" "and_2" 2 29, 2 9 0, S_0x7f9d59f11080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1f480 .functor AND 1, L_0x7f9d59f1fe50, L_0x7f9d59f207b0, C4<1>, C4<1>;
v0x7f9d59f11f90_0 .net "a", 0 0, L_0x7f9d59f1fe50;  alias, 1 drivers
v0x7f9d59f12060_0 .net "b", 0 0, L_0x7f9d59f207b0;  alias, 1 drivers
v0x7f9d59f12100_0 .net "o", 0 0, L_0x7f9d59f1f480;  alias, 1 drivers
S_0x7f9d59f121e0 .scope module, "_i3" "and_2" 2 30, 2 9 0, S_0x7f9d59f11080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1fa90 .functor AND 1, L_0x7f9d59f207b0, L_0x7f9d59f20480, C4<1>, C4<1>;
v0x7f9d59f123f0_0 .net "a", 0 0, L_0x7f9d59f207b0;  alias, 1 drivers
v0x7f9d59f124d0_0 .net "b", 0 0, L_0x7f9d59f20480;  alias, 1 drivers
v0x7f9d59f125b0_0 .net "o", 0 0, L_0x7f9d59f1fa90;  alias, 1 drivers
S_0x7f9d59f12660 .scope module, "_i4" "or_3" 2 31, 2 21 0, S_0x7f9d59f11080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o";
L_0x7f9d59f13620 .functor OR 1, L_0x7f9d59f13990, L_0x7f9d59f1f480, C4<0>, C4<0>;
L_0x7f9d59f1fce0 .functor OR 1, L_0x7f9d59f13620, L_0x7f9d59f1fa90, C4<0>, C4<0>;
v0x7f9d59f128c0_0 .net *"_ivl_0", 0 0, L_0x7f9d59f13620;  1 drivers
v0x7f9d59f12960_0 .net "a", 0 0, L_0x7f9d59f13990;  alias, 1 drivers
v0x7f9d59f12a20_0 .net "b", 0 0, L_0x7f9d59f1f480;  alias, 1 drivers
v0x7f9d59f12af0_0 .net "c", 0 0, L_0x7f9d59f1fa90;  alias, 1 drivers
v0x7f9d59f12ba0_0 .net "o", 0 0, L_0x7f9d59f1fce0;  alias, 1 drivers
S_0x7f9d59f13260 .scope module, "_i1" "xor_2" 2 37, 2 1 0, S_0x7f9d59f10e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1fe50 .functor XOR 1, L_0x7f9d59f20520, L_0x7f9d59f1fec0, C4<0>, C4<0>;
v0x7f9d59f13470_0 .net "a", 0 0, L_0x7f9d59f20520;  alias, 1 drivers
v0x7f9d59f13500_0 .net "b", 0 0, L_0x7f9d59f1fec0;  alias, 1 drivers
v0x7f9d59f13590_0 .net "o", 0 0, L_0x7f9d59f1fe50;  alias, 1 drivers
S_0x7f9d59f13c30 .scope module, "_i1" "and_2" 2 43, 2 9 0, S_0x7f9d59f10be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1ff60 .functor AND 1, L_0x7f9d59f20480, L_0x7f9d59f20520, C4<1>, C4<1>;
v0x7f9d59f13e40_0 .net "a", 0 0, L_0x7f9d59f20480;  alias, 1 drivers
v0x7f9d59f13ed0_0 .net "b", 0 0, L_0x7f9d59f20520;  alias, 1 drivers
v0x7f9d59f13fa0_0 .net "o", 0 0, L_0x7f9d59f1ff60;  alias, 1 drivers
S_0x7f9d59f14060 .scope module, "_i2" "or_2" 2 44, 2 13 0, S_0x7f9d59f10be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x7f9d59f1ffd0 .functor OR 1, L_0x7f9d59f20480, L_0x7f9d59f20520, C4<0>, C4<0>;
v0x7f9d59f14290_0 .net "a", 0 0, L_0x7f9d59f20480;  alias, 1 drivers
v0x7f9d59f14320_0 .net "b", 0 0, L_0x7f9d59f20520;  alias, 1 drivers
v0x7f9d59f143c0_0 .net "o", 0 0, L_0x7f9d59f1ffd0;  alias, 1 drivers
S_0x7f9d59f144b0 .scope module, "_i3" "mux21" 2 45, 2 5 0, S_0x7f9d59f10be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d59f146d0_0 .net "a", 0 0, L_0x7f9d59f1ff60;  alias, 1 drivers
v0x7f9d59f14790_0 .net "b", 0 0, L_0x7f9d59f1ffd0;  alias, 1 drivers
v0x7f9d59f14840_0 .net "o", 0 0, L_0x7f9d59f20040;  alias, 1 drivers
v0x7f9d59f148f0_0 .net "s", 0 0, L_0x7f9d59f201e0;  1 drivers
L_0x7f9d59f20040 .functor MUXZ 1, L_0x7f9d59f1ff60, L_0x7f9d59f1ffd0, L_0x7f9d59f201e0, C4<>;
S_0x7f9d59f149d0 .scope module, "_i4" "mux21" 2 46, 2 5 0, S_0x7f9d59f10be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "o";
v0x7f9d59f14c30_0 .net "a", 0 0, L_0x7f9d59f10650;  alias, 1 drivers
v0x7f9d59f14cc0_0 .net "b", 0 0, L_0x7f9d59f20040;  alias, 1 drivers
v0x7f9d59f14d70_0 .net "o", 0 0, L_0x7f9d59f20280;  alias, 1 drivers
v0x7f9d59f14e20_0 .net "s", 0 0, L_0x7f9d59f203e0;  1 drivers
L_0x7f9d59f20280 .functor MUXZ 1, L_0x7f9d59f10650, L_0x7f9d59f20040, L_0x7f9d59f203e0, C4<>;
    .scope S_0x7f9d79fb1920;
T_0 ;
    %vpi_call 2 79 "$dumpfile", "tb_alu.vcd" {0 0 0};
    %vpi_call 2 79 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9d79fb1920 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f9d79fb1920;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d59f16100_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d59f16100_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7f9d79fb1920;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d59f15cf0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f9d79fb1920;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x7f9d59f15cf0_0;
    %inv;
    %store/vec4 v0x7f9d59f15cf0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9d79fb1920;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 43605, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 21930, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 32767, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 43605, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 21930, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 32767, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 43605, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 21930, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 32767, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 43605, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 21930, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %pushi/vec4 32767, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d59f16190, 4, 5;
    %end;
    .thread T_4;
    .scope S_0x7f9d79fb1920;
T_5 ;
    %pushi/vec4 0, 0, 34;
    %split/vec4 16;
    %store/vec4 v0x7f9d59f15f30_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x7f9d59f15ea0_0, 0, 16;
    %store/vec4 v0x7f9d59f16070_0, 0, 2;
    %end;
    .thread T_5;
    .scope S_0x7f9d79fb1920;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d59f15e10_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7f9d59f15e10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v0x7f9d59f15e10_0;
    %load/vec4a v0x7f9d59f16190, 4;
    %split/vec4 16;
    %store/vec4 v0x7f9d59f15f30_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0x7f9d59f15ea0_0, 0, 16;
    %store/vec4 v0x7f9d59f16070_0, 0, 2;
    %load/vec4 v0x7f9d59f15e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d59f15e10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu1.v";
