Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "oneCold.v" in library work
Compiling verilog file "mux4_1.v" in library work
Module <oneCold> compiled
Compiling verilog file "GTV_module.v" in library work
Module <mux4_1> compiled
Compiling verilog file "contador09_seg.v" in library work
Module <GTV_module> compiled
Compiling verilog file "contador09_min.v" in library work
Module <contador09_seg> compiled
Compiling verilog file "contador09.v" in library work
Module <contador09_min> compiled
Compiling verilog file "contador05.v" in library work
Module <contador09> compiled
Compiling verilog file "binarioHexadecimalVGRL.v" in library work
Module <contador05> compiled
Compiling verilog file "top.v" in library work
Module <binarioHexadecimalVGRL> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <GTV_module> in library <work>.

Analyzing hierarchy for module <contador09> in library <work>.

Analyzing hierarchy for module <contador09_seg> in library <work>.

Analyzing hierarchy for module <contador05> in library <work>.

Analyzing hierarchy for module <contador09_min> in library <work>.

Analyzing hierarchy for module <mux4_1> in library <work>.

Analyzing hierarchy for module <oneCold> in library <work>.

Analyzing hierarchy for module <binarioHexadecimalVGRL> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <GTV_module> in library <work>.
Module <GTV_module> is correct for synthesis.
 
Analyzing module <contador09> in library <work>.
WARNING:Xst:1467 - "contador09.v" line 67: Reset or set value is not constant in <ClkRedu>. It could involve simulation mismatches
WARNING:Xst:1467 - "contador09.v" line 67: Reset or set value is not constant in <ClkRedu>. It could involve simulation mismatches
WARNING:Xst:1467 - "contador09.v" line 59: Reset or set value is not constant in <conteo>. It could involve simulation mismatches
Module <contador09> is correct for synthesis.
 
Analyzing module <contador09_seg> in library <work>.
WARNING:Xst:1467 - "contador09_seg.v" line 67: Reset or set value is not constant in <ClkRedu>. It could involve simulation mismatches
WARNING:Xst:1467 - "contador09_seg.v" line 67: Reset or set value is not constant in <ClkRedu>. It could involve simulation mismatches
WARNING:Xst:1467 - "contador09_seg.v" line 59: Reset or set value is not constant in <conteo>. It could involve simulation mismatches
Module <contador09_seg> is correct for synthesis.
 
Analyzing module <contador05> in library <work>.
WARNING:Xst:1467 - "contador05.v" line 63: Reset or set value is not constant in <ClkRedu>. It could involve simulation mismatches
WARNING:Xst:1467 - "contador05.v" line 63: Reset or set value is not constant in <ClkRedu>. It could involve simulation mismatches
WARNING:Xst:1467 - "contador05.v" line 55: Reset or set value is not constant in <conteo>. It could involve simulation mismatches
Module <contador05> is correct for synthesis.
 
Analyzing module <contador09_min> in library <work>.
WARNING:Xst:1467 - "contador09_min.v" line 67: Reset or set value is not constant in <ClkRedu>. It could involve simulation mismatches
WARNING:Xst:1467 - "contador09_min.v" line 67: Reset or set value is not constant in <ClkRedu>. It could involve simulation mismatches
WARNING:Xst:1467 - "contador09_min.v" line 59: Reset or set value is not constant in <conteo>. It could involve simulation mismatches
Module <contador09_min> is correct for synthesis.
 
Analyzing module <mux4_1> in library <work>.
Module <mux4_1> is correct for synthesis.
 
Analyzing module <oneCold> in library <work>.
Module <oneCold> is correct for synthesis.
 
Analyzing module <binarioHexadecimalVGRL> in library <work>.
Module <binarioHexadecimalVGRL> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <GTV_module>.
    Related source file is "GTV_module.v".
    Found 2-bit up counter for signal <contadorGTV>.
    Found 25-bit up counter for signal <conteo>.
    Summary:
	inferred   2 Counter(s).
Unit <GTV_module> synthesized.


Synthesizing Unit <contador09>.
    Related source file is "contador09.v".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 10                                             |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | ClkRedu                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ClkRedu>.
    Found 25-bit up counter for signal <conteo>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contador09> synthesized.


Synthesizing Unit <contador09_seg>.
    Related source file is "contador09_seg.v".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 10                                             |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | ClkRedu                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ClkRedu>.
    Found 25-bit up counter for signal <conteo>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contador09_seg> synthesized.


Synthesizing Unit <contador05>.
    Related source file is "contador05.v".
    Found finite state machine <FSM_2> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | ClkRedu                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ClkRedu>.
    Found 28-bit up counter for signal <conteo>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contador05> synthesized.


Synthesizing Unit <contador09_min>.
    Related source file is "contador09_min.v".
    Found finite state machine <FSM_3> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 10                                             |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | ClkRedu                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ClkRedu>.
    Found 31-bit up counter for signal <conteo>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contador09_min> synthesized.


Synthesizing Unit <mux4_1>.
    Related source file is "mux4_1.v".
    Found 4-bit 4-to-1 multiplexer for signal <muxResult>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux4_1> synthesized.


Synthesizing Unit <oneCold>.
    Related source file is "oneCold.v".
    Found 1-of-4 decoder for signal <T>.
    Summary:
	inferred   1 Decoder(s).
Unit <oneCold> synthesized.


Synthesizing Unit <binarioHexadecimalVGRL>.
    Related source file is "binarioHexadecimalVGRL.v".
Unit <binarioHexadecimalVGRL> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 2-bit up counter                                      : 1
 25-bit up counter                                     : 3
 28-bit up counter                                     : 1
 31-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 4
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <minutos/estado/FSM> on signal <estado[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0010000000
 1000  | 0100000000
 1001  | 1000000000
---------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <decenasMinutos/estado/FSM> on signal <estado[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000001
 0001  | 000010
 0010  | 000100
 0011  | 001000
 0100  | 010000
 0101  | 100000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <segundos/estado/FSM> on signal <estado[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0010000000
 1000  | 0100000000
 1001  | 1000000000
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <decimasSegundo/estado/FSM> on signal <estado[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0010000000
 1000  | 0100000000
 1001  | 1000000000
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Counters                                             : 6
 2-bit up counter                                      : 1
 25-bit up counter                                     : 3
 28-bit up counter                                     : 1
 31-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 176
 Flip-Flops                                            : 176

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 632
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 130
#      LUT2                        : 119
#      LUT3                        : 11
#      LUT4                        : 51
#      MUXCY                       : 165
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 134
# FlipFlops/Latches                : 176
#      FDC                         : 32
#      FDCE                        : 109
#      FDE                         : 6
#      FDP                         : 4
#      FDR                         : 25
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 2
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      183  out of    960    19%  
 Number of Slice Flip Flops:            176  out of   1920     9%  
 Number of 4 input LUTs:                324  out of   1920    16%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of     83    43%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
clk                                | BUFGP                                | 140   |
decenasMinutos/ClkRedu             | NONE(decenasMinutos/estado_FSM_FFd1) | 6     |
minutos/ClkRedu                    | NONE(minutos/estado_FSM_FFd10)       | 10    |
segundos/ClkRedu                   | NONE(segundos/estado_FSM_FFd10)      | 10    |
decimasSegundo/ClkRedu             | NONE(decimasSegundo/estado_FSM_FFd10)| 10    |
-----------------------------------+--------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 145   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.509ns (Maximum Frequency: 181.523MHz)
   Minimum input arrival time before clock: 3.833ns
   Maximum output required time after clock: 8.327ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.509ns (frequency: 181.523MHz)
  Total number of paths / destination ports: 5663 / 171
-------------------------------------------------------------------------
Delay:               5.509ns (Levels of Logic = 32)
  Source:            minutos/conteo_29 (FF)
  Destination:       minutos/conteo_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: minutos/conteo_29 to minutos/conteo_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.532  minutos/conteo_29 (minutos/conteo_29)
     LUT1:I0->O            1   0.612   0.000  minutos/Mcount_conteo_cy<1>_rt (minutos/Mcount_conteo_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  minutos/Mcount_conteo_cy<1> (minutos/Mcount_conteo_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<2> (minutos/Mcount_conteo_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<3> (minutos/Mcount_conteo_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<4> (minutos/Mcount_conteo_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<5> (minutos/Mcount_conteo_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<6> (minutos/Mcount_conteo_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<7> (minutos/Mcount_conteo_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<8> (minutos/Mcount_conteo_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<9> (minutos/Mcount_conteo_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<10> (minutos/Mcount_conteo_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<11> (minutos/Mcount_conteo_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<12> (minutos/Mcount_conteo_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<13> (minutos/Mcount_conteo_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<14> (minutos/Mcount_conteo_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<15> (minutos/Mcount_conteo_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<16> (minutos/Mcount_conteo_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<17> (minutos/Mcount_conteo_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<18> (minutos/Mcount_conteo_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<19> (minutos/Mcount_conteo_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<20> (minutos/Mcount_conteo_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<21> (minutos/Mcount_conteo_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<22> (minutos/Mcount_conteo_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<23> (minutos/Mcount_conteo_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<24> (minutos/Mcount_conteo_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<25> (minutos/Mcount_conteo_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<26> (minutos/Mcount_conteo_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<27> (minutos/Mcount_conteo_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  minutos/Mcount_conteo_cy<28> (minutos/Mcount_conteo_cy<28>)
     MUXCY:CI->O           0   0.052   0.000  minutos/Mcount_conteo_cy<29> (minutos/Mcount_conteo_cy<29>)
     XORCY:CI->O           1   0.699   0.426  minutos/Mcount_conteo_xor<30> (Result<30>)
     LUT2:I1->O            1   0.612   0.000  minutos/Mcount_conteo_eqn_301 (minutos/Mcount_conteo_eqn_30)
     FDCE:D                    0.268          minutos/conteo_0
    ----------------------------------------
    Total                      5.509ns (4.551ns logic, 0.958ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decenasMinutos/ClkRedu'
  Clock period: 1.281ns (frequency: 780.671MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 0)
  Source:            decenasMinutos/estado_FSM_FFd3 (FF)
  Destination:       decenasMinutos/estado_FSM_FFd2 (FF)
  Source Clock:      decenasMinutos/ClkRedu rising
  Destination Clock: decenasMinutos/ClkRedu rising

  Data Path: decenasMinutos/estado_FSM_FFd3 to decenasMinutos/estado_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  decenasMinutos/estado_FSM_FFd3 (decenasMinutos/estado_FSM_FFd3)
     FDC:D                     0.268          decenasMinutos/estado_FSM_FFd2
    ----------------------------------------
    Total                      1.281ns (0.782ns logic, 0.499ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'minutos/ClkRedu'
  Clock period: 1.281ns (frequency: 780.671MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 0)
  Source:            minutos/estado_FSM_FFd1 (FF)
  Destination:       minutos/estado_FSM_FFd10 (FF)
  Source Clock:      minutos/ClkRedu rising
  Destination Clock: minutos/ClkRedu rising

  Data Path: minutos/estado_FSM_FFd1 to minutos/estado_FSM_FFd10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  minutos/estado_FSM_FFd1 (minutos/estado_FSM_FFd1)
     FDP:D                     0.268          minutos/estado_FSM_FFd10
    ----------------------------------------
    Total                      1.281ns (0.782ns logic, 0.499ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'segundos/ClkRedu'
  Clock period: 1.281ns (frequency: 780.671MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 0)
  Source:            segundos/estado_FSM_FFd3 (FF)
  Destination:       segundos/estado_FSM_FFd2 (FF)
  Source Clock:      segundos/ClkRedu rising
  Destination Clock: segundos/ClkRedu rising

  Data Path: segundos/estado_FSM_FFd3 to segundos/estado_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  segundos/estado_FSM_FFd3 (segundos/estado_FSM_FFd3)
     FDC:D                     0.268          segundos/estado_FSM_FFd2
    ----------------------------------------
    Total                      1.281ns (0.782ns logic, 0.499ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decimasSegundo/ClkRedu'
  Clock period: 1.281ns (frequency: 780.671MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 0)
  Source:            decimasSegundo/estado_FSM_FFd1 (FF)
  Destination:       decimasSegundo/estado_FSM_FFd10 (FF)
  Source Clock:      decimasSegundo/ClkRedu rising
  Destination Clock: decimasSegundo/ClkRedu rising

  Data Path: decimasSegundo/estado_FSM_FFd1 to decimasSegundo/estado_FSM_FFd10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  decimasSegundo/estado_FSM_FFd1 (decimasSegundo/estado_FSM_FFd1)
     FDP:D                     0.268          decimasSegundo/estado_FSM_FFd10
    ----------------------------------------
    Total                      1.281ns (0.782ns logic, 0.499ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 117 / 113
-------------------------------------------------------------------------
Offset:              3.833ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       decimasSegundo/conteo_24 (FF)
  Destination Clock: clk rising

  Data Path: enable to decimasSegundo/conteo_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.538  enable_IBUF (enable_IBUF)
     INV:I->O            109   0.612   1.094  enable_inv1_INV_0 (enable_inv)
     FDCE:CE                   0.483          decimasSegundo/conteo_24
    ----------------------------------------
    Total                      3.833ns (2.201ns logic, 1.632ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 106 / 17
-------------------------------------------------------------------------
Offset:              7.339ns (Levels of Logic = 4)
  Source:            GTVcode/contadorGTV_0 (FF)
  Destination:       sa (PAD)
  Source Clock:      clk rising

  Data Path: GTVcode/contadorGTV_0 to sa
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.514   1.002  GTVcode/contadorGTV_0 (GTVcode/contadorGTV_0)
     LUT3:I0->O            1   0.612   0.000  mux4_1_forOneCold/Mmux_muxResult_3 (mux4_1_forOneCold/Mmux_muxResult_3)
     MUXF5:I1->O           8   0.278   0.795  mux4_1_forOneCold/Mmux_muxResult_2_f5 (printMux_0_OBUF)
     LUT4:I0->O            1   0.612   0.357  decoder/f1 (sf_OBUF)
     OBUF:I->O                 3.169          sf_OBUF (sf)
    ----------------------------------------
    Total                      7.339ns (5.185ns logic, 2.154ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'decimasSegundo/ClkRedu'
  Total number of paths / destination ports: 135 / 15
-------------------------------------------------------------------------
Offset:              8.327ns (Levels of Logic = 6)
  Source:            decimasSegundo/estado_FSM_FFd3 (FF)
  Destination:       sf (PAD)
  Source Clock:      decimasSegundo/ClkRedu rising

  Data Path: decimasSegundo/estado_FSM_FFd3 to sf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  decimasSegundo/estado_FSM_FFd3 (decimasSegundo/estado_FSM_FFd3)
     LUT4:I0->O            1   0.612   0.000  decimasSegundo/estado_or00031 (decimasSegundo/estado_or0003)
     MUXF5:I0->O           2   0.278   0.449  decimasSegundo/estado_or0003_f5 (outcomeDecs_0_OBUF)
     LUT3:I1->O            1   0.612   0.000  mux4_1_forOneCold/Mmux_muxResult_4 (mux4_1_forOneCold/Mmux_muxResult_4)
     MUXF5:I0->O           8   0.278   0.795  mux4_1_forOneCold/Mmux_muxResult_2_f5 (printMux_0_OBUF)
     LUT4:I0->O            1   0.612   0.357  decoder/f1 (sf_OBUF)
     OBUF:I->O                 3.169          sf_OBUF (sf)
    ----------------------------------------
    Total                      8.327ns (6.075ns logic, 2.252ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'segundos/ClkRedu'
  Total number of paths / destination ports: 135 / 15
-------------------------------------------------------------------------
Offset:              8.241ns (Levels of Logic = 6)
  Source:            segundos/estado_FSM_FFd1 (FF)
  Destination:       sf (PAD)
  Source Clock:      segundos/ClkRedu rising

  Data Path: segundos/estado_FSM_FFd1 to sf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.603  segundos/estado_FSM_FFd1 (segundos/estado_FSM_FFd1)
     LUT4:I0->O            1   0.612   0.000  segundos/estado_or00031 (segundos/estado_or0003)
     MUXF5:I0->O           2   0.278   0.410  segundos/estado_or0003_f5 (outcomeSeg_0_OBUF)
     LUT3:I2->O            1   0.612   0.000  mux4_1_forOneCold/Mmux_muxResult_4 (mux4_1_forOneCold/Mmux_muxResult_4)
     MUXF5:I0->O           8   0.278   0.795  mux4_1_forOneCold/Mmux_muxResult_2_f5 (printMux_0_OBUF)
     LUT4:I0->O            1   0.612   0.357  decoder/f1 (sf_OBUF)
     OBUF:I->O                 3.169          sf_OBUF (sf)
    ----------------------------------------
    Total                      8.241ns (6.075ns logic, 2.166ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'decenasMinutos/ClkRedu'
  Total number of paths / destination ports: 63 / 13
-------------------------------------------------------------------------
Offset:              8.049ns (Levels of Logic = 5)
  Source:            decenasMinutos/estado_FSM_FFd3 (FF)
  Destination:       sf (PAD)
  Source Clock:      decenasMinutos/ClkRedu rising

  Data Path: decenasMinutos/estado_FSM_FFd3 to sf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  decenasMinutos/estado_FSM_FFd3 (decenasMinutos/estado_FSM_FFd3)
     LUT3:I0->O            2   0.612   0.449  decenasMinutos/estado_or00021 (outcomeDecenaSeg_0_OBUF)
     LUT3:I1->O            1   0.612   0.000  mux4_1_forOneCold/Mmux_muxResult_3 (mux4_1_forOneCold/Mmux_muxResult_3)
     MUXF5:I1->O           8   0.278   0.795  mux4_1_forOneCold/Mmux_muxResult_2_f5 (printMux_0_OBUF)
     LUT4:I0->O            1   0.612   0.357  decoder/f1 (sf_OBUF)
     OBUF:I->O                 3.169          sf_OBUF (sf)
    ----------------------------------------
    Total                      8.049ns (5.797ns logic, 2.252ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'minutos/ClkRedu'
  Total number of paths / destination ports: 135 / 15
-------------------------------------------------------------------------
Offset:              8.288ns (Levels of Logic = 6)
  Source:            minutos/estado_FSM_FFd1 (FF)
  Destination:       sf (PAD)
  Source Clock:      minutos/ClkRedu rising

  Data Path: minutos/estado_FSM_FFd1 to sf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  minutos/estado_FSM_FFd1 (minutos/estado_FSM_FFd1)
     LUT4:I0->O            1   0.612   0.000  minutos/estado_or00031 (minutos/estado_or0003)
     MUXF5:I0->O           2   0.278   0.410  minutos/estado_or0003_f5 (outcomeMin_0_OBUF)
     LUT3:I2->O            1   0.612   0.000  mux4_1_forOneCold/Mmux_muxResult_3 (mux4_1_forOneCold/Mmux_muxResult_3)
     MUXF5:I1->O           8   0.278   0.795  mux4_1_forOneCold/Mmux_muxResult_2_f5 (printMux_0_OBUF)
     LUT4:I0->O            1   0.612   0.357  decoder/f1 (sf_OBUF)
     OBUF:I->O                 3.169          sf_OBUF (sf)
    ----------------------------------------
    Total                      8.288ns (6.075ns logic, 2.213ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.09 secs
 
--> 

Total memory usage is 4514024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    1 (   0 filtered)

