5 18 101 37 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (fsm9.2.vcd) 2 -o (fsm9.2.cdd) 2 -y (./lib) 2 -v (fsm9.2.v) 2 -F (fsm=state,next_state) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm9.2.v 1 67 1
2 1 1 16 110013 25 100c 0 0 1 1 clk
2 2 27 16 90013 38 100a 1 0 1 18 0 1 0 0 0 0
2 3 1 16 34003d 4 100c 0 0 2 1 next_state
2 4 32 16 270030 1 1004 0 0 2 1 STATE_IDLE
2 5 1a 16 1f0030 6 10cc 3 4 2 18 0 3 3 3 0 0
2 6 1 16 1f0023 2 100c 0 0 1 1 reset
2 7 19 16 1f003d 6 100c 5 6 2 18 0 3 3 3 0 0
2 8 1 16 16001a 0 1410 0 0 2 1 state
2 9 38 16 16003d 12 e 7 8
2 10 1 19 230026 3 100c 0 0 1 1 tail
2 11 29 19 230026 3 1008 10 0 1 18 0 1 0 0 0 0
2 12 1 19 1a001e 3 100c 0 0 1 1 valid
2 13 29 19 1a001e 3 1008 12 0 1 18 0 1 0 0 0 0
2 14 1 19 120015 3 100c 0 0 1 1 head
2 15 29 19 120015 3 1008 14 0 1 18 0 1 0 0 0 0
2 16 1 19 9000d 4 100c 0 0 2 1 state
2 17 29 19 9000d 4 1008 16 0 1 18 0 1 0 0 0 0
2 18 2b 19 90015 6 1008 15 17 1 18 0 1 0 0 0 0
2 19 2b 19 9001e 6 1008 13 18 1 18 0 1 0 0 0 0
2 20 2b 19 90026 d 100a 11 19 1 18 0 1 0 0 0 0
2 21 3d 20 20006 6 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 22 3d 62 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 23 1 0 0 6 100e 0 0 2 1 next_state
2 24 1 0 0 5 100e 0 0 2 1 state
1 clk 1 8 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 10 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 11 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 12 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 state 6 13 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 7 14 107000b 1 0 1 0 2 17 0 3 0 3 3 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 9 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 10 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 11 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 23 0 0 f 23 23 0
4 24 0 0 f 24 24 0
4 2 16 9 1 9 0 2
4 9 16 22 6 2 2 2
4 20 19 9 1 21 0 20
4 21 20 2 6 20 0 20
4 22 62 8 1 0 0 22
6 18 24 23 1  0 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 0 1
3 1 main.$u0 "main.$u0" 0 fsm9.2.v 0 27 1
2 25 32 22 5000e 1 1004 0 0 2 1 STATE_IDLE
2 26 1 21 9000d d 100e 0 0 2 1 state
2 27 2d 22 0 6 114e 25 26 1 18 0 1 1 1 0 0
2 28 32 23 5000e 1 1008 0 0 2 1 STATE_HEAD
2 29 2d 23 0 3 120e 28 26 1 18 0 1 1 1 0 0
2 30 32 24 5000e 1 1008 0 0 2 1 STATE_DATA
2 31 2d 24 0 2 1206 30 26 1 18 0 1 1 0 0 0
2 32 32 25 5000e 1 1008 0 0 2 1 STATE_TAIL
2 33 2d 25 0 2 120e 32 26 1 18 0 1 1 1 0 0
2 34 32 25 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 35 32 25 300039 1 1008 0 0 2 1 STATE_HEAD
2 36 1a 25 1f0039 1 1104 34 35 2 18 0 3 3 0 0 0
2 37 1 25 28002b 1 1004 0 0 1 1 head
2 38 1 25 200024 1 1004 0 0 1 1 valid
2 39 8 25 20002b 1 201044 37 38 1 18 0 1 1 1 0 0
2 40 19 25 1f0046 1 1004 36 39 2 18 0 3 3 0 0 0
2 41 1 25 12001b 0 1410 0 0 2 1 next_state
2 42 37 25 120046 1 16 40 41
2 43 32 24 3d0046 0 1010 0 0 2 1 STATE_DATA
2 44 32 24 300039 0 1010 0 0 2 1 STATE_TAIL
2 45 1a 24 1f0039 0 1030 43 44 2 18 0 3 0 0 0 0
2 46 1 24 28002b 0 1010 0 0 1 1 tail
2 47 1 24 200024 0 1010 0 0 1 1 valid
2 48 8 24 20002b 0 201030 46 47 1 18 0 1 0 0 0 0
2 49 19 24 1f0046 0 1030 45 48 2 18 0 3 0 0 0 0
2 50 1 24 12001b 0 1410 0 0 2 1 next_state
2 51 37 24 120046 0 32 49 50
2 52 32 23 3d0046 1 1008 0 0 2 1 STATE_DATA
2 53 32 23 300039 1 1008 0 0 2 1 STATE_TAIL
2 54 1a 23 1f0039 1 1208 52 53 2 18 0 3 0 3 0 0
2 55 1 23 28002b 1 1018 0 0 1 1 tail
2 56 1 23 200024 1 1018 0 0 1 1 valid
2 57 8 23 20002b 1 201238 55 56 1 18 0 1 0 0 1 0
2 58 19 23 1f0046 1 1038 54 57 2 18 0 3 0 3 0 0
2 59 1 23 12001b 0 1410 0 0 2 1 next_state
2 60 37 23 120046 1 3a 58 59
2 61 32 22 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 62 32 22 300039 1 1008 0 0 2 1 STATE_HEAD
2 63 1a 22 1f0039 3 110c 61 62 2 18 0 3 3 1 0 0
2 64 1 22 28002b 3 100c 0 0 1 1 head
2 65 1 22 200024 3 100c 0 0 1 1 valid
2 66 8 22 20002b 3 20124c 64 65 1 18 0 1 1 1 1 0
2 67 19 22 1f0046 3 100c 63 66 2 18 0 3 3 1 0 0
2 68 1 22 12001b 0 1410 0 0 2 1 next_state
2 69 37 22 120046 3 e 67 68
4 27 22 0 11 69 29 27
4 69 22 18 0 0 0 27
4 29 23 0 0 60 31 27
4 60 23 18 0 0 0 27
4 31 24 0 0 51 33 27
4 51 24 18 0 0 0 27
4 33 25 0 0 42 0 27
4 42 25 18 0 0 0 27
3 0 fsm "main.fsm1" 0 ./lib/fsm.v 1 37 1
2 70 1 23 110015 24 100c 0 0 1 1 clock
2 71 27 23 90015 37 100a 70 0 1 18 0 1 0 0 0 0
2 72 1 23 36003f 4 100c 0 0 2 1 next_state
2 73 32 23 290032 1 1004 0 0 2 1 STATE_IDLE
2 74 1a 23 210032 5 10cc 72 73 2 18 0 3 3 3 0 0
2 75 1 23 210025 2 100c 0 0 1 1 reset
2 76 19 23 21003f 5 100c 74 75 2 18 0 3 3 3 0 0
2 77 1 23 18001c 0 1410 0 0 2 1 state
2 78 38 23 18003f 12 e 76 77
2 79 1 26 230026 3 100c 0 0 1 1 tail
2 80 29 26 230026 3 1008 79 0 1 18 0 1 0 0 0 0
2 81 1 26 1a001e 3 100c 0 0 1 1 valid
2 82 29 26 1a001e 3 1008 81 0 1 18 0 1 0 0 0 0
2 83 1 26 120015 3 100c 0 0 1 1 head
2 84 29 26 120015 3 1008 83 0 1 18 0 1 0 0 0 0
2 85 1 26 9000d 4 100c 0 0 2 1 state
2 86 29 26 9000d 4 1008 85 0 1 18 0 1 0 0 0 0
2 87 2b 26 90015 6 1008 84 86 1 18 0 1 0 0 0 0
2 88 2b 26 9001e 6 1008 82 87 1 18 0 1 0 0 0 0
2 89 2b 26 90026 d 100a 80 88 1 18 0 1 0 0 0 0
2 90 3d 27 20006 6 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 91 1 0 0 6 100e 0 0 2 1 next_state
2 92 1 0 0 5 100e 0 0 2 1 state
1 clock 12 9 a 1 0 0 0 1 17 1 1 0 1 1 0
1 reset 13 10 a 1 0 0 0 1 17 1 1 0 0 1 0
1 head 14 11 a 1 0 0 0 1 17 1 1 0 1 1 0
1 tail 15 12 a 1 0 0 0 1 17 1 1 0 1 1 0
1 valid 16 13 a 1 0 0 0 1 17 1 1 0 1 1 0
1 state 17 20 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 18 21 107000b 1 0 1 0 2 17 0 3 0 3 3 0
1 STATE_IDLE 19 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 20 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 21 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 22 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 91 0 0 f 91 91 0
4 92 0 0 f 92 92 0
4 71 23 9 1 78 0 71
4 78 23 24 6 71 71 71
4 89 26 9 1 90 0 89
4 90 27 2 6 89 0 89
6 0 92 91 1  0 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 0 1
3 1 fsm.$u0 "main.fsm1.$u0" 0 ./lib/fsm.v 0 34 1
2 93 32 29 5000e 1 1004 0 0 2 1 STATE_IDLE
2 94 1 28 9000d d 100e 0 0 2 1 state
2 95 2d 29 0 6 114e 93 94 1 18 0 1 1 1 0 0
2 96 32 30 5000e 1 1008 0 0 2 1 STATE_HEAD
2 97 2d 30 0 3 120e 96 94 1 18 0 1 1 1 0 0
2 98 32 31 5000e 1 1008 0 0 2 1 STATE_DATA
2 99 2d 31 0 2 1206 98 94 1 18 0 1 1 0 0 0
2 100 32 32 5000e 1 1008 0 0 2 1 STATE_TAIL
2 101 2d 32 0 2 120e 100 94 1 18 0 1 1 1 0 0
2 102 32 32 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 103 32 32 300039 1 1008 0 0 2 1 STATE_HEAD
2 104 1a 32 1f0039 1 1104 102 103 2 18 0 3 3 0 0 0
2 105 1 32 28002b 1 1004 0 0 1 1 head
2 106 1 32 200024 1 1004 0 0 1 1 valid
2 107 8 32 20002b 1 201044 105 106 1 18 0 1 1 1 0 0
2 108 19 32 1f0046 1 1004 104 107 2 18 0 3 3 0 0 0
2 109 1 32 12001b 0 1410 0 0 2 1 next_state
2 110 37 32 120046 1 16 108 109
2 111 32 31 3d0046 0 1010 0 0 2 1 STATE_DATA
2 112 32 31 300039 0 1010 0 0 2 1 STATE_TAIL
2 113 1a 31 1f0039 0 1030 111 112 2 18 0 3 0 0 0 0
2 114 1 31 28002b 0 1010 0 0 1 1 tail
2 115 1 31 200024 0 1010 0 0 1 1 valid
2 116 8 31 20002b 0 201030 114 115 1 18 0 1 0 0 0 0
2 117 19 31 1f0046 0 1030 113 116 2 18 0 3 0 0 0 0
2 118 1 31 12001b 0 1410 0 0 2 1 next_state
2 119 37 31 120046 0 32 117 118
2 120 32 30 3d0046 1 1008 0 0 2 1 STATE_DATA
2 121 32 30 300039 1 1008 0 0 2 1 STATE_TAIL
2 122 1a 30 1f0039 1 1208 120 121 2 18 0 3 0 3 0 0
2 123 1 30 28002b 1 1018 0 0 1 1 tail
2 124 1 30 200024 1 1018 0 0 1 1 valid
2 125 8 30 20002b 1 201238 123 124 1 18 0 1 0 0 1 0
2 126 19 30 1f0046 1 1038 122 125 2 18 0 3 0 3 0 0
2 127 1 30 12001b 0 1410 0 0 2 1 next_state
2 128 37 30 120046 1 3a 126 127
2 129 32 29 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 130 32 29 300039 1 1008 0 0 2 1 STATE_HEAD
2 131 1a 29 1f0039 3 110c 129 130 2 18 0 3 3 1 0 0
2 132 1 29 28002b 3 100c 0 0 1 1 head
2 133 1 29 200024 3 100c 0 0 1 1 valid
2 134 8 29 20002b 3 20124c 132 133 1 18 0 1 1 1 1 0
2 135 19 29 1f0046 3 100c 131 134 2 18 0 3 3 1 0 0
2 136 1 29 12001b 0 1410 0 0 2 1 next_state
2 137 37 29 120046 3 e 135 136
4 95 29 0 11 137 97 95
4 137 29 18 0 0 0 95
4 97 30 0 0 128 99 95
4 128 30 18 0 0 0 95
4 99 31 0 0 119 101 95
4 119 31 18 0 0 0 95
4 101 32 0 0 110 0 95
4 110 32 18 0 0 0 95
3 1 main.$u1 "main.$u1" 0 fsm9.2.v 0 60 1
3 1 main.$u2 "main.$u2" 0 fsm9.2.v 0 65 1
2 138 0 63 7000a 1 21004 0 0 1 16 0 0
2 139 1 63 10003 0 1410 0 0 1 1 clk
2 140 37 63 1000a 1 16 138 139
2 141 68 64 8000e 1 1002 0 0 1 18 0 1 0 0 0 0
2 142 0 64 120012 1 1008 0 0 32 48 2 0
2 143 2c 64 100013 49 900a 142 0 32 18 0 ffffffff 0 0 0 0
2 144 1 64 1c001e 24 101c 0 0 1 1 clk
2 145 1b 64 1b001b 24 102c 144 0 1 18 0 1 1 1 0 0
2 146 1 64 150017 0 1410 0 0 1 1 clk
2 147 37 64 15001e 24 3e 145 146
4 140 63 1 11 141 141 140
4 141 64 8 0 0 143 140
4 143 64 16 0 147 0 140
4 147 64 21 6 143 143 140
