

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Wed Sep  8 19:09:04 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.039 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      139|      143| 0.695 us | 0.715 us |  139|  143|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_myproject_fu_299  |myproject  |      116|      120| 0.580 us | 0.600 us |   32|   32| dataflow |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      128|    271|   32595|  53842|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    268|    -|
|Register         |        -|      -|     603|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      128|    271|   33198|  54114|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       45|    123|      31|    101|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |grp_myproject_fu_299            |myproject                     |      124|    271|  32405|  53662|    0|
    |myproject_axi_AXILiteS_s_axi_U  |myproject_axi_AXILiteS_s_axi  |        4|      0|    190|    180|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |Total                           |                              |      128|    271|  32595|  53842|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |ap_sync_grp_myproject_fu_299_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_myproject_fu_299_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|   4|           2|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  117|         25|    1|         25|
    |in_V_address0   |   85|         17|    4|         68|
    |out_V_address0  |   33|          6|    3|         18|
    |out_V_d0        |   33|          6|   16|         96|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  268|         54|   24|        207|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |   24|   0|   24|          0|
    |ap_sync_reg_grp_myproject_fu_299_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_myproject_fu_299_ap_ready  |    1|   0|    1|          0|
    |grp_myproject_fu_299_ap_start_reg          |    1|   0|    1|          0|
    |in_V_load_10_reg_508                       |   16|   0|   16|          0|
    |in_V_load_11_reg_518                       |   16|   0|   16|          0|
    |in_V_load_12_reg_528                       |   16|   0|   16|          0|
    |in_V_load_13_reg_538                       |   16|   0|   16|          0|
    |in_V_load_14_reg_548                       |   16|   0|   16|          0|
    |in_V_load_1_reg_418                        |   16|   0|   16|          0|
    |in_V_load_2_reg_428                        |   16|   0|   16|          0|
    |in_V_load_3_reg_438                        |   16|   0|   16|          0|
    |in_V_load_4_reg_448                        |   16|   0|   16|          0|
    |in_V_load_5_reg_458                        |   16|   0|   16|          0|
    |in_V_load_6_reg_468                        |   16|   0|   16|          0|
    |in_V_load_7_reg_478                        |   16|   0|   16|          0|
    |in_V_load_8_reg_488                        |   16|   0|   16|          0|
    |in_V_load_9_reg_498                        |   16|   0|   16|          0|
    |in_V_load_reg_408                          |   16|   0|   16|          0|
    |in_local_V_fu_76                           |  256|   0|  256|          0|
    |out_local_0_fu_80                          |   16|   0|   16|          0|
    |out_local_1_fu_84                          |   16|   0|   16|          0|
    |out_local_2_fu_88                          |   16|   0|   16|          0|
    |out_local_3_fu_92                          |   16|   0|   16|          0|
    |out_local_4_fu_96                          |   16|   0|   16|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  603|   0|  603|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object |    C Type    |
+------------------------+-----+-----+--------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    7|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    7|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |    AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |    AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none | myproject_axi | return value |
+------------------------+-----+-----+--------------+---------------+--------------+

