[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XD82C55-5 production of XINLUDA from the text:The XD82C55-5 is a high performance CMOS version of the \nindustry standard 8255A and is manufactured using a \nself-aligned silicon gate CMOS \nprocess (Scaled SAJI IV). It \nis a general purpose programmable I/O device which may \nbe used with many different microprocessors. There are 24 \nI/O pins which may be individually programmed in 2 groups \nof 12 and used in 3 major m\nodes of operation. The high \nperformance and industry standard configuration of the \nXD82C55-5 make it compatible with the 80C86, 80C88 and \nother microprocessors.\nStatic CMOS circuit design insures low operating.\ncompatibility over the full mili\ntary temperature range and bus \nhold circuitry eliminate the nee\nd for pull-up resistors. The \nIntersil advanced SAJI process results in performance equal \nto or greater than existing func\ntionally equivalent products at \na fraction of the power.\nFeatures\n• Pb-Free Plus Anneal Available (RoHS Compliant) \n• Pin Compatible with NMOS 8255A\n• 24 Programmable I/O Pins\n• High Speed, No “Wait State” Operation with 5MHz and \n8MHz 80C86 and 80C88\n• Direct Bit Set/Reset Capability\n• Enhanced Control Word Read Capability\n• L7 Process\n• 2.5mA Drive Capability on All I/O Ports\n• Low Standby Power (ICCSB). . . . . . . . . . . . . . . . . . .10µA\nXD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\n1 \nPinouts\nXD82C55-5 (DIP-40)\nTOP VIEW\nPA3\nPA2\nPA1\nPA0\nRD\nCS\nGND\nA1\nA0\nPC7\nPC6\nPC5\nPC4\nPC0\nPC1\nPC2\nPC3\nPB0\nPB1\nPB2\nPA4\nPA5\nPA6\nPA7\nWR\nRESET\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nV\nCC\nPB7\nPB6\nPB5\nPB4\nPB3\n13\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n14\n15\n16\n17\n18\n19\n20\n28\n40\n39\n38\n37\n36\n35\n34\n33\n32\n31\n30\n29\n27\n26\n25\n24\n23\n22\n21\n2 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nFunctional Diagram\nPin Description\nSYMBOL TYPE DESCRIPTION\nV\nCC\nV\nCC\n: The +5V power supply pin. A 0.1\n\uf06d\nF capacitor between V\nCC\n and GND is recommended for decoupling.\nGND GROUND\nD0-D7 I/O DATA BUS: The Data Bus lines are bidirectional\n three-state pins connected to the system data bus.\nRESET I RESET: A high on this input clears the control register and \nall ports (A, B, C) are set to\n the input mode with the “Bus \nHold” circuitry turned on.\nCS\nI CHIP SELECT: Chip select is an active low input used to enable the XD82C55-5 onto the Data Bus for CPU \ncommunications.\nRD\nI READ: Read is an active low input control signal used by the CP\nU to read status information or data via the data bus.\nWR\nI WRITE: Write is an active low input control signal used \nby the CPU to load control words and data into the XD82C55-5.\nA0-A1 I ADDRESS: These input signal\ns, in conjunction with the RD\n and WR\n inputs, control the selection of one of the three \nports or the control word register. A0 and A1 are normally \nconnected to the least signific\nant bits of the Address Bus \nA0, A1.\nPA0-PA7 I/O PORT A: 8-bit input and output port. Both bus hold \nhigh and bus hold low circuitry are present on this port.\nPB0-PB7 I/O PORT B: 8-bit input and output port. Bus \nhold high circuitry is present on this port.\nPC0-PC7 I/O PORT C: 8-bit input and output port. \nBus hold circuitry is present on this port.\nGROUP A\nPORT A\n(8)\nGROUP A\nPORT C\nUPPER\n(4)\nGROUP B\nPORT C\nLOWER\n(4)\nGROUP B\nPORT B\n(8)\nGROUP B\nCONTROL\nGROUP A\nCONTROL\nDATA BUS\nBUFFER\nREAD\nWRITE\nCONTROL\nLOGIC\nRD\nWR\nA1\nA0\nRESET\nCS\nD7-D0\nPOWER\nSUPPLIES\n+5V\nGND\nBIDIRECTIONAL\nDATA BUS\nI/O\nPA7-PA0\nI/O\nPC7-PC4\nI/O\nPC3-PC0\nI/O\nPB7-PB0\n8-BIT\nINTERNAL\nDATA BUS\n3 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nFunctional Description\nData Bus Buffer\nThis three-state bidirectional 8-bi\nt buffer is used to interface the \nXD82C55-5 to the system data bus.\n Data is transmitted or \nreceived by the buffer upon \nexecution of input or output \ninstructions by the CPU. Cont\nrol words and status information \nare also transferred through the data bus buffer.\nRead/Write an\nd Control Logic\nThe function of this block is to manage all of the internal and \nexternal transfers of both Data \nand Control or Status words. It \naccepts inputs from the CPU Ad\ndress and Control busses and \nin turn, issues commands to\n both of the Control Groups.\n(CS\n)\n Chip Select. A “low” on this input pin enables the \ncommunication between the XD82C55-5 and the CPU.\n(RD\n)\n Read. A “low” on this input pin enables XD82C55-5 to send \nthe data or status information \nto the CPU on the data bus. In \nessence, it allows the CP\nU to “read from” the XD82C55-5.\n(WR\n)\n Write. A “low” on this input pin enables the CPU to write \ndata or control words into the XD82C55-5.\n(A0 and A1)\n Port Select 0 and Port\n Select 1. These input \nsignals, in conjunction with the RD and WR inputs, control the \nselection of one of the three port\ns or the control word register. \nThey are normally connected to the least significant bits of the \naddress bus (A0 and A1).\n(RESET)\n Reset. A “high” on this input initializes the control \nregister to 9Bh and all ports (A, \nB, C) are set to the input mode. \n“Bus hold” devices internal to the XD82C55-5 will hold the I/O port \ninputs to a logic “1” state with a maximum hold current of \n400\n\uf06d\nA.\nGroup A and Group B Controls\nThe functional configuration of \neach port is programmed by the \nsystems software. \nIn essence, the CPU “outputs” a control \nword to the XD82C55-5. The control word contains information \nsuch as “mode”, “bit set”, “bit \nreset”, etc., that initializes the \nfunctional configuration of the XD82C55-5.\nEach of the Control blocks (Group A and Group B) accepts \n“commands” from the Read/Write Control logic, receives \n“control words” from the internal data bus and issues the \nproper commands to its associated ports.\nControl Group A - Port A and Port C upper (C7 - C4)\nControl Group B - Port B and Port C lower (C3 - C0)\nThe control word register can be both written and read as \nshown in the “Basic Operation”\n table. Figure 4 shows the \ncontrol word format for both Re\nad and Write operations. When \nthe control word is read, bit D7 w\nill always be a logic “1”, as this \nimplies control word mode information.\nPorts A, B, and C\nThe XD82C55-5 contains three 8-bit ports (A, B, and C). All can be \nconfigured to a wide variety of f\nunctional characteristics by the \nsystem software but each has it\ns own special features or \n“personality” to further enhance \nthe power and flexibility of the \nXD82C55-5.\nPort A\n One 8-bit data output latch/buffer and one 8-bit data \ninput latch. Both “pull-up” and “pull-down” bus-hold devices are \npresent on Port A. See Figure 2A.\nPort B\n One 8-bit data input/output latch/buffer and one 8-bit \ndata input buffer. See Figure 2B.\nPort C\n One 8-bit data output latch/\nbuffer and one 8-bit data \ninput buffer (no latch for input). This port can be divided into \nXD82C55-5 BASIC OPERATION\nA1 A0 RD\nWR\nCS\nINPUT OPERATION\n(READ)\n00010 P o r t  A  \n\uf0ae\uf020\nData Bus\n01010 P o r t  B  \n\uf0ae\uf020\nData Bus\n10010 P o r t  C  \n\uf0ae\uf020\nData Bus\n11010 C o n t r o l  W o r d  \n\uf0ae\uf020\nData Bus\nOUTPUT OPERATION\n(WRITE)\n00100 D a t a  B u s  \n\uf0ae\uf020\nPort A\n01100 D a t a  B u s  \n\uf0ae\uf020\nPort B\n10100 D a t a  B u s  \n\uf0ae\uf020\nPort C\n11100 D a t a  B u s  \n\uf0ae\uf020\nControl\nDISABLE FUNCTION\nXXXX1 D a t a  B u s  \n\uf0ae\uf020\nThree-State\nXX110 D a t a  B u s  \n\uf0ae\uf020\nThree-State\nFIGURE 1.XD82C55-5 BLOCK DIAGRAM. DATA BUS BUFFER, \nREAD/WRITE, GROUP A & B CONTROL LOGIC \nFUNCTIONS\nGROUP A\nPORT A\n(8)\nGROUP A\nPORT C\nUPPER\n(4)\nGROUP B\nPORT C\nLOWER\n(4)\nGROUP B\nPORT B\n(8)\nGROUP B\nCONTROL\nGROUP A\nCONTROL\nDATA\nREAD\nWRITE\nCONTROL\nLOGIC\nRD\nWR\nA1\nA0\nRESET\nCS\nD7-D0\nPOWER\nSUPPLIES\n+5V\nGND\nBIDIRECTIONAL\nDATA BUS\nI/O\nPA7-\nI/O\nPC7-\nI/O\nPC3-\nI/O\nPB7-\nBUFFER\nBUS\nPB0\nPC0\nPC4\nPA0\n8-BIT\nINTERNAL\nDATA BUS\n4 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\ntwo 4-bit ports under the mode co\nntrol. Each 4-bit port contains \na 4-bit latch and it can be used \nfor the control signal output and \nstatus signal inputs in conjunction with ports A and B. See \nFigure 2B.\nOperational Description\nMode Selection\nThere are three basic modes of operation than can be selected \nby the system software:\nMode 0 - Basic Input/Output\nMode 1 - Strobed Input/Output\nMode 2 - Bidirectional Bus\nWhen the reset input goes “high”, all ports will be set to the \ninput mode with all 24 port lines held at a logic “one” level by \ninternal bus hold devices. After the reset is removed, the \nXD82C55-5 can remain in the input mode with no additional \ninitialization required. This elim\ninates the need to pull-up or \npull-down resistors in all-CMOS designs. The control word \nregister will contain 9Bh. During\n the execution of the system \nprogram, any of the other modes may be selected using a \nsingle output instruction. This\n allows a single XD82C55-5 to \nservice a variety of peripheral devices with a simple software \nmaintenance routine. Any port programmed as an output port \nis initialized to all zeros wh\nen the control word is written.\nFIGURE 2A. PORT A BUS-HOLD CONFIGURATION\nFIGURE 2B. PORT B AND C BUS-HOLD CONFIGURATION\nFIGURE 2. BUS-HOLD CONFIGURATION\nMASTER\nRESET\nOR MODE\nCHANGE\nINTERNAL\nDATA IN\nINTERNAL\nDATA OUT\n(LATCHED)\nEXTERNAL\nPORT A PIN\nOUTPUT MODE\nINPUT MODE\nRESET\nOR MODE\nCHANGE\nINTERNAL\nDATA IN\nINTERNAL\nDATA OUT\n(LATCHED)\nEXTERNAL\nPORT B, C\nOUTPUT MODE\nPIN\nP\nV\nCC\nFIGURE 3. BASIC MODE DEFINITIONS AND BUS INTERFACE\nDATA BUS\n8I / O\nB\nPB7-PB0\n4I / O\nPC3-PC0\n4I / O\nC\nPC7-PC4\n8I / O\nA\nPA7-PA0\nCONTROL BUS\nADDRESS BUS\nRD\n, WR\nXD82C55-5\nD7-D0 A0-A1\nCS\nMODE 0\n8I / O\nB\nPB7-PB0 CONTROL\nC\n8I / O\nA\nPA7-PA0\nMODE 1\nOR I/O\nCONTROL\nOR I/O\n8I / O\nB\nPB7-PB0\nC\nBI-\nA\nPA7-PA0\nMODE 2\nCONTROL\nDIRECTIONAL\nFIGURE 4. MODE DEFINITION FORMAT\nD7\nD6\nD5\nD4\nD3\nD2\nD1\nD0\nPORT C (LOWER)\n1 = INPUT\n0 = OUTPUT\nPORT B\n1 = INPUT\n0 = OUTPUT\nMODE SELECTION\n0 = MODE 0\n1 = MODE 1\nGROUP B\nPORT C (UPPER)\n1 = INPUT\n0 = OUTPUT\nPORT A\n1 = INPUT\n0 = OUTPUT\nMODE SELECTION\n00 = MODE 0\n01 = MODE 1\nGROUP A\n1X = MODE 2\nMODE SET FLAG\n1 = ACTIVE\nCONTROL WORD\n5 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nThe modes for Port A and Port \nB can be separately defined, \nwhile Port C is divided into two portions as required by the Port \nA and Port B definitions. All of \nthe output registers, including \nthe status flip-flops, will be reset whenever the mode is \nchanged. Modes may be combined so that their functional \ndefinition can be “tailored” to \nalmost any I/O structure. For \ninstance: Group B can be programmed in Mode 0 to monitor \nsimple switch closings or disp\nlay computational results, Group \nA could be programmed in Mode 1 to monitor a keyboard or \ntape reader on an interrupt-driven basis.\nThe mode definitions and possible mode combinations may \nseem confusing at first, but after a cursory review of the \ncomplete device operation a simple, logical I/O approach will \nsurface. The design of the XD82C55-5 has taken into account \nthings such as efficient PC board layout, control signal \ndefinition vs. PC layout and complete functional flexibility to \nsupport almost any peripheral device with no external logic. \nSuch design represents the maximum use of the available \npins.\nSingle Bit Set/Reset Feature (Figure 5)\nAny of the eight bits of Port C can be Set or Reset using a \nsingle Output instruction. This feature reduces software \nrequirements in contro\nl-based applications.\nWhen Port C is being used as status/control for Port A or B, \nthese bits can be set or reset by using the Bit Set/Reset \noperation just as if they were output ports.\nInterrupt Control Functions\nWhen the XD82C55-5 is programmed to operate in mode 1 or \nmode 2, control signals are pr\novided that can be used as \ninterrupt request inputs to t\nhe CPU. The interrupt request \nsignals, generated from port C, can be inhibited or enabled by \nsetting or resetting the associated\n INTE flip-flop, using the bit \nset/reset function of port C.\nThis function allows the programmer to enable or disable a \nCPU interrupt by a specific I/\nO device without affecting any \nother device in the interrupt structure.\nINTE Flip-Flop Definition\n(BIT-SET)-INTE is SET - Interrupt Enable\n(BIT-RESET)-INTE is Rese\nt - Interrupt Disable\nNOTE: All Mask flip-flops are \nautomatically reset during mode \nselection and device Reset.\nOperating Modes\nMode 0\n (Basic Input/Output). This\n functional configuration \nprovides simple input and output operations for each of the \nthree ports. No handshaking is \nrequired, data is simply written \nto or read from a specific port.\nMode 0 Basic Functional Definitions:\n• Two 8-bit ports and two 4-bit ports\n• Any Port can be input or output\n• Outputs are latched\n• Inputs are not latched\n• 16 different Input/Output configurations possible\nFIGURE 5. BIT SET/RESET FORMAT\nD7\nD6\nD5\nD4\nD3\nD2\nD1\nD0\nBIT SET/RESET\n1 = SET\n0 = RESET\nBIT SELECT\n0\nBIT SET/RESET FLAG\nCONTROL WORD\nDON’T\nCARE\nX\nX\nX\n0 = ACTIVE\n1234567\n01010101\n00110011\n00001111\nB0\nB1\nB2\nMODE 0 PORT DEFINITION\nA B GROUP A\n#\nGROUP B\nD4 D3 D1 D0 PORT A\nPORT C \n(Upper) PORT B\nPORT C \n(Lower)\n0 0 0 0 Output Output 0 Output Output\n0 0 0 1 Output Output 1 Output Input\n0 0 1 0 Output Output 2 Input Output\n0 0 1 1 Output Output 3 Input Input\n0 1 0 0 Output Input 4 Output Output\n0 1 0 1 Output Input 5 Output Input\n0 1 1 0 Output Input 6 Input Output\n0 1 1 1 Output Input 7 Input Input\n1 0 0 0 Input Output 8 Output Output\n1 0 0 1 Input Output 9 Output Input\n1 0 1 0 Input Output 10 Input Output\n1 0 1 1 Input Output 11 Input Input\n1 1 0 0 Input Input 12 Output Output\n1 1 0 1 Input Input 13 Output Input\n1 1 1 0 Input Input 14 Input Output\n1 1 1 1 Input Input 15 Input Input\n6 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nMode 0 (Basic Input)\nMode 0 (Basic Output)\nMode 0 Configurations \nCONTROL WORD #0 CONTROL WORD #2\nCONTROL WORD #1 CONTROL WORD #3\ntRA\ntHR\ntRR\ntIR\ntAR\ntRD\ntDF\nRD\nINPUT\nCS\n, A1, A0\nD7-D0\ntAW\ntWA\ntWB\ntWW\ntWD\ntDW\nWR\nD7-D0\nCS\n, A1, A0\nOUTPUT\n1\nD7\n0\nD6\n0\nD5\n0\nD4\n0\nD3\n0\nD2\n0\nD1\n0\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n0\nD4\n0\nD3\n0\nD2\n1\nD1\n0\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n0\nD4\n0\nD3\n0\nD2\n0\nD1\n1\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n0\nD4\n0\nD3\n0\nD2\n1\nD1\n1\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n7 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nCONTROL WORD #4 CONTROL WORD #8\nCONTROL WORD #5 CONTROL WORD #9\nCONTROL WORD #6 CONTROL WORD #10\nCONTROL WORD #7 CONTROL WORD #11\nMode 0 Configurations \n (Continued)\n1\nD7\n0\nD6\n0\nD5\n0\nD4\n1\nD3\n0\nD2\n0\nD1\n0\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n1\nD4\n0\nD3\n0\nD2\n0\nD1\n0\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n0\nD4\n1\nD3\n0\nD2\n0\nD1\n1\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n1\nD4\n0\nD3\n0\nD2\n0\nD1\n1\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n0\nD4\n1\nD3\n0\nD2\n1\nD1\n0\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n1\nD4\n0\nD3\n0\nD2\n1\nD1\n0\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n0\nD4\n1\nD3\n0\nD2\n1\nD1\n1\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n1\nD4\n0\nD3\n0\nD2\n1\nD1\n1\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n8 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nOperating Modes\nMode 1\n - (Strobed Input/Ou\ntput). This functional configuration \nprovides a means for transferring I/O data to or from a \nspecified port in conjunction with strobes or “hand shaking” \nsignals. In mode 1, port A and port B use the lines on port C to \ngenerate or accept these “hand shaking” signals.\nMode 1 Basic Function Definitions:\n• Two Groups (Group A and Group B)\n• Each group contains one 8-bit \nport and one 4-bit control/data \nport\n• The 8-bit data port can be eith\ner input or output. Both inputs \nand outputs are latched.\n• The 4-bit port is used for control and status of the 8-bit port.\nInput Control Signal Definition\n(Figures 6 and 7)\nSTB\n (Strobe Input)\nA “low” on this input loads data into the input latch.\nIBF (Input Buffer Full F/F)\nA “high” on this output indicates that the data has been loaded \ninto the input latch: in essence,\n an acknowledgment. IBF is set \nby STB\n input being low and is reset by the rising edge of the \nRD\n input.\nCONTROL WORD #12 CONTROL WORD #14\nCONTROL WORD #13 CONTROL WORD #15\nMode 0 Configurations \n (Continued)\n1\nD7\n0\nD6\n0\nD5\n1\nD4\n1\nD3\n0\nD2\n0\nD1\n0\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n1\nD4\n1\nD3\n0\nD2\n1\nD1\n0\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n1\nD4\n1\nD3\n0\nD2\n0\nD1\n1\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\n1\nD7\n0\nD6\n0\nD5\n1\nD4\n1\nD3\n0\nD2\n1\nD1\n1\nD0\n8\nPA7 - PA0\n4\nPC7 - PC4\n4\nPC3 - PC0\n8\nPB7 - PB0\nD7 - D0\nXD82C55-5\nA\nB\nC\nFIGURE 6. MODE 1 INPUT\n1\nD7\n0\nD6\n1\nD5\n1\nD4\n1/0\nD3\nD2\nD1\nD0\nCONTROL WORD\nMODE 1 (PORT A)\nPC4\n8\nIBFA\nPC5\nINTE\nA\nPA7-PA0\nSTB\nA\nINTRA\nPC3\nPC6, PC7\nI/O\n2\nRD\nPC6, PC7\n1 = INPUT\n0 = OUTPUT\n1\nD7\nD6\nD5\nD4\nD3\nD2\nD1\nD0\nCONTROL WORD\nMODE 1 (PORT B)\nPC2\n8\nIBFB\nPC1\nINTE\nB\nPB7-PB0\nSTB\nB\nINTRB\nPC0\nRD\n11\n9 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\n \nINTE A\nControlled by Bit Set/Reset of PC6.\nINTE B\nControlled by Bit Set/Reset of PC2.\nNOTE:\n1. To strobe data into the peripheral device, the user must operate the \nstrobe line in a hand shaking mode. The user needs to send OBF\n \nto the peripheral device, generates an ACK\n from the peripheral \ndevice and then latch data into the peripheral device on the rising \nedge of OBF\n.\nFIGURE 7. MODE 1 (STROBED INPUT)\ntST\nSTB\nINTR\nRD\nINPUT FROM\nIBF\nPERIPHERAL\ntSIB\ntSIT\ntPH\ntPS\ntRIT\ntRIB\nFIGURE 8. MODE 1 OUTPUT\n1\nD7\n0\nD6\n1\nD5\n1\nD4\n1/0\nD3\nD2\nD1\nD0\nCONTROL WORD\nMODE 1 (PORT A)\nPC7\n8\nK\nAC\nA\nPC6\nPA7-PA0\nBF\nO\nA\nINTRA\nPC3\nPC4, PC5\n2\nWR\nPC4, PC5\n1 = INPUT\n0 = OUTPUT\n1\nD7\nD6\nD5\nD4\nD3\nD2\nD1\nD0\nCONTROL WORD\nMODE 1 (PORT B)\nPC1\n8\nACK\nB\nPC2\nINTE\nB\nPB7-PB0\nOBF\nB\nINTRB\nPC0\nWR\n0\n1\nINTE\nA\n10 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nWR.\nis a “one” and INTE is a “one”. It is reset by the falling edge of\n \ntransmitted by the CPU. INTR is set when ACK\n \nis a “one”, OBF\n \nto interrupt the CPU when an output device has accepted data\n \nINTR\n \n- (Interrupt Request). A “high” on this output can be used\n \nindicating that it is ready to accept data, (See Note 1).\naccepted. In essence, a response\n \nfrom the peripheral device\n \nXD82C55-5 that the data from Port A or Port B is ready to be\n \nACK\n \n- (Acknowledge Input). A “low” on this input informs the\n \nreset by ACK\n \ninput being low.\nThe OBF\n \nF/F will be set by the rising edge of the WR\n \ninput and\n \nis guaranteed valid at the rising edge of OBF, (See Note 1).\n \nthis time since OBF\n \ncan go true before data is available. Data\n \nport. This does not mean valid data is sent out of the port at\n \nto indicate that the CPU has written data out to the specified\n \nOBF\n \n- (Output Buffer Full F/F). The OBF\n \noutput will go “low”\n(Figure 8 and 9)\nOutput Control Signal Definition\nControlled by bit set/reset of PC2.\nINTE B\nControlled by bit set/reset of PC4.\nINTE A\nstrobing its data into the port.\ninput device to request service from the CPU by simply\n \nis reset by the falling edge of RD. This procedure allows an\n \ncondition: STB\n \nis a “one”, IBF is a “one” and INTE is a “one”. It\n \nan input device is requesting service. INTR is set by the\n \nA “high” on this output can be used to interrupt the CPU when\n \nINTR (Interrupt Request)\nOperating Modes\nMode 2 (Strobed Bidirectional Bus I/O)\nThis functional configuration provides a means for \ncommunicating with a peripheral \ndevice or structure on a single \n8-bit bus for both transmitting and receiving data (bidirectional \nbus I/O). “Hand shaking” signals are provided to maintain proper \nbus flow discipline similar to Mode 1. Interrupt generation and \nenable/disable functions are also available.\nMode 2 Basic Functional Definitions:\n• Used in Group A only\n• One 8-bit, bidirectional bus Port (Port A) and a 5-bit control \nPort (Port C)\n• Both inputs and outputs are latched\n• The 5-bit control port (Port C) is used for control and status \nfor the 8-bit, bidirectional bus port (Port A)\nBidirectional Bus I/O Co\nntrol Signal Definition\n(Figures 11, 12, 13, 14)\nINTR\n - (Interrupt Request). A high on this output can be used \nto interrupt the CPU for both input or output operations.\nOutput Operations\nOBF\n - (Output Buffer Full). The OBF\n output will go “low” to \nindicate that the CPU has written data out to port A.\nACK\n - (Acknowledge). A “low” on this input enables the three-\nstate output buffer of port A to send out the data. Otherwise, the \noutput buffer will be in the high impedance state.\nINTE 1\n - (The INTE flip-flop associated with OBF\n). Controlled \nby bit set/reset of PC4.\nInput Operations\nSTB\n - (Strobe Input). A “low” on this input loads data into the \ninput latch.\nIBF\n - (Input Buffer Full F/F). A “high” on this output indicates \nthat data has been loaded into the input latch.\nINTE 2\n - (The INTE flip-flop associated with IBF). Controlled by \nbit set/reset of PC4.\nFIGURE 9. MODE 1 (STROBED OUTPUT)\ntWOB\ntWB\ntAK tAIT\ntAOB\ntWIT\nOBF\nWR\nINTR\nACK\nOUTPUT\nCombinations of Mode 1: Port A and Port B can be individually de\nfined as input or output in Mode 1 to support a wide variety of \nstrobed I/O applications.\nFIGURE 10. COMBINATIONS OF MODE 1\n1\nD7\n0\nD6\n1\nD5\n1\nD4\n1/0\nD3\nD2\nD1\nD0\nCONTROL WORD\nPORT A - (STROBED INPUT)\nPC4\n8\nOBF\nB\nPA7-PA0\nSTB\nA\nINTRB\nPC0\nPC6, PC7\n2\nWR\nPC6, PC7\n1 = INPUT\n0 = OUTPUT\nPORT B - (STROBED OUTPUT)\n8\nIIBFA\nPC5\nINTRA\nPC3\nACK\nB\nPC2\nI/O\nPC1\nPB7, PB0\nRD\n10 1\nD7\n0\nD6\n1\nD5\n0\nD4\n1/0\nD3\nD2\nD1\nD0\nCONTROL WORD\nPORT A - (STROBED OUTPUT)\nPC7\n8\nSTB\nB\nPA7-PA0\nOBF\nA\nINTRB\nPC0\nPC4, PC5\n2\nRD\nPC4, PC5\n1 = INPUT\n0 = OUTPUT\nPORT B - (STROBED INPUT)\n8\nACK\nA\nPC6\nINTRA\nPC3\nIBFB\nPC1\nI/O\nPC2\nPB7, PB0\nWR\n11\n11 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nFIGURE 12. MODE 2\nFIGURE 11. MODE CONTROL WORD\nNOTE: Any sequence where WR\n occurs before ACK\n and STB\n occurs before RD is permissible. (INTR = IBF \n\uf0b7\n MASK \n\uf0b7\n STB\n \n\uf0b7\n RD\n + OBF\n \n\uf0b7\n MASK \n\uf0b7\n ACK\n \n\uf0b7\n WR\n)\nFIGURE 13. MODE 2 (BIDIRECTIONAL)\n1\nD7\nD6\nD5\nD4\nD3\nD2\nD1\nD0\nCONTROL WORD\n1/0\n1/0\n1 / 0\n1\nPC2-PC0\n1 = INPUT\n0 = OUTPUT\nPORT B\n1 = INPUT\n0 = OUTPUT\nGROUP B MODE\n0 = MODE 0\n1 = MODE 1\nPC7\nOBF\nA\nPC6\nINTE\nPA7-PA0\nACK\nA\nIBFA\nPC4\nWR\nINTE\nRD\nPC3\nPC5\nPC2-PC0\n1\n2\n8\nSTB\nA\n3\nI/O\nINTRA\ntWOB\ntAOB\ntAK\ntAD\ntKD\ntPH\ntPS\ntSIB\ntST\nOBF\nWR\nINTR\nACK\nIBF\nSTB\nPERIPHERAL\nBUS\nRD\ntRIB\nDATA FROM\nPERIPHERAL TO XD82C55-5\nDATA FROM\nXD82C55-5 TO CPU\nDATA FROM\nCPU TO XD82C55-5\n12 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nXD82C55-5 TO PERIPHERAL\nDATA FROM\nMODE 2 AND MODE 0 (INPUT) MODE 2 AND MODE 0 (OUTPUT)\nMODE 2 AND MODE 1 (OUTPUT) MODE 2 AND MODE 1 (INPUT)\nFIGURE 14. MODE 2 COMBINATIONS\n1\nD7\n1\nD6\nD5\nD4\nD3\nD2\nD1\nD0\nCONTROL WORD\nPC7\n8\nSTB\nA\nPA7-PA0\nOBF\nA\nIBFA\nPC5\nPC2-PC0\n3\nRD\nPC2-PC0\n1 = INPUT\n0 = OUTPUT\nACK\nA\nPC6\nINTRA\nPC3\nI/O\nPC4\nPB7-PB0\n01\n1/0\n8\nWR\n1\nD7\n1\nD6\nD5\nD4\nD3\nD2\nD1\nD0\nCONTROL WORD\nPC7\n8\nSTB\nA\nPA7-PA0\nOBF\nA\nIBFA\nPC5\nPC2-PC0\n3\nRD\nPC2-PC0\n1 = INPUT\n0 = OUTPUT\nACK\nA\nPC6\nINTRA\nPC3\nI/O\nPC4\nPB7, PB0\n00\n1/0\n8\nWR\n1\nD7\n1\nD6\nD5\nD4\nD3\nD2\nD1\nD0\nCONTROL WORD\nPC7\n8\nSTB\nA\nPA7-PA0\nOBF\nA\nIBFA\nPC5\nRD\nACK\nA\nPC6\nINTRA\nPC3\nPC4\nPB7-PB0\n10\n8\nWR\nPC1\nOBF\nB\nACK\nB\nPC2\nPC0\nINTRB\n1\nD7\n1\nD6\nD5\nD4\nD3\nD2\nD1\nD0\nCONTROL WORD\nPC7\n8\nSTB\nA\nPA7-PA0\nOBF\nA\nIBFA\nPC5\nRD\nACK\nA\nPC6\nINTRA\nPC3\nPC4\nPB7-PB0\n11\n8\nWR\nPC2\nSTB\nB\nPC1\nPC0\nINTRB\nIBFB\n13 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nSpecial Mode Combination Considerations\nThere are several combinations of modes possible. For any \ncombination, some or all of Port C lines are used for control or \nstatus. The remaining bits are either inputs or outputs as \ndefined by a “Set Mode” command.\nDuring a read of Port C, the stat\ne of all the Port C lines, except \nthe ACK\n and STB\n lines, will be placed on the data bus. In place \nof the ACK\n and STB\n line states, flag status will appear on the \ndata bus in the PC2, PC4, and PC\n6 bit positions as illustrated \nby Figure 17.\nThrough a “Write Port C” comm\nand, only the Port C pins \nprogrammed as outputs in a Mode 0 group can be written. No \nother pins can be affected by a “Write Port C” command, nor \ncan the interrupt enable flags be \naccessed. To write to any Port \nC output programmed as an out\nput in Mode 1 group or to \nchange an interrupt enable flag, \nthe “Set/Reset Port C Bit” \ncommand must be used.\nWith a “Set/Reset Port C Bit” command, any Port C line \nprogrammed as an output \n(including IBF and OBF\n) can be \nwritten, or an interrupt enable flag can be either set or reset. \nPort C lines programmed as inputs, including ACK\n and STB\n \nlines, associated with Port C are \nnot affected by a “Set/Reset \nPort C Bit” command. Writing to the corresponding Port C bit \npositions of the ACK\n and STB\n lines with the “Set Reset Port C \nBit” command will affect the Group A and Group B interrupt \nenable flags, as illustrated in Figure 17.\nCurrent Drive Capability\nAny output on Port A, B or C can \nsink or source 2.5mA. This \nfeature allows the XD82C55-5 to di\nrectly drive Darlington type \ndrivers and high-voltage displays that require such sink or \nsource current.\nReading Port C Status\n \n(Figures 15 and 16)\nIn Mode 0, Port C transfers dat\na to or from the peripheral \ndevice. When the XD82C55-5 is programmed to function in Modes \nMODE DEFINITION SUMMARY\nMODE 0 MODE 1 MODE 2\nIN OUT IN OUT GROUP A ONLY\nPA0\nPA1\nPA2\nPA3\nPA4\nPA5\nPA6\nPA7\nIn\nIn\nIn\nIn\nIn\nIn\nIn\nIn\nOut\nOut\nOut\nOut\nOut\nOut\nOut\nOut\nIn\nIn\nIn\nIn\nIn\nIn\nIn\nIn\nOut\nOut\nOut\nOut\nOut\nOut\nOut\nOut\nPB0\nPB1\nPB2\nPB3\nPB4\nPB5\nPB6\nPB7\nIn\nIn\nIn\nIn\nIn\nIn\nIn\nIn\nOut\nOut\nOut\nOut\nOut\nOut\nOut\nOut\nIn\nIn\nIn\nIn\nIn\nIn\nIn\nIn\nOut\nOut\nOut\nOut\nOut\nOut\nOut\nOut\nPC0\nPC1\nPC2\nPC3\nPC4\nPC5\nPC6\nPC7\nIn\nIn\nIn\nIn\nIn\nIn\nIn\nIn\nOut\nOut\nOut\nOut\nOut\nOut\nOut\nOut\nINTRB\nIBFB\nSTB\nB\nINTRA\nSTB\nA\nIBFA\nI/O\nI/O\nINTRB\nOBF\nB\nACK\nB\nINTRA\nI/O\nI/O\nACK\nA\nOBF\nA\nI/O\nI/O\nI/O\nINTRA\nSTB\nA\nIBFA\nACK\nA\nOBF\nA\nMode 0\nor Mode 1\nOnly\nINPUT CONFIGURATION\nD7 D6 D5 D4 D3 D2 D1 D0\nI/O I/O IBFA INTEA INTRA INTEB IBFB INTRB\nOUTPUT CONFIGURATION\nD7 D6 D5 D4 D3 D2 D1 D0\nOBFA INTEA I/O I/O INTRA INTEB OBFB INTRB\nFIGURE 15. MODE 1 STATUS WORD FORMAT\nD7 D6 D5 D4 D3 D2 D1 D0\nOBFA INTE1 IBFA INTE2 INTRA X X X\n(Defined by Mode 0 or Mode 1 Selection)\nFIGURE 16. MODE 2 STATUS WORD FORMAT\nGROUP A\nGROUP B\nGROUP A\nGROUP B\nGROUP A\nGROUP B\n14 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\n1 or 2, Port C generates or a\nccepts “hand shaking” signals with \nthe peripheral device. Reading the \ncontents of Port C allows \nthe programmer to test or verify \nthe “status” of each peripheral \ndevice and change the program flow accordingly.\nThere is not a special instructi\non to read the status information \nfrom Port C. A normal read operation of Port C is executed to \nperform this function.\nINTERRUPT\nPOSITION\nENABLE FLAG\nALTERNATE PORT C\nPIN SIGNAL (MODE)\nACK\nPC2\nINTE B\nB (Output Mode 1)\nor STB\nB (Input Mode 1)\nSTB\nPC4\nINTE A2\nA (Input Mode 1 or Mode \n2)\nACK\nPC6\nINTE A1\nA (Output Mode 1 or \nMode 2)\nFIGURE 17. INTERRUPT ENABLE FLAGS IN MODES 1 AND 2\nFIGURE 18. PRINTER INTERFACE\nPA0\nPA1\nPA2\nPA3\nPA4\nPA5\nPA6\nPA7\nPC7\nPC6\nPC5\nPC4\nPB0\nPB1\nPB2\nPB3\nPB4\nPB5\nPB6\nPB7\nPC1\nPC2\nDATA READY\nACK\nPAPER FEED\nFORWARD/REV.\nDATA READY\nACK\nPAPER FEED\nFORWARD/REV.\nRIBBON\nCARRIAGE SEN.\nMODE 1\n(OUTPUT)\nXD82C55-5\nMODE 1\n(OUTPUT)\nCONTROL LOGIC \nAND DRIVERS\nINTERRUPT \nREQUEST\nPC0\nINTERRUPT \nREQUEST\nPC3\nHAMMER\nRELAYS\nHIGH SPEED\nPRINTER\n15 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nthe XD82C55-5.\n18 through 24 present a few examples of typical applications of\n \nto initialize the XD82C55-5 to exactly “fit” the application. Figures\n \noperational description, a control word can easily be developed\nthis information to the examples and tables in the detailed\n \ncharacteristics for both data transfer and timing, and matching\n \nsoftware. By examining the I/O devices interface\nservice routine and becomes an extension of the system\n \nfunctional definition of the XD82C55-5 is programmed by the I/O\n \nsoftware interface between the device and the CPU. The\n \na “service routine” associated\n \nwith it. The routine manages the\n \nEach peripheral device in a microcomputer system usually has\nexternal logic.\ninterface almost any I/O device without the need for additional\n \noptimum use of available pins and is flexible enough to\nequipment to the microcomputer system. It represents the\n \nThe XD82C55-5 is a very powerful tool for interfacing peripheral\n \nApplications of the\n \nX\nD82C55-5\nFIGURE 19. KEYBOARD AND DISPLAY INTERFACE\nFIGURE 20. KEYBOARD AND TERMINAL ADDRESS \nINTERFACE\nFIGURE 21. DIGITAL TO ANALOG, ANALOG TO DIGI\nTAL FIGURE 22. BASIC CRT CONTROLLER INTERFACE\nPA0\nPA1\nPA2\nPA3\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPB3\nPB4\nPB5\nPB6\nPB7\nPC1\nPC2\nSTROBE\nACK\nDATA READY\nACK\nMODE 1\n(OUTPUT)\nXD82C55-5\nMODE 1\n(INPUT)\nFULLY\nDECODED\nINTERRUPT \nREQUEST\nINTERRUPT \nREQUEST\nPC3\nPC6\nPC7\nKEYBOARD\nR0\nR1\nR2\nR3\nR4\nR5\nSHIFT\nCONTROL\nB0\nB1\nB2\nB3\nB4\nB5\nBACKSPACE\nCLEAR\nBURROUGHS\nSELF-SCAN\nDISPLAY\nBLANKING\nCANCEL WORD\nSTROBE\nACK\nFULLY\nDECODED\nKEYBOARD\nR0\nR1\nR2\nR3\nR4\nR5\nSHIFT\nCONTROL\nPA0\nPA1\nPA2\nPA3\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPC6\nPC7\nPB0\nPB1\nPB2\nPB3\nPB4\nPB5\nPB6\nPB7\nMODE 0\n(INPUT)\nXD82C55-5\nMODE 1\n(INPUT)\nPC3\nBUST LT\nTEST LT\nTERMINAL\nADDRESS\nINTERRUPT \nREQUEST\nPA0\nPA1\nPA2\nPA3\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPC6\nPC7\nPC1\nPC2\nPC3\nPB0\nPB1\nPB2\nPB4\nPB5\nLSB\nSTB DATA\nMSB\nMODE 0\n(INPUT)\nXD82C55-5\nMODE 0\n(OUTPUT)\n12-BIT\nD/A\nCONVERTER\n(DAC)\nPC0\nPB3\nPB6\nPB7\nBIT\nSET/RESET\nSAMPLE EN\nSTB\nLSB\n8-BIT\nA/D\nCONVERTER\n(ADC)\nANALOG\nINPUT\nANALOG\nOUTPUT\nMSB\nPA0\nPA1\nPA2\nPA3\nPA4\nPA5\nPA6\nPA7\nPC7\nPC6\nPC5\nPC4\nPB0\nPB1\nPB2\nPB3\nPB4\nPB5\nPB6\nPB7\nPC2\nPC1\nMODE 0\n(OUTPUT)\nXD82C55-5\nMODE 1\n(OUTPUT)\nPC3\nDATA READY\nACK\nCRT CONTROLLER\n² CHARACTER GEN.\nINTERRUPT \nREQUEST\n² REFRESH BUFFER\nR0\nR1\nR2\nR3\nR4\nR5\nSHIFT\nCONTROL\nROW STB\nCOLUMN STB\nCURSOR H/V STB\nCURSOR/ROW/COLUMN\n² CURSOR CONTROL\nPC0\nADDRESS\nH&V\nBLANKED\nBLACK/WHITE\n16 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nFIGURE 23. BASIC FLOPPY DISC INTERFACE FIG\nURE 24. MACHINE TOOL CONTROLLER INTERFACE\nPA0\nPA1\nPA2\nPA3\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPC7\nPC6\nPB0\nPB1\nPB2\nPB3\nPB4\nPB5\nPB6\nPB7\nPC1\nPC0\nMODE 0\n(OUTPUT)\nXD82C55-5\nMODE 2\nPC3\nDATA STB\nACK (IN)\nFLOPPY DISK\nINTERRUPT \nREQUEST\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nTRACK “0” SENSOR\nSYNC READY\nINDEX\nDATA READY\nACK (OUT)\nPC2\nENGAGE HEAD\nFORWARD/REV.\nREAD ENABLE\nWRITE ENABLE\nDISC SELECT\nENABLE CRC\nTEST\nBUSY LT\nCONTROLLER\nAND DRIVE\nPA0\nPA1\nPA2\nPA3\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPC6\nPB0\nPB1\nPB2\nPB3\nPB4\nPB5\nPB6\nPB7\nPC1\nPC2\nMODE 0\n(OUTPUT)\nXD82C55-5\nMODE 1\nPC3\nSTB\nACK\nB LEVEL\nINTERRUPT \nREQUEST\nR0\nR1\nR2\nR3\nR4\nR5\nR6\nR7\nSTART/STOP\nLIMIT SENSOR (H/V)\nOUT OF FLUID\nSTOP/GO\nPC0\nCHANGE TOOL\nLEFT/RIGHT\nUP/DOWN\nHOR. STEP STROBE\nVERT. STEP STROBE\nSLEW/STEP\nFLUID ENABLE\nEMERGENCY STOP\nPAPER\nTAPE\nREADER\n(INPUT)\nMACHINE TOOL\nMODE 0\n(INPUT)\n17 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nAbsolute Maxi\nmum Ratings \nT\nA\n = +25°C \nThermal Information\nSupply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +8.0V\nInput, Output or I/O Voltage . . . . . . . . . . . . .GND-0.5V to V\nCC\n+0.5V\nESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1\nOperating Conditions\nVoltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +4.5V to 5.5V\nOperating Temperature Range\nXD82C55-5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C\nDie Characteristics\nGate Count. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000 Gates\nThermal Resistance (Typical, Note 1)\n\uf071\nJA \n(°C/W)\n\uf071\nJC\n(°C/W)\nCERDIP Package. . . . . . . . . . . . . . . . . 50 10\nPDIP Package . . . . . . . . . . . . . . . . . . . 50 N/A\nMaximum Storage Temperature Range. . . . . . . . . .-65°C to +150°C\nMaximum Junction Temperature\nPDIP Packages  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C\nCAUTION: Stresses above those listed in “Abs\nolute Maximum Ratings” may cause permanent dam\nage to the device. This is a stress o\nnly rating and operation of the\ndevice at these or any other conditions above those indicated in\n the operational sections of this specification is not implied.\nNOTE:\n1.\n\uf071\nJA\n is measured with the component mounted\n on an evaluation PC board in free air.\nElectrical Specifications\nV\nCC\n = 5.0V ±10%; T\nA\n = Operating Temperature Range \nSYMBOL PARAMETER TEST CONDITIONS MIN MAX UNITS\nV\nIH\nLogical One Input Voltage 2.0\n2.2\n-V\nV\nIL\nLogical Zero Input Voltage\n-0 . 8 V\nV\nOH\nLogical One Output Voltage I\nOH\n = -2.5mA,\nI\nOH\n = -100\n\uf06d\nA\n3.0\nV\nCC\n -0.4\n-V\nV\nOL\nLogical Zero Output Voltage I\nOL\n +2.5mA - 0.4 V\nI\nI\nInput Leakage Current V\nIN\n = V\nCC\n or GND, RD\n, CS\n, A1, A0, RESET, WR -1.0 +1.0\n\uf06d\nA\nIO I/O Pin Leakage Current VO = V\nCC\n or GND, D0 - D7 -10 +10 \n\uf06d\nA\nIBHH Bus Hold High Current VO = 3.0V. Ports A, B, C\nT\nA\n = -55°C -50 -450\n\uf06d\nA\nT\nA\n = +128°C -50 -400\n\uf06d\nA\nIBHL Bus Hold Low Current VO = 1.0V. Port A ONLY\nT\nA\n = -55°C 50 450\n\uf06d\nA\nT\nA\n = +128°C 50 400\n\uf06d\nA\nIDAR Darlington Drive Current Ports A, B, C. Test Condition 3 -2.5 Note 2, 4 mA\nICCSB Standby Power Supply Current V\nCC\n = 5.5V, V\nIN\n = V\nCC\n or GND. Output Open - 10\n\uf06d\nA\nICCOP Operating Power Supply Current T\nA\n = +25°C, V\nCC\n = 5.0V, Typical (See Note 3) - 1 mA/MHz\nNOTES:\n2. No internal current limiting exists on Port Outputs. \nA resistor must be added externally to limit the current.\n3. ICCOP = 1mA/MHz of Peripheral Read/Write cycle time. (Example: 1.0\n\uf06d\ns I/O Read/Write cycle time = 1mA).\n4. Tested as V\nOH\n at -2.5mA.\nCapacitance\nT\nA\n = +25°C\nSYMBOL PARAMETER TYPICAL UNITS TEST CONDITIONS\nCIN Input Capacitance 10 pF FREQ = 1MHz, All Measurements are referenced to \ndevice GND\nCI/O I/O Capacitance 20 pF\n18 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nAC Electrical Specifications\nV\nCC\n = +5V\n\uf0b1\n 10%, GND = 0V; T\nA\n = Operating Temperature Range\nPARAMETER\nSYMBOL\nXD82C55-5\nUNITS\nTEST \nCONDITIONS\nMAX\nMIN\nMAX\nMIN\nREAD TIMING\nAddress Stable Before RD\n(1) tAR\nn s\n-\n-\n0\n0\nAddress Stable After RD\n(2) tRA\nn s\n-\n-\n0\n0\nRD\n(3) tRR\nns\n-\n-\n150\n250\nPulse Width\nData Valid From RD\n(4) tRD\n1\nns\n-\n-\n120\n200\nData Float After RD\n(5) tDF\n2\nns\n75\n10\n75\n10\nTime Between RD\n(6) tRV\ns and/or WR\nns\n-\n-\n300\n300\ns\nWRITE TIMING\nAddress Stable Before WR\n(7) tAW\nn s\n-\n-\n0\n0\nAddress Stable After WR\n(8) tWA\nns\n-\n-\n20\n20\nWR\n(9) tWW\nns\n-\n-\n100\n100\nPulse Width\nData Valid to WR\n(10) tDW\nns\n-\n-\n100\n100\nHigh\nData Valid After WR\n(11) tWD\nns\n-\n-\n30\n30\nHigh\nOTHER TIMING\nWR\n(12) tWB\n1\nns\n-\n-\n350\n350\n= 1 to Output\nPeripheral Data Before RD\n(13) tIR\nn s\n-\n-\n0\n0\nPeripheral Data After RD\n(14) tHR\nn s\n-\n-\n0\n0\nns\n-\n-\n200\n200\nACK Pulse Width\n(15) tAK\nns\n-\n-\n100\n100\nSTB Pulse Width\n(16) tST\nns\n-\n-\n20\n20\nPeripheral Data Before STB High\n(17) tPS\nns\n-\n-\n50\n50\nPeripheral Data After STB High\n(18) tPH\n1\nns\n-\n-\n175\n175\nACK = 0 to Output\n(19) tAD\n2\nns\n250\n20\n250\n20\nACK = 1 to Output Float\n(20) tKD\nWR\n(21) tWOB\n1\nns\n-\n-\n150\n150\n= 1 to OBF = 0\nns\n-\n-\n1\n150\n150\nACK = 0 to OBF = 1\n(22) tAOB\n1\nns\n-\n-\n150\n150\nSTB = 0 to IBF = 1\n(23) tSIB\nRD\n(24) tRIB\n1\nns\n-\n-\n150\n150\n= 1 to IBF = 0\nRD\n(25) tRIT\n1\nns\n-\n-\n200\n200\n= 0 to INTR = 0\n-\n-\n1\nns\n150\n150\nSTB = 1 to INTR = 1\n(26) tSIT\n1\nns\n-\n-\n150\n150\nACK = 1 to INTR = 1\n(27) tAIT\nWR\n(28) tWIT\n1\nns\n-\n-\n200\n200\n= 0 to INTR = 0\n1, (Note)\nns\n-\n-\n500\n500\nReset Pulse Width\n(29) tRES\nNOTE: Period of initial Reset pulse after power-on must be at least 50\n\uf06d\nsec. Subsequent Reset pulses may be 500ns minimum.\n19 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nXD82C55-5-5\nTiming Waveforms \nFIGURE 25. MODE 0 (BASIC INPUT)\nFIGURE 26. MODE 0 (BASIC OUTPUT)\nFIGURE 27. MODE 1 (STROBED INPUT)\ntRA (2)\ntHR (14)\ntRR (3)\ntIR (13)\ntAR (1)\ntRD (4)\ntDF (5)\nRD\nINPUT\nCS\n, A1, A0\nD7-D0\ntAW (7)\ntWA (8)\ntWS (12)\ntWW (9)\ntWD (11)\ntDW\nWR\nD7-D0\nCS\n, A1, A0\nOUTPUT\n(10)\ntST (16)\nSTB\nINTR\nRD\nINPUT FROM\nIBF\nPERIPHERAL\ntSIB\ntSIT\ntPH\ntPS (17)\ntRIT\ntRIB (24)\n(23)\n(26)\n(25)\n(18)\n20 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nFIGURE 28. MODE 1 (STROBED OUTPUT)\nFIGURE 29. MODE 2 (BIDIRECTIONAL)\nNOTE: Any sequence where WR\n occurs before ACK\n and STB\n occurs before RD\n is permissible. (INTR = IBF \n\uf0b7\n MASK\n \n\uf0b7\n STB\n \n\uf0b7\n RD\n \n\uf02b\n OBF\n \n\uf0b7\n MASK\n \n\uf0b7\n ACK\n \n\uf0b7\n WR\n)\nTiming Waveforms \n (Continued)\ntWOB (21)\ntWB (12)\ntAIT (27)\ntAK (15)\ntAOB (22)\ntWIT\nOBF\nWR\nINTR\nACK\nOUTPUT\n(28)\ntWOB\ntAOB\ntAK\ntAD (19)\ntKD\ntPH (18)\ntPS (17)\ntSIB\ntST\nOBF\nWR\nINTR\nACK\nIBF\nSTB\nPERIPHERAL\nBUS\nRD\ntRIB (24)\nDATA FROM\nPERIPHERAL TO XD82C55-5\nDATA FROM\nXD82C55-5 TO CPU\nDATA FROM\nCPU TO XD82C55-5\n(21)\n(22)\n(15)\n(16)\n(20)\n(23)\n(NOTE)\n(NOTE)\n21 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nXD82C55-5 TO PERIPHERAL\nDATA FROM\nFIGURE 30. WRITE TIMING FIGURE 31. READ TIMING\nTiming Waveforms \n (Continued)\nWR\nDATA\nA0-A1, \nCS\nBUS\ntWW (9)\ntDW (10) tWD (11)\ntWA (8)\ntAW (7)\nRD\nDATA\nA0-A1, \nCS\nBUS\ntRR (3)\ntRA (2)\ntAR (1)\nVALID\n(4) tRD\ntDF (5)\nHIGH IMPEDANCE\nAC Test Circuit AC Testin\ng Input, Output Waveforms\nR1\nV1\nOUTPUT FROM\nDEVICE UNDER\nTEST\nTEST\nPOINT\nC1\nR2\n(SEE NOTE)\nINPUT\nVIH + 0.4V\nVIL - 0.4V\n1.5V 1.5V\nVOH\nVOL\nOUTPUT\nAC Testing: All AC Parameters tested as per test circuits. Input RISE \nand FALL times are driven at 1ns/V. \nTEST CONDITION DEFINITION TABLE\nTEST CONDITION V1 R1 R2 C1\n1 1.7V 523\n\uf057\nOpen 150pF\n2V\nCC\n2k\n\uf057\n1.7k\n\uf057\n50pF\n3 1.5V 750\n\uf057\nOpen 50pF\nNOTE: Includes STRAY and JIG Capacitance\n22 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nBurn-In Circuits\nDIP-40\nNOTES:\n1. V\nCC\n = 5.5V \n\uf0b1\n 0.5V\n2. VIH = 4.5V \n\uf0b1\n 10%\n3. VIL = -0.2V to 0.4V\n4. GND = 0V\nF7\nF8\nF9\nF4\nF3\nGND\nF0\nF1\nF10\nF6\nF7\nF8\nF9\nF6\nF7\nF8\nF9\nF10\nF6\n33\n34\n35\n36\n37\n38\n40\n32\n31\n30\n29\n24\n25\n26\n27\n28\n21\n22\n23\n13\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n14\n15\n16\n17\n18\n19\n20\n39\n1\nF12\nF13\nF14\nF2\nF5\nF15\nF11\nF12\nF13\nF14\nF15\nF11\nF12\nV\nCC\nF13\nF14\nF15\nF11\nF12\nF11\nC1\nF10\n23 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nPackage Outline Drawings\nNOTES:\n5. Controlling Dimensions: INCH. In \ncase of conflict between English \nand Metric dimensions, the \ninch dimensions control.\n6. Dimensioning and tolerancing per ANSI Y14.5M\n-\n1982.\n7. Symbols are defined in the “MO Series Symbol List” in Section 2.2 \nof Publication No. 95.\n8. Dimensions A, A1 and L are me\nasured with the package seated in \nJEDEC seating plane gauge GS\n-\n3.\n9. D, D1, and E1 dimensions do not \ninclude mold flash or protrusions. \nMold flash or protrusions shal\nl not exceed 0.010 inch (0.25mm).\n10. E and are measured with the leads constrained to be per-\npendicular to datum .\n11. e\nB\n and e\nC\n are measured at the lead tips with the leads uncon-\nstrained. e\nC\n must be zero or greater.\n12. B1 maximum dimensions do not include dambar protrusions. \nDambar protrusions shall not exceed 0.010 inch (0.25mm).\n13. N is the maximum number of terminal positions.\n14. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, \nE42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).\ne\nA\n-C-\nC\nL\nE\ne\nA\nC\ne\nB\ne\nC\n-B-\nE1\nINDEX\n12 3 N / 2\nN\nAREA\nSEATING\nBASE\nPLANE\nPLANE\n-C-\nD1\nB1\nB\ne\nD\nD1\nA\nA2\nL\nA1\n-A-\n0.010 (0.25) C A\nM\nBS\nDIP-40\nSYMBOL\nINCHES MILLIMETERS\nNOTES\nMIN MAX MIN MAX\nA - 0.250 - 6.35 4\nA1 0.015 - 0.39 - 4\nA2 0.125 0.195 3.18 4.95 -\nB 0.014 0.022 0.356 0.558 -\nB1 0.030 0.070 0.77 1.77 8\nC 0.008 0.015 0.204 0.381 -\nD 1.980 2.095 50.3 53.2 5\nD1 0.005 - 0.13 - 5\nE 0.600 0.625 15.24 15.87 6\nE1 0.485 0.580 12.32 14.73 5\ne 0.100 BSC 2.54 BSC -\ne\nA\n0.600 BSC 15.24 BSC 6\ne\nB\n- 0.700 - 17.78 7\nL 0.115 0.200 2.93 5.08 4\nN4 0 4 0 9\n24 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\nNOTES:\n1. Index area: A notch or a pin one \nidentification mark shall be locat-\ned adjacent to pin one and shall be located within the shaded\narea shown. The manufacturer’s \nidentification shall not be used\nas a pin one identification mark.\n2. The maximum limits of lead dimensions b and c or M shall be \nmeasured at the centroid of \nthe finished lead surfaces, when\nsolder dip or tin plate lead finish is applied.\n3. Dimensions b1 and c1 apply to l\nead base metal only. Dimension \nM applies to lead plating and finish thickness.\n4. Corner leads (1, N, N/2, and N/2+1) may be configured with a \npartial lead paddle. For this co\nnfiguration dimension b3 replaces\ndimension b2.\n5. This dimension allows for off-\ncenter lid, meniscus, and glass \noverrun.\n6. Dimension Q shall be measured from the seating plane to the \nbase plane.\n7. Measure dimension S1 at all four corners.\n8. N is the maximum number of terminal positions.\n9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.\n10. Controlling dimension: INCH.\nbbb C A - B\nS\nc\nQ\nL\nA\nSEATING\nBASE\nD\nPLANE\nPLANE\n-D-\n-A-\n-C-\n-B-\n\uf061\nD\nE\nS1\nb2\nb\nA\ne\nM\nc1\nb1\n(c)\n(b)\nSECTION A-A\nBASE\nLEAD FINISH\nMETAL\ne\nA/2\nA\nM\nS\nS\nccc C A - B\nM\nD\nS\nS\naaa\nCA  -  B\nM\nD\nS\nS\ne\nA\nF40.6 \nMIL-STD-1835 GDIP1-T40 (D-5, CONFIGURATION A)\n40 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE\nSYMBOL\nINCHES MILLIMETERS\nNOTES\nMIN MAX MIN MAX\nA - 0.225 - 5.72 -\nb 0.014 0.026 0.36 0.66 2\nb1 0.014 0.023 0.36 0.58 3\nb2 0.045 0.065 1.14 1.65 -\nb3 0.023 0.045 0.58 1.14 4\nc 0.008 0.018 0.20 0.46 2\nc1 0.008 0.015 0.20 0.38 3\nD - 2.096 - 53.24 5\nE 0.510 0.620 12.95 15.75 5\ne 0.100 BSC 2.54 BSC -\neA 0.600 BSC 15.24 BSC -\neA/2 0.300 BSC 7.62 BSC -\nL 0.125 0.200 3.18 5.08 -\nQ 0.015 0.070 0.38 1.78 6\nS1 0.005 - 0.13 - 7\n\uf061\n90\no\n105\no\n90\no\n105\no\n-\naaa - 0.015 - 0.38 -\nbbb - 0.030 - 0.76 -\nccc - 0.010 - 0.25 -\nM - 0.0015 - 0.038 2, 3\nN4 0 4 0 8\nRev. 0 4/94\n25 \n                                      XD82C55-5\nTEMP RANGE(°C)  0 to+70  DIP-40\n'}]
!==============================================================================!
### Component Summary: XD82C55-5

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage: 4.5V to 5.5V
  - Absolute Maximum Supply Voltage: 8.0V

- **Current Ratings:**
  - Drive Capability: 2.5mA on all I/O ports
  - Standby Power Supply Current (ICCSB): 10µA
  - Operating Power Supply Current (ICCOP): 1mA/MHz

- **Power Consumption:**
  - Low standby power consumption (10µA)
  - Operating power consumption is dependent on the frequency of operation.

- **Operating Temperature Range:**
  - 0°C to 70°C

- **Package Type:**
  - DIP-40 (Dual In-line Package with 40 pins)

- **Special Features or Notes:**
  - Compatible with NMOS 8255A
  - High-speed operation with no wait states at 5MHz and 8MHz
  - Direct bit set/reset capability
  - Enhanced control word read capability
  - Bus hold circuitry eliminates the need for pull-up resistors
  - Pb-Free and RoHS compliant

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Not specified in the provided text.

**Description of the Component:**
The XD82C55-5 is a high-performance CMOS programmable I/O device that serves as a versatile interface between microprocessors and peripheral devices. It is a modern version of the industry-standard 8255A, designed to provide efficient input/output operations with a low power consumption profile. The device features 24 I/O pins that can be configured in various modes to accommodate different application requirements.

**Typical Applications:**
The XD82C55-5 is commonly used in various applications, including:
- **Peripheral Interface:** It can interface with keyboards, displays, and other input/output devices.
- **Data Acquisition Systems:** Used in systems that require data collection from sensors or other sources.
- **Control Systems:** Suitable for applications that require control signals for motors, relays, or other actuators.
- **Communication Interfaces:** Can be used in communication systems for data transfer between devices.
- **Embedded Systems:** Ideal for microcontroller-based systems requiring flexible I/O configurations.

This component's flexibility and compatibility with various microprocessors make it a valuable tool in designing complex electronic systems.