Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/MyFiles/XilinixVivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3545cb63fb55402986db75503e5960e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram256x8
Compiling module xil_defaultlib.freq_div
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.digit_extractor
Compiling module xil_defaultlib.transcodor_7seg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
