// Seed: 2242314775
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wand id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1
  );
  wire id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand  id_0,
    input uwire id_1,
    input wand  id_2,
    input tri1  id_3
);
  wire id_5;
  assign id_6 = -1 <-> 1;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  id_7(
      .id_0(1)
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
