$comment
	File created using the following command:
		vcd file CPU.msim.vcd -direction
$end
$date
	Fri Jul 07 22:26:54 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module shiftLeft2_vlg_vec_tst $end
$var reg 32 ! in [31:0] $end
$var wire 1 " out [31] $end
$var wire 1 # out [30] $end
$var wire 1 $ out [29] $end
$var wire 1 % out [28] $end
$var wire 1 & out [27] $end
$var wire 1 ' out [26] $end
$var wire 1 ( out [25] $end
$var wire 1 ) out [24] $end
$var wire 1 * out [23] $end
$var wire 1 + out [22] $end
$var wire 1 , out [21] $end
$var wire 1 - out [20] $end
$var wire 1 . out [19] $end
$var wire 1 / out [18] $end
$var wire 1 0 out [17] $end
$var wire 1 1 out [16] $end
$var wire 1 2 out [15] $end
$var wire 1 3 out [14] $end
$var wire 1 4 out [13] $end
$var wire 1 5 out [12] $end
$var wire 1 6 out [11] $end
$var wire 1 7 out [10] $end
$var wire 1 8 out [9] $end
$var wire 1 9 out [8] $end
$var wire 1 : out [7] $end
$var wire 1 ; out [6] $end
$var wire 1 < out [5] $end
$var wire 1 = out [4] $end
$var wire 1 > out [3] $end
$var wire 1 ? out [2] $end
$var wire 1 @ out [1] $end
$var wire 1 A out [0] $end
$var wire 1 B sampler $end
$scope module i1 $end
$var wire 1 C gnd $end
$var wire 1 D vcc $end
$var wire 1 E unknown $end
$var tri1 1 F devclrn $end
$var tri1 1 G devpor $end
$var tri1 1 H devoe $end
$var wire 1 I in[30]~input_o $end
$var wire 1 J in[31]~input_o $end
$var wire 1 K out[0]~output_o $end
$var wire 1 L out[1]~output_o $end
$var wire 1 M out[2]~output_o $end
$var wire 1 N out[3]~output_o $end
$var wire 1 O out[4]~output_o $end
$var wire 1 P out[5]~output_o $end
$var wire 1 Q out[6]~output_o $end
$var wire 1 R out[7]~output_o $end
$var wire 1 S out[8]~output_o $end
$var wire 1 T out[9]~output_o $end
$var wire 1 U out[10]~output_o $end
$var wire 1 V out[11]~output_o $end
$var wire 1 W out[12]~output_o $end
$var wire 1 X out[13]~output_o $end
$var wire 1 Y out[14]~output_o $end
$var wire 1 Z out[15]~output_o $end
$var wire 1 [ out[16]~output_o $end
$var wire 1 \ out[17]~output_o $end
$var wire 1 ] out[18]~output_o $end
$var wire 1 ^ out[19]~output_o $end
$var wire 1 _ out[20]~output_o $end
$var wire 1 ` out[21]~output_o $end
$var wire 1 a out[22]~output_o $end
$var wire 1 b out[23]~output_o $end
$var wire 1 c out[24]~output_o $end
$var wire 1 d out[25]~output_o $end
$var wire 1 e out[26]~output_o $end
$var wire 1 f out[27]~output_o $end
$var wire 1 g out[28]~output_o $end
$var wire 1 h out[29]~output_o $end
$var wire 1 i out[30]~output_o $end
$var wire 1 j out[31]~output_o $end
$var wire 1 k in[0]~input_o $end
$var wire 1 l in[1]~input_o $end
$var wire 1 m in[2]~input_o $end
$var wire 1 n in[3]~input_o $end
$var wire 1 o in[4]~input_o $end
$var wire 1 p in[5]~input_o $end
$var wire 1 q in[6]~input_o $end
$var wire 1 r in[7]~input_o $end
$var wire 1 s in[8]~input_o $end
$var wire 1 t in[9]~input_o $end
$var wire 1 u in[10]~input_o $end
$var wire 1 v in[11]~input_o $end
$var wire 1 w in[12]~input_o $end
$var wire 1 x in[13]~input_o $end
$var wire 1 y in[14]~input_o $end
$var wire 1 z in[15]~input_o $end
$var wire 1 { in[16]~input_o $end
$var wire 1 | in[17]~input_o $end
$var wire 1 } in[18]~input_o $end
$var wire 1 ~ in[19]~input_o $end
$var wire 1 !! in[20]~input_o $end
$var wire 1 "! in[21]~input_o $end
$var wire 1 #! in[22]~input_o $end
$var wire 1 $! in[23]~input_o $end
$var wire 1 %! in[24]~input_o $end
$var wire 1 &! in[25]~input_o $end
$var wire 1 '! in[26]~input_o $end
$var wire 1 (! in[27]~input_o $end
$var wire 1 )! in[28]~input_o $end
$var wire 1 *! in[29]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 !
0A
0@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
xB
0C
1D
xE
1F
1G
1H
1I
1J
0K
0L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
1j
1k
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
1*!
$end
#1000000
