Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 07 11:53:05 2017
| Host         : Skipper-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------------+-------------------------------------+------------------+----------------+
|             Clock Signal             |              Enable Signal              |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                       |                                         |                                     |                1 |              1 |
|  CLK50MHZ_BUFG                       |                                         |                                     |                1 |              1 |
|  CLK50MHZ_BUFG                       | uut/bdata/DataHolderComp_i_1__0_n_0     |                                     |                1 |              1 |
|  CLK50MHZ_BUFG                       | uut/bdata/OuptutLine_i_1__0_n_0         |                                     |                1 |              1 |
|  CLK50MHZ_BUFG                       | uut/bclk/clear                          |                                     |                1 |              1 |
|  CLK50MHZ_BUFG                       | uut/bclk/OuptutLine_i_1_n_0             |                                     |                1 |              1 |
| ~uut/bclk/dataClockModifiedFrequency | uut/__1/i__n_0                          | uut/counterTracker[3]_i_1_n_0       |                1 |              4 |
|  CLK50MHZ_BUFG                       | uut/keyboardPressInformation[7]_i_1_n_0 |                                     |                2 |              8 |
| ~uut/bclk/dataClockModifiedFrequency |                                         |                                     |                3 |              9 |
|  CLK50MHZ_BUFG                       | uut/bclk/count                          | uut/bclk/clear                      |                6 |             23 |
|  CLK50MHZ_BUFG                       | uut/bdata/count                         | uut/bdata/DataHolderComp_i_1__0_n_0 |                6 |             23 |
+--------------------------------------+-----------------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 4      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


