{
    "assign/assign_int_wide/no_arch": {
        "test_name": "assign/assign_int_wide/no_arch",
        "verilog": "assign_int_wide.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 4.9,
        "synthesis_time(ms)": 3.5,
        "Pi": 32,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "assign/assign_ultra_wide/no_arch": {
        "test_name": "assign/assign_ultra_wide/no_arch",
        "verilog": "assign_ultra_wide.v",
        "max_rss(MiB)": 17,
        "exec_time(ms)": 17.5,
        "synthesis_time(ms)": 15.7,
        "Pi": 256,
        "Po": 256,
        "Longest Path": 2,
        "Average Path": 2
    },
    "assign/assign_wide/no_arch": {
        "test_name": "assign/assign_wide/no_arch",
        "verilog": "assign_wide.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.7,
        "Pi": 3,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "assign/assign_wire/no_arch": {
        "test_name": "assign/assign_wire/no_arch",
        "verilog": "assign_wire.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.2,
        "synthesis_time(ms)": 0.9,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
