Determining the location of the ModelSim executable...

Using: C:\intelFPGA\20.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Exercicio1 -c Exercicio1 --vector_source="E:/Desktop/Ana_Luisa/Exercicio1/Waveform.vwf" --testbench_file="E:/Desktop/Ana_Luisa/Exercicio1/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Sep 26 14:58:34 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Exercicio1 -c Exercicio1 --vector_source=E:/Desktop/Ana_Luisa/Exercicio1/Waveform.vwf --testbench_file=E:/Desktop/Ana_Luisa/Exercicio1/simulation/qsim/Waveform.vwf.vt
Info (119006): Selected device 5CGXFC7C7F23C8 for design "Exercicio1"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="E:/Desktop/Ana_Luisa/Exercicio1/simulation/qsim/" Exercicio1 -c Exercicio1

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Sep 26 14:58:35 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=E:/Desktop/Ana_Luisa/Exercicio1/simulation/qsim/ Exercicio1 -c Exercicio1
Info (119006): Selected device 5CGXFC7C7F23C8 for design "Exercicio1"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Exercicio1.vo in folder "E:/Desktop/Ana_Luisa/Exercicio1/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4725 megabytes
    Info: Processing ended: Thu Sep 26 14:58:36 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

E:/Desktop/Ana_Luisa/Exercicio1/simulation/qsim/Exercicio1.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do Exercicio1.do

Reading pref.tcl

# 2020.1


# do Exercicio1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:36 on Sep 26,2024
# vlog -work work Exercicio1.vo 

# -- Compiling module mulSomador
# 
# Top level modules:
# 	mulSomador
# End time: 14:58:36 on Sep 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:36 on Sep 26,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module mulSomador_vlg_vec_tst
# 
# Top level modules:
# 	mulSomador_vlg_vec_tst
# End time: 14:58:36 on Sep 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mulSomador_vlg_vec_tst 
# Start time: 14:58:37 on Sep 26,2024
# Loading work.mulSomador_vlg_vec_tst
# Loading work.mulSomador
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_mac
# Loading cyclonev_ver.cyclonev_lcell_comb
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# after#25
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /mulSomador_vlg_vec_tst
# End time: 14:58:37 on Sep 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 24

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading E:/Desktop/Ana_Luisa/Exercicio1/Waveform.vwf...

Reading E:/Desktop/Ana_Luisa/Exercicio1/simulation/qsim/Exercicio1.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to E:/Desktop/Ana_Luisa/Exercicio1/simulation/qsim/Exercicio1_20240926145837.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.