block_correction_Controller_0_0.v,verilog,xil_defaultlib,../../../bd/block_correction/ip/block_correction_Controller_0_0/sim/block_correction_Controller_0_0.v,
block_correction_calc_parity_0_0.v,verilog,xil_defaultlib,../../../bd/block_correction/ip/block_correction_calc_parity_0_0/sim/block_correction_calc_parity_0_0.v,
block_correction_find_error_0_0.v,verilog,xil_defaultlib,../../../bd/block_correction/ip/block_correction_find_error_0_0/sim/block_correction_find_error_0_0.v,
block_correction_correct_error_0_0.v,verilog,xil_defaultlib,../../../bd/block_correction/ip/block_correction_correct_error_0_0/sim/block_correction_correct_error_0_0.v,
block_correction.v,verilog,xil_defaultlib,../../../bd/block_correction/sim/block_correction.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
