// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : on_chip_memory.v
// Device     : gemini
// LiteX sha1 : c0f31dc8
// Date       : 2023-12-12 11:14:44
//------------------------------------------------------------------------------
// This file is Copyright (c) 2022 RapidSilicon
//--------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module mapping #(
  parameter INIT1           = {16386{1'b0}},
  parameter INIT2           = {16386{1'b0}},
  parameter INIT1_PARITY    = {2048{1'b0}},
  parameter INIT2_PARITY    = {2048{1'b0}},
  parameter READ_WIDTH_B1   = 9
)
(
    input  wire    [11:0] addr_B,
    input  wire           ren_B,
    output wire    [8:0]  dout_B,
    input  wire           clk
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

wire             sys_clk;
wire    [11:0]   addr_B_1;
wire    [8:0]    dout_B_1;
wire             ren_B_1;
wire    [15:0]   bram_out_A1;
wire    [15:0]   bram_out_A2;
wire    [15:0]   bram_out_B1;
wire    [15:0]   bram_out_B2;
wire    [1:0]    rparity_A1;
wire    [1:0]    rparity_A2;
wire    [1:0]    rparity_B1;
wire    [1:0]    rparity_B2;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign addr_B_1 = addr_B;
assign ren_B_1 = ren_B;
assign dout_B = dout_B_1;
assign sys_clk = clk;
assign dout_B_1[8:0] = {rparity_B1[0], bram_out_B1[7:0]};


  TDP_RAM18KX2 # (
    .INIT1(INIT1),
    .INIT1_PARITY(INIT1_PARITY),
    .WRITE_WIDTH_A1(18),
    .WRITE_WIDTH_B1(18),
    .READ_WIDTH_A1(18),
    .READ_WIDTH_B1(READ_WIDTH_B1),
    .INIT2(INIT2),
    .INIT2_PARITY(INIT2_PARITY),
    .WRITE_WIDTH_A2(18),
    .WRITE_WIDTH_B2(18),
    .READ_WIDTH_A2(18),
    .READ_WIDTH_B2(18)
  )
  TDP_RAM18KX2_inst (
    .WEN_A1(1'b0),
    .WEN_B1(1'b0),
    .REN_A1(1'b0),
    .REN_B1(ren_B_1),
    .CLK_A1(1'b0),
    .CLK_B1(sys_clk),
    .BE_A1({2{1'b0}}),
    .BE_B1({2{1'b0}}),
    .ADDR_A1({14{1'b0}}),
    .ADDR_B1({addr_B_1[10:0], {3{1'd0}}}),
    .WDATA_A1({16{1'b0}}),
    .WPARITY_A1({2{1'b0}}),
    .WDATA_B1({16{1'b0}}),
    .WPARITY_B1({2{1'b0}}),
    .RDATA_A1(bram_out_A1[15:0]),
    .RPARITY_A1(rparity_A1[1:0]),
    .RDATA_B1(bram_out_B1[15:0]),
    .RPARITY_B1(rparity_B1[1:0]),
    .WEN_A2(1'b0),
    .WEN_B2(1'b0),
    .REN_A2(1'b0),
    .REN_B2(1'b0),
    .CLK_A2(1'b0),
    .CLK_B2(1'b0),
    .BE_A2({2{1'b0}}),
    .BE_B2({2{1'b0}}),
    .ADDR_A2({14{1'b0}}),
    .ADDR_B2({14{1'b0}}),
    .WDATA_A2({16{1'b0}}),
    .WPARITY_A2({2{1'b0}}),
    .WDATA_B2({16{1'b0}}),
    .WPARITY_B2({2{1'b0}}),
    .RDATA_A2(bram_out_A2[15:0]),
    .RPARITY_A2(rparity_A2[1:0]),
    .RDATA_B2(bram_out_B2[15:0]),
    .RPARITY_B2(rparity_B2[1:0])
  );

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2023-12-12 11:14:44.
//------------------------------------------------------------------------------