static inline T_1 int F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = 0 ;\r\nif ( F_2 () && ! F_3 ( V_2 ) ) {\r\nF_4 () ;\r\nif ( F_5 () && F_6 ( V_2 , 0 ) )\r\nV_3 = 1 ;\r\nF_7 () ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic void T_1 F_8 ( unsigned long V_4 ,\r\nstruct V_5 * V_6 ,\r\nstruct V_1 * V_2 )\r\n{\r\nif ( ( unsigned long ) V_4 < V_7 ) {\r\nF_9 ( V_8 L_1\r\nL_2 ) ;\r\n} else {\r\nF_9 ( V_8 L_3\r\nL_4 , ( unsigned long ) V_4 ) ;\r\n}\r\nF_9 ( V_8 L_5 ,\r\n( V_6 -> V_9 ?\r\nF_10 ( V_6 -> V_9 -> V_10 ) :\r\nF_10 ( V_6 -> V_11 -> V_10 ) ) ) ;\r\nF_9 ( V_8 L_6 ,\r\n( V_6 -> V_9 ? ( unsigned long ) V_6 -> V_9 -> V_12 :\r\n( unsigned long ) V_6 -> V_11 -> V_12 ) ) ;\r\nF_11 ( L_7 , V_2 ) ;\r\n}\r\nstatic void T_1 F_12 ( struct V_1 * V_2 , unsigned long V_13 )\r\n{\r\nF_9 ( V_14 L_8 ,\r\nV_2 -> V_15 ) ;\r\nF_9 ( V_14 L_9 , V_2 -> V_16 [ 15 ] ) ;\r\nF_9 ( L_10 , ( void * ) V_2 -> V_16 [ 15 ] ) ;\r\nF_9 ( V_14 L_11 , V_13 ) ;\r\nF_13 () ;\r\nF_8 ( V_2 -> V_15 , V_17 , V_2 ) ;\r\n}\r\nstatic unsigned int F_14 ( unsigned long V_15 )\r\n{\r\nT_2 * V_18 = F_15 ( V_17 -> V_9 , V_15 ) ;\r\nT_3 * V_19 ;\r\nT_4 * V_20 ;\r\nT_5 * V_21 , V_22 ;\r\nunsigned long V_23 ;\r\nT_6 V_24 = 0 ;\r\nunsigned long V_25 ;\r\nif ( F_16 ( * V_18 ) )\r\ngoto V_26;\r\nV_19 = F_17 ( V_18 , V_15 ) ;\r\nif ( F_18 ( * V_19 ) )\r\ngoto V_26;\r\nV_20 = F_19 ( V_19 , V_15 ) ;\r\nif ( F_20 ( * V_20 ) )\r\ngoto V_26;\r\n__asm__ __volatile__("rdpr %%pstate, %0" : "=r" (pstate));\r\n__asm__ __volatile__("wrpr %0, %1, %%pstate"\r\n: : "r" (pstate), "i" (PSTATE_IE));\r\nV_21 = F_21 ( V_20 , V_15 ) ;\r\nV_22 = * V_21 ;\r\nif ( ! F_22 ( V_22 ) )\r\ngoto V_27;\r\nV_23 = ( F_23 ( V_22 ) << V_28 ) ;\r\nV_23 += ( V_15 & ~ V_29 ) ;\r\n__asm__ __volatile__("lduwa [%1] %2, %0"\r\n: "=r" (insn)\r\n: "r" (pa), "i" (ASI_PHYS_USE_EC));\r\nV_27:\r\nF_24 ( V_21 ) ;\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate" : : "r" (pstate));\r\nV_26:\r\nreturn V_24 ;\r\n}\r\nstatic inline void\r\nF_25 ( struct V_1 * V_2 , int V_30 , int V_31 ,\r\nunsigned long V_4 , struct V_5 * V_6 )\r\n{\r\nif ( ! F_26 ( V_6 , V_30 ) )\r\nreturn;\r\nif ( ! F_27 () )\r\nreturn;\r\nF_9 ( L_12 ,\r\nF_28 ( V_6 ) > 1 ? V_32 : V_33 ,\r\nV_6 -> V_34 , F_28 ( V_6 ) , V_4 ,\r\n( void * ) V_2 -> V_15 , ( void * ) V_2 -> V_16 [ V_35 ] ,\r\n( void * ) V_2 -> V_16 [ V_36 ] , V_31 ) ;\r\nF_29 ( V_37 L_13 , V_2 -> V_15 ) ;\r\nF_9 ( V_37 L_14 ) ;\r\n}\r\nstatic void F_30 ( int V_31 , int V_30 , struct V_1 * V_2 ,\r\nunsigned int V_24 , int V_38 )\r\n{\r\nunsigned long V_39 ;\r\nT_7 V_40 ;\r\nV_40 . V_41 = V_31 ;\r\nV_40 . V_42 = V_30 ;\r\nV_40 . V_43 = 0 ;\r\nif ( V_38 & V_44 )\r\nV_39 = V_2 -> V_15 ;\r\nelse\r\nV_39 = F_31 ( V_2 , V_24 , 0 ) ;\r\nV_40 . V_45 = ( void V_46 * ) V_39 ;\r\nV_40 . V_47 = 0 ;\r\nif ( F_32 ( V_48 ) )\r\nF_25 ( V_2 , V_30 , V_31 , V_39 , V_17 ) ;\r\nF_33 ( V_30 , & V_40 , V_17 ) ;\r\n}\r\nstatic unsigned int F_34 ( struct V_1 * V_2 , unsigned int V_24 )\r\n{\r\nif ( ! V_24 ) {\r\nif ( ! V_2 -> V_15 || ( V_2 -> V_15 & 0x3 ) )\r\nreturn 0 ;\r\nif ( V_2 -> V_49 & V_50 ) {\r\nV_24 = * ( unsigned int * ) V_2 -> V_15 ;\r\n} else {\r\nV_24 = F_14 ( V_2 -> V_15 ) ;\r\n}\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic void T_1 F_35 ( struct V_1 * V_2 , int V_41 ,\r\nint V_38 , unsigned int V_24 ,\r\nunsigned long V_4 )\r\n{\r\nunsigned char V_51 = V_52 ;\r\nif ( ( ! V_24 ) && ( V_2 -> V_49 & V_50 ) )\r\ngoto V_53;\r\nif ( ! ( V_38 & ( V_54 | V_44 ) ) &&\r\n( V_24 & 0xc0800000 ) == 0xc0800000 ) {\r\nif ( V_24 & 0x2000 )\r\nV_51 = ( V_2 -> V_49 >> 24 ) ;\r\nelse\r\nV_51 = ( V_24 >> 5 ) ;\r\nif ( ( V_51 & 0xf2 ) == 0x82 ) {\r\nif ( V_24 & 0x1000000 ) {\r\nF_36 ( V_24 , V_2 ) ;\r\n} else {\r\nF_37 ( V_24 , V_2 ) ;\r\n}\r\nreturn;\r\n}\r\n}\r\nif ( V_2 -> V_49 & V_50 ) {\r\nconst struct V_55 * V_56 ;\r\nV_56 = F_38 ( V_2 -> V_15 ) ;\r\nif ( V_56 ) {\r\nV_2 -> V_15 = V_56 -> V_57 ;\r\nV_2 -> V_58 = V_2 -> V_15 + 4 ;\r\nreturn;\r\n}\r\n} else {\r\nF_30 ( V_41 , V_59 , V_2 , V_24 , V_38 ) ;\r\nreturn;\r\n}\r\nV_53:\r\nF_8 ( V_4 , V_17 , V_2 ) ;\r\n}\r\nstatic void T_8 T_1 F_39 ( struct V_1 * V_2 )\r\n{\r\nstatic int V_60 ;\r\nif ( V_60 ++ < 10 )\r\nF_9 ( V_61 L_15\r\nL_16 ,\r\nV_17 -> V_34 , V_17 -> V_62 ,\r\nV_2 -> V_15 ) ;\r\nF_40 ( V_2 ) ;\r\n}\r\nstatic void T_8 T_1 F_41 ( struct V_1 * V_2 ,\r\nunsigned long V_39 )\r\n{\r\nstatic int V_60 ;\r\nif ( V_60 ++ < 10 )\r\nF_9 ( V_61 L_17\r\nL_18 ,\r\nV_17 -> V_34 , V_17 -> V_62 , V_39 ) ;\r\nF_40 ( V_2 ) ;\r\n}\r\nT_9 void T_1 F_42 ( struct V_1 * V_2 )\r\n{\r\nenum V_63 V_64 = F_43 () ;\r\nstruct V_65 * V_9 = V_17 -> V_9 ;\r\nstruct V_66 * V_67 ;\r\nunsigned int V_24 = 0 ;\r\nint V_41 , V_38 , V_68 ;\r\nunsigned long V_4 , V_69 ;\r\nunsigned int V_70 = V_71 | V_72 ;\r\nV_38 = F_44 () ;\r\nif ( F_1 ( V_2 ) )\r\ngoto V_73;\r\nV_41 = V_74 ;\r\nV_4 = F_45 () -> V_75 ;\r\nif ( ( V_38 & V_44 ) &&\r\n( V_38 & V_76 ) )\r\nF_46 () ;\r\nif ( F_47 ( V_77 ) ) {\r\nif ( ! ( V_2 -> V_49 & V_50 ) ) {\r\nif ( F_32 ( ( V_2 -> V_15 >> 32 ) != 0 ) ) {\r\nF_39 ( V_2 ) ;\r\ngoto V_78;\r\n}\r\n}\r\nif ( F_32 ( ( V_4 >> 32 ) != 0 ) ) {\r\nF_41 ( V_2 , V_4 ) ;\r\ngoto V_78;\r\n}\r\n}\r\nif ( V_2 -> V_49 & V_50 ) {\r\nunsigned long V_15 = V_2 -> V_15 ;\r\nif ( ( V_15 >= V_79 && V_15 < ( unsigned long ) V_80 ) ||\r\n( V_15 >= V_81 && V_15 < V_82 ) ) {\r\n} else {\r\nF_12 ( V_2 , V_4 ) ;\r\ngoto V_73;\r\n}\r\n} else\r\nV_70 |= V_83 ;\r\nif ( F_48 () || ! V_9 )\r\ngoto V_78;\r\nF_49 ( V_84 , 1 , V_2 , V_4 ) ;\r\nif ( ! F_50 ( & V_9 -> V_85 ) ) {\r\nif ( ( V_2 -> V_49 & V_50 ) &&\r\n! F_38 ( V_2 -> V_15 ) ) {\r\nV_24 = F_34 ( V_2 , V_24 ) ;\r\ngoto V_86;\r\n}\r\nV_87:\r\nF_51 ( & V_9 -> V_85 ) ;\r\n}\r\nV_67 = F_52 ( V_9 , V_4 ) ;\r\nif ( ! V_67 )\r\ngoto V_88;\r\nif ( ( ( V_38 &\r\n( V_76 | V_54 | V_89 ) ) == V_76 ) &&\r\n( V_67 -> V_90 & V_91 ) != 0 ) {\r\nV_24 = F_34 ( V_2 , 0 ) ;\r\nif ( ! V_24 )\r\ngoto V_92;\r\nif ( ( V_24 & 0xc0200000 ) == 0xc0200000 &&\r\n( V_24 & 0x01780000 ) != 0x01680000 ) {\r\nV_38 |= V_54 ;\r\n}\r\n}\r\nV_92:\r\nif ( V_67 -> V_93 <= V_4 )\r\ngoto V_94;\r\nif ( ! ( V_67 -> V_90 & V_95 ) )\r\ngoto V_88;\r\nif ( ! ( V_38 & V_54 ) ) {\r\nV_24 = F_34 ( V_2 , V_24 ) ;\r\nif ( ( V_24 & 0xc0800000 ) == 0xc0800000 ) {\r\nunsigned char V_51 ;\r\nif ( V_24 & 0x2000 )\r\nV_51 = ( V_2 -> V_49 >> 24 ) ;\r\nelse\r\nV_51 = ( V_24 >> 5 ) ;\r\nif ( ( V_51 & 0xf2 ) == 0x82 )\r\ngoto V_88;\r\n}\r\n}\r\nif ( F_53 ( V_67 , V_4 ) )\r\ngoto V_88;\r\nV_94:\r\nV_41 = V_96 ;\r\nif ( ( V_38 & V_44 ) && ! ( V_67 -> V_90 & V_97 ) ) {\r\nF_54 ( V_4 != V_2 -> V_15 ) ;\r\nF_54 ( V_2 -> V_49 & V_50 ) ;\r\ngoto V_88;\r\n}\r\nif ( V_38 & V_54 ) {\r\nif ( ! ( V_67 -> V_90 & V_91 ) )\r\ngoto V_88;\r\nif ( V_98 == V_99 &&\r\n( V_67 -> V_90 & V_97 ) != 0 &&\r\nV_67 -> V_100 != NULL )\r\nF_55 ( V_38 |\r\nV_101 ) ;\r\nV_70 |= V_102 ;\r\n} else {\r\nif ( ! ( V_67 -> V_90 & ( V_103 | V_97 ) ) )\r\ngoto V_88;\r\n}\r\nV_68 = F_56 ( V_9 , V_67 , V_4 , V_70 ) ;\r\nif ( ( V_68 & V_104 ) && F_57 ( V_17 ) )\r\ngoto V_73;\r\nif ( F_32 ( V_68 & V_105 ) ) {\r\nif ( V_68 & V_106 )\r\ngoto V_107;\r\nelse if ( V_68 & V_108 )\r\ngoto V_109;\r\nF_46 () ;\r\n}\r\nif ( V_70 & V_71 ) {\r\nif ( V_68 & V_110 ) {\r\nV_17 -> V_111 ++ ;\r\nF_49 ( V_112 ,\r\n1 , V_2 , V_4 ) ;\r\n} else {\r\nV_17 -> V_113 ++ ;\r\nF_49 ( V_114 ,\r\n1 , V_2 , V_4 ) ;\r\n}\r\nif ( V_68 & V_104 ) {\r\nV_70 &= ~ V_71 ;\r\nV_70 |= V_115 ;\r\ngoto V_87;\r\n}\r\n}\r\nF_58 ( & V_9 -> V_85 ) ;\r\nV_69 = F_59 ( V_9 ) ;\r\n#if F_60 ( V_116 ) || F_60 ( V_117 )\r\nV_69 -= ( V_9 -> V_10 . V_118 * ( V_119 / V_7 ) ) ;\r\n#endif\r\nif ( F_32 ( V_69 >\r\nV_9 -> V_10 . V_120 [ V_121 ] . V_122 ) )\r\nF_61 ( V_9 , V_121 , V_69 ) ;\r\n#if F_60 ( V_116 ) || F_60 ( V_117 )\r\nV_69 = V_9 -> V_10 . V_118 ;\r\nif ( F_32 ( V_69 >\r\nV_9 -> V_10 . V_120 [ V_123 ] . V_122 ) ) {\r\nif ( V_9 -> V_10 . V_120 [ V_123 ] . V_124 )\r\nF_61 ( V_9 , V_123 , V_69 ) ;\r\nelse\r\nF_62 ( V_2 ) ;\r\n}\r\n#endif\r\nV_73:\r\nF_63 ( V_64 ) ;\r\nreturn;\r\nV_88:\r\nV_24 = F_34 ( V_2 , V_24 ) ;\r\nF_58 ( & V_9 -> V_85 ) ;\r\nV_86:\r\nF_35 ( V_2 , V_41 , V_38 , V_24 , V_4 ) ;\r\ngoto V_73;\r\nV_107:\r\nV_24 = F_34 ( V_2 , V_24 ) ;\r\nF_58 ( & V_9 -> V_85 ) ;\r\nif ( ! ( V_2 -> V_49 & V_50 ) ) {\r\nF_64 () ;\r\ngoto V_73;\r\n}\r\ngoto V_86;\r\nV_78:\r\nV_24 = F_34 ( V_2 , 0 ) ;\r\ngoto V_86;\r\nV_109:\r\nV_24 = F_34 ( V_2 , V_24 ) ;\r\nF_58 ( & V_9 -> V_85 ) ;\r\nF_30 ( V_125 , V_126 , V_2 , V_24 , V_38 ) ;\r\nif ( V_2 -> V_49 & V_50 )\r\ngoto V_86;\r\n}
