<profile>

<section name = "Vitis HLS Report for 'rv32i_npp_ip'" level="0">
<item name = "Date">Mon Jul 11 17:35:57 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">rv32i_npp_bram_ip</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 10.358 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1_fu_191">rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1, 34, 34, 0.340 us, 0.340 us, 34, 34, no</column>
<column name="grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_227">rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 1499, 3187, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 31, -</column>
<column name="Register">-, -, 23, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 112, 168, 0</column>
<column name="grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1_fu_191">rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1, 0, 0, 8, 51, 0</column>
<column name="grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_227">rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2, 0, 0, 1379, 2968, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1_fu_191_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_227_ap_start_reg">1, 0, 1, 0</column>
<column name="pc_V_reg_700">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, rv32i_npp_ip, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, rv32i_npp_ip, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, rv32i_npp_ip, return value</column>
<column name="code_ram_Addr_A">out, 32, bram, code_ram, array</column>
<column name="code_ram_EN_A">out, 1, bram, code_ram, array</column>
<column name="code_ram_WEN_A">out, 4, bram, code_ram, array</column>
<column name="code_ram_Din_A">out, 32, bram, code_ram, array</column>
<column name="code_ram_Dout_A">in, 32, bram, code_ram, array</column>
<column name="code_ram_Clk_A">out, 1, bram, code_ram, array</column>
<column name="code_ram_Rst_A">out, 1, bram, code_ram, array</column>
<column name="data_ram_Addr_A">out, 32, bram, data_ram, array</column>
<column name="data_ram_EN_A">out, 1, bram, data_ram, array</column>
<column name="data_ram_WEN_A">out, 4, bram, data_ram, array</column>
<column name="data_ram_Din_A">out, 32, bram, data_ram, array</column>
<column name="data_ram_Dout_A">in, 32, bram, data_ram, array</column>
<column name="data_ram_Clk_A">out, 1, bram, data_ram, array</column>
<column name="data_ram_Rst_A">out, 1, bram, data_ram, array</column>
</table>
</item>
</section>
</profile>
