<?xml version="1.0"?>
<block name="simpleCounter.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:d6810d161f33a0745ce0d8f7277c0be98efdb848558fd28d2c84250236babba5" atom_netlist_id="SHA256:85d03b54b57001d1c0b2ffcff18cf80342f8b2fe379740697d3e0b7e253f5e22">
	<inputs>btnc btnu clk</inputs>
	<outputs>out:led_TMR_0[0] out:led_TMR_0[1] out:led_TMR_0[2] out:led_TMR_0[3] out:led_TMR_1[0] out:led_TMR_1[1] out:led_TMR_1[2] out:led_TMR_1[3] out:led_TMR_2[0] out:led_TMR_2[1] out:led_TMR_2[2] out:led_TMR_2[3]</outputs>
	<clocks>my_debounceCounter.clk</clocks>
	<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_0" instance="BLK-TL-SLICEL[0]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_0[0]</port>
			<port name="A2">my_debounceCounter.count_TMR_0[1]</port>
			<port name="A3">my_debounceCounter.count_TMR_0[5]</port>
			<port name="A4">my_debounceCounter.count_TMR_0[2]</port>
			<port name="A5">my_debounceCounter.count_TMR_0[3]</port>
			<port name="A6">my_debounceCounter.count_TMR_0[4]</port>
			<port name="AX">open</port>
			<port name="B1">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0]</port>
			<port name="B2">my_debounceCounter.count_TMR_0[7]</port>
			<port name="B3">my_debounceCounter.count_TMR_0[6]</port>
			<port name="B4">my_debounceCounter.count_TMR_0[10]</port>
			<port name="B5">my_debounceCounter.count_TMR_0[9]</port>
			<port name="B6">my_debounceCounter.count_TMR_0[8]</port>
			<port name="BX">open</port>
			<port name="C1">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0]</port>
			<port name="C2">my_debounceCounter.count_TMR_0[12]</port>
			<port name="C3">my_debounceCounter.count_TMR_0[14]</port>
			<port name="C4">my_debounceCounter.count_TMR_0[11]</port>
			<port name="C5">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[2]</port>
			<port name="C6">my_debounceCounter.count_TMR_0[13]</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="D2">my_debounceCounter.count_TMR_0[17]</port>
			<port name="D3">$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_0[0]</port>
			<port name="D4">my_debounceCounter.reset</port>
			<port name="D5">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="D6">my_debounceCounter.count_TMR_0[18]</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">open</port>
			<port name="DMUX">open</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">BLK-TL-SLICEL.B6[0]-&gt;BLK-TL-SLICEL.B6_to_SLICEL0.B6</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">BLK-TL-SLICEL.C6[0]-&gt;BLK-TL-SLICEL.C6_to_SLICEL0.C6</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">BLK-TL-SLICEL.D6[0]-&gt;BLK-TL-SLICEL.D6_to_SLICEL0.D6</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">open</port>
				<port name="DMUX">open</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">SLICEL0.B6[0]-&gt;B6</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">SLICEL0.C6[0]-&gt;C6</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">SLICEL0.D6[0]-&gt;D6</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">open</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">open</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_0" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_0" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.B6[0]-&gt;B6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_0" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_0" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">B5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">B5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">BLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_0" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.C6[0]-&gt;C6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_0" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_0" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_0[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">C5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">C5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">CLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_0[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_0" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.D6[0]-&gt;D6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_0" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_0" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_0" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">D5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">D5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">DLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_0</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">open</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO6[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO6[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">open</port>
					<port name="DMUX">open</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_0" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2319_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DO6[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2319_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2319_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2319_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="open" instance="SR_GND[2]" />
					<block name="$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_0" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_1" instance="BLK-TL-SLICEL[1]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_1[0]</port>
			<port name="A2">my_debounceCounter.count_TMR_1[1]</port>
			<port name="A3">my_debounceCounter.count_TMR_1[5]</port>
			<port name="A4">my_debounceCounter.count_TMR_1[2]</port>
			<port name="A5">my_debounceCounter.count_TMR_1[3]</port>
			<port name="A6">my_debounceCounter.count_TMR_1[4]</port>
			<port name="AX">open</port>
			<port name="B1">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0]</port>
			<port name="B2">my_debounceCounter.count_TMR_1[7]</port>
			<port name="B3">my_debounceCounter.count_TMR_1[6]</port>
			<port name="B4">my_debounceCounter.count_TMR_1[10]</port>
			<port name="B5">my_debounceCounter.count_TMR_1[9]</port>
			<port name="B6">my_debounceCounter.count_TMR_1[8]</port>
			<port name="BX">open</port>
			<port name="C1">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0]</port>
			<port name="C2">my_debounceCounter.count_TMR_1[12]</port>
			<port name="C3">my_debounceCounter.count_TMR_1[14]</port>
			<port name="C4">my_debounceCounter.count_TMR_1[11]</port>
			<port name="C5">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[2]</port>
			<port name="C6">my_debounceCounter.count_TMR_1[13]</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="D2">my_debounceCounter.count_TMR_1[17]</port>
			<port name="D3">$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_1[0]</port>
			<port name="D4">my_debounceCounter.reset</port>
			<port name="D5">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="D6">my_debounceCounter.count_TMR_1[18]</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">open</port>
			<port name="DMUX">open</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">BLK-TL-SLICEL.B6[0]-&gt;BLK-TL-SLICEL.B6_to_SLICEL0.B6</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">BLK-TL-SLICEL.C6[0]-&gt;BLK-TL-SLICEL.C6_to_SLICEL0.C6</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">BLK-TL-SLICEL.D6[0]-&gt;BLK-TL-SLICEL.D6_to_SLICEL0.D6</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">open</port>
				<port name="DMUX">open</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_1" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">SLICEL0.B6[0]-&gt;B6</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">SLICEL0.C6[0]-&gt;C6</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">SLICEL0.D6[0]-&gt;D6</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">open</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">open</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_1" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_1" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_1" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_1" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.B6[0]-&gt;B6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_1" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_1" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">B5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">B5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">BLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_1" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.C6[0]-&gt;C6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_1" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_1" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_1[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">C5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">C5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">CLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_1[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_1" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.D6[0]-&gt;D6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_1" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_1" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_1" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">D5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">D5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">DLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">open</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO6[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO6[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">open</port>
					<port name="DMUX">open</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_1" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2319_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DO6[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2319_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2319_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2319_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_1" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="open" instance="SR_GND[2]" />
					<block name="$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_1" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_2" instance="BLK-TL-SLICEL[2]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_2[0]</port>
			<port name="A2">my_debounceCounter.count_TMR_2[1]</port>
			<port name="A3">my_debounceCounter.count_TMR_2[5]</port>
			<port name="A4">my_debounceCounter.count_TMR_2[2]</port>
			<port name="A5">my_debounceCounter.count_TMR_2[3]</port>
			<port name="A6">my_debounceCounter.count_TMR_2[4]</port>
			<port name="AX">open</port>
			<port name="B1">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0]</port>
			<port name="B2">my_debounceCounter.count_TMR_2[7]</port>
			<port name="B3">my_debounceCounter.count_TMR_2[6]</port>
			<port name="B4">my_debounceCounter.count_TMR_2[10]</port>
			<port name="B5">my_debounceCounter.count_TMR_2[9]</port>
			<port name="B6">my_debounceCounter.count_TMR_2[8]</port>
			<port name="BX">open</port>
			<port name="C1">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0]</port>
			<port name="C2">my_debounceCounter.count_TMR_2[12]</port>
			<port name="C3">my_debounceCounter.count_TMR_2[14]</port>
			<port name="C4">my_debounceCounter.count_TMR_2[11]</port>
			<port name="C5">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[2]</port>
			<port name="C6">my_debounceCounter.count_TMR_2[13]</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="D2">my_debounceCounter.count_TMR_2[17]</port>
			<port name="D3">$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_2[0]</port>
			<port name="D4">my_debounceCounter.reset</port>
			<port name="D5">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="D6">my_debounceCounter.count_TMR_2[18]</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">open</port>
			<port name="DMUX">open</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_2" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">BLK-TL-SLICEL.B6[0]-&gt;BLK-TL-SLICEL.B6_to_SLICEL0.B6</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">BLK-TL-SLICEL.C6[0]-&gt;BLK-TL-SLICEL.C6_to_SLICEL0.C6</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">BLK-TL-SLICEL.D6[0]-&gt;BLK-TL-SLICEL.D6_to_SLICEL0.D6</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">open</port>
				<port name="DMUX">open</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_2" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">SLICEL0.B6[0]-&gt;B6</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">SLICEL0.C6[0]-&gt;C6</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">SLICEL0.D6[0]-&gt;D6</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">open</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">open</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_2" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_2" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_2" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.B6[0]-&gt;B6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_2" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">B5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">B5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">BLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_2" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.C6[0]-&gt;C6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_2" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_2" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_2[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">C5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">C5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">CLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_2[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_2" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.D6[0]-&gt;D6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_2" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_2" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_2" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">D5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">D5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">DLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_2</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">open</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO6[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO6[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">open</port>
					<port name="DMUX">open</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_2" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2319_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DO6[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2319_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2319_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2319_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_2" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="open" instance="SR_GND[2]" />
					<block name="$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_2" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_0" instance="BLK-TL-SLICEL[3]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_0[13]</port>
			<port name="A2">my_debounceCounter.count_TMR_0[11]</port>
			<port name="A3">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0]</port>
			<port name="A4">my_debounceCounter.count_TMR_0[12]</port>
			<port name="A5">my_debounceCounter.count_TMR_0[14]</port>
			<port name="A6">my_debounceCounter.count_TMR_0[15]</port>
			<port name="AX">open</port>
			<port name="B1">$auto$ff.cc:262:slice$2314_TMR_2_Q_VOTER</port>
			<port name="B2">my_debounceCounter.count_TMR_0[17]</port>
			<port name="B3">$auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER</port>
			<port name="B4">$auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER</port>
			<port name="B5">my_debounceCounter.count_TMR_0[13]</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="C2">my_debounceCounter.reset</port>
			<port name="C3">my_debounceCounter.count_TMR_0[16]</port>
			<port name="C4">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="C5">$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_0[0]</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">$auto$ff.cc:262:slice$2318_TMR_1_Q_VOTER</port>
			<port name="D2">$auto$ff.cc:262:slice$2318_TMR_2_Q_VOTER</port>
			<port name="D3">$auto$ff.cc:262:slice$2318_TMR_0_Q_VOTER</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_0</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_0" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_0[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_0[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_0[13]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[13]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[4]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">open BLUT.A2[0]-&gt;BLUT_A2_1 open open BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open B5LUT.in[1]-&gt;direct:B5LUT open open B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_0" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_0" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">3 2 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_0[17]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[17]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[17]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[17]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_1[17]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[17]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[17]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_0" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2317_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2317_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2317_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2317_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="open" instance="SR_GND[2]" />
					<block name="$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_0" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_1" instance="BLK-TL-SLICEL[4]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_1[13]</port>
			<port name="A2">my_debounceCounter.count_TMR_1[12]</port>
			<port name="A3">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0]</port>
			<port name="A4">my_debounceCounter.count_TMR_1[11]</port>
			<port name="A5">my_debounceCounter.count_TMR_1[14]</port>
			<port name="A6">my_debounceCounter.count_TMR_1[15]</port>
			<port name="AX">open</port>
			<port name="B1">$auto$ff.cc:262:slice$2314_TMR_2_Q_VOTER</port>
			<port name="B2">my_debounceCounter.count_TMR_1[17]</port>
			<port name="B3">$auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER</port>
			<port name="B4">$auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER</port>
			<port name="B5">my_debounceCounter.count_TMR_1[13]</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="C2">my_debounceCounter.reset</port>
			<port name="C3">my_debounceCounter.count_TMR_1[16]</port>
			<port name="C4">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="C5">$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_1[0]</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">$auto$ff.cc:262:slice$2313_TMR_1_Q_VOTER</port>
			<port name="D2">$auto$ff.cc:262:slice$2313_TMR_2_Q_VOTER</port>
			<port name="D3">$auto$ff.cc:262:slice$2313_TMR_0_Q_VOTER</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_1</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_1" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_1" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_1" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">0 2 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_1" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">0 2 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_1[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_1[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_1[13]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_1[13]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[4]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">open BLUT.A2[0]-&gt;BLUT_A2_1 open open BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open B5LUT.in[1]-&gt;direct:B5LUT open open B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_1" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_1" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">3 2 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_1[12]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_1[12]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[12]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[12]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_0[12]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[12]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[12]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_1" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2317_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2317_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2317_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2317_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_1" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="open" instance="SR_GND[2]" />
					<block name="$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_1" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_2" instance="BLK-TL-SLICEL[5]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_2[14]</port>
			<port name="A2">my_debounceCounter.count_TMR_2[11]</port>
			<port name="A3">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0]</port>
			<port name="A4">my_debounceCounter.count_TMR_2[12]</port>
			<port name="A5">my_debounceCounter.count_TMR_2[13]</port>
			<port name="A6">my_debounceCounter.count_TMR_2[15]</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.count_TMR_2[13]</port>
			<port name="B2">my_debounceCounter.count_TMR_2[17]</port>
			<port name="B3">$auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER</port>
			<port name="B4">$auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER</port>
			<port name="B5">$auto$ff.cc:262:slice$2314_TMR_2_Q_VOTER</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="C2">$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_2[0]</port>
			<port name="C3">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="C4">my_debounceCounter.reset</port>
			<port name="C5">my_debounceCounter.count_TMR_2[16]</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">$auto$ff.cc:262:slice$2318_TMR_1_Q_VOTER</port>
			<port name="D2">$auto$ff.cc:262:slice$2318_TMR_0_Q_VOTER</port>
			<port name="D3">$auto$ff.cc:262:slice$2318_TMR_2_Q_VOTER</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_2</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_2" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_2" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_2" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_2" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_2" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_2[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_2[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_2[13]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_2[13]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">open open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[4]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT open open open</port>
								<port_rotation_map name="in">1 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_2" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_2" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">4 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.clrTimer_TMR_2" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 open CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.clrTimer_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT open C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT open</port>
								<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.clrTimer_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_2[17]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_2[17]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[17]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[17]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_2" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2317_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2317_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2317_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2317_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_2" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="open" instance="SR_GND[2]" />
					<block name="$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_2" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_0" instance="BLK-TL-SLICEL[6]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_0[6]</port>
			<port name="A2">$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[0]</port>
			<port name="A3">my_debounceCounter.count_TMR_0[7]</port>
			<port name="A4">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[2]</port>
			<port name="A5">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[3]</port>
			<port name="A6">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[5]</port>
			<port name="AX">open</port>
			<port name="B1">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0]</port>
			<port name="B2">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="B3">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="B4">my_debounceCounter.noisy_TMR_0</port>
			<port name="B5">my_debounceCounter.cs_TMR_0[0]</port>
			<port name="B6">my_debounceCounter.reset</port>
			<port name="BX">open</port>
			<port name="C1">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[3]</port>
			<port name="C2">my_debounceCounter.count_TMR_0[14]</port>
			<port name="C3">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[4]</port>
			<port name="C4">my_debounceCounter.count_TMR_0[9]</port>
			<port name="C5">my_debounceCounter.count_TMR_0[10]</port>
			<port name="C6">my_debounceCounter.count_TMR_0[8]</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">my_debounceCounter.count_TMR_0[11]</port>
			<port name="D2">my_debounceCounter.count_TMR_0[18]</port>
			<port name="D3">my_debounceCounter.count_TMR_0[5]</port>
			<port name="D4">open</port>
			<port name="D5">my_debounceCounter.count_TMR_0[12]</port>
			<port name="D6">open</port>
			<port name="DX">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[0]</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">BLK-TL-SLICEL.B6[0]-&gt;BLK-TL-SLICEL.B6_to_SLICEL0.B6</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">BLK-TL-SLICEL.C6[0]-&gt;BLK-TL-SLICEL.C6_to_SLICEL0.C6</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">SLICEL0.B6[0]-&gt;B6</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">SLICEL0.C6[0]-&gt;C6</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">open</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_0" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_0" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.B6[0]-&gt;B6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_0" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">3 0 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_0" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">3 0 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">B5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">B5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">BLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_0" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.C6[0]-&gt;C6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_0" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_0" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[5]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">C5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">C5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">CLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[3]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[3]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 open open open DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open open open D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[3]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO6[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO6[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_0" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2388_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2388_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2388_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2388_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="open" instance="SR_GND[2]" />
					<block name="$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_0" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_1" instance="BLK-TL-SLICEL[7]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_1[6]</port>
			<port name="A2">$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_1[0]</port>
			<port name="A3">my_debounceCounter.count_TMR_1[7]</port>
			<port name="A4">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[2]</port>
			<port name="A5">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[3]</port>
			<port name="A6">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[5]</port>
			<port name="AX">open</port>
			<port name="B1">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0]</port>
			<port name="B2">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="B3">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="B4">my_debounceCounter.noisy_TMR_1</port>
			<port name="B5">my_debounceCounter.cs_TMR_1[0]</port>
			<port name="B6">my_debounceCounter.reset</port>
			<port name="BX">open</port>
			<port name="C1">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[3]</port>
			<port name="C2">my_debounceCounter.count_TMR_1[14]</port>
			<port name="C3">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[4]</port>
			<port name="C4">my_debounceCounter.count_TMR_1[9]</port>
			<port name="C5">my_debounceCounter.count_TMR_1[10]</port>
			<port name="C6">my_debounceCounter.count_TMR_1[8]</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">my_debounceCounter.count_TMR_1[11]</port>
			<port name="D2">my_debounceCounter.count_TMR_1[18]</port>
			<port name="D3">my_debounceCounter.count_TMR_1[5]</port>
			<port name="D4">open</port>
			<port name="D5">my_debounceCounter.count_TMR_1[12]</port>
			<port name="D6">open</port>
			<port name="DX">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[0]</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">BLK-TL-SLICEL.B6[0]-&gt;BLK-TL-SLICEL.B6_to_SLICEL0.B6</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">BLK-TL-SLICEL.C6[0]-&gt;BLK-TL-SLICEL.C6_to_SLICEL0.C6</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_1" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">SLICEL0.B6[0]-&gt;B6</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">SLICEL0.C6[0]-&gt;C6</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">open</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_1" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_1" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_1" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_1" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.B6[0]-&gt;B6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_1" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">3 0 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_1" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">3 0 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">B5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">B5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">BLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_1" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.C6[0]-&gt;C6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_1" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_1" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[5]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">C5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">C5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">CLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[3]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[3]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 open open open DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open open open D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[3]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO6[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO6[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_1" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2388_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2388_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2388_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2388_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_1" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="open" instance="SR_GND[2]" />
					<block name="$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_1" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_2" instance="BLK-TL-SLICEL[8]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_2[6]</port>
			<port name="A2">$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_2[0]</port>
			<port name="A3">my_debounceCounter.count_TMR_2[7]</port>
			<port name="A4">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[2]</port>
			<port name="A5">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[3]</port>
			<port name="A6">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[5]</port>
			<port name="AX">open</port>
			<port name="B1">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0]</port>
			<port name="B2">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="B3">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="B4">my_debounceCounter.noisy_TMR_2</port>
			<port name="B5">my_debounceCounter.cs_TMR_2[0]</port>
			<port name="B6">my_debounceCounter.reset</port>
			<port name="BX">open</port>
			<port name="C1">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[3]</port>
			<port name="C2">my_debounceCounter.count_TMR_2[14]</port>
			<port name="C3">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[4]</port>
			<port name="C4">my_debounceCounter.count_TMR_2[9]</port>
			<port name="C5">my_debounceCounter.count_TMR_2[10]</port>
			<port name="C6">my_debounceCounter.count_TMR_2[8]</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">my_debounceCounter.count_TMR_2[11]</port>
			<port name="D2">my_debounceCounter.count_TMR_2[18]</port>
			<port name="D3">my_debounceCounter.count_TMR_2[5]</port>
			<port name="D4">open</port>
			<port name="D5">my_debounceCounter.count_TMR_2[12]</port>
			<port name="D6">open</port>
			<port name="DX">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[0]</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_2" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">BLK-TL-SLICEL.B6[0]-&gt;BLK-TL-SLICEL.B6_to_SLICEL0.B6</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">BLK-TL-SLICEL.C6[0]-&gt;BLK-TL-SLICEL.C6_to_SLICEL0.C6</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_2" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">SLICEL0.B6[0]-&gt;B6</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">SLICEL0.C6[0]-&gt;C6</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">open</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_2" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_2" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_2" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.B6[0]-&gt;B6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">3 0 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_2" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">3 0 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[0]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">B5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">B5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">BLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_2" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.C6[0]-&gt;C6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_2" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_2" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[5]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">C5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">C5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">CLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[3]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[3]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 open open open DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open open open D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[3]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO6[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO6[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_2" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2388_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2388_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2388_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2388_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_2" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="open" instance="SR_GND[2]" />
					<block name="$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_2" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_0" instance="BLK-TL-SLICEL[9]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="A2">my_debounceCounter.reset</port>
			<port name="A3">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="A4">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0]</port>
			<port name="A5">my_debounceCounter.count_TMR_0[11]</port>
			<port name="A6">my_debounceCounter.count_TMR_0[12]</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.count_TMR_2[12]</port>
			<port name="B2">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0]</port>
			<port name="B3">my_debounceCounter.count_TMR_2[13]</port>
			<port name="B4">my_debounceCounter.count_TMR_2[11]</port>
			<port name="B5">my_debounceCounter.count_TMR_2[14]</port>
			<port name="B6">my_debounceCounter.count_TMR_2[15]</port>
			<port name="BX">open</port>
			<port name="C1">$auto$ff.cc:262:slice$2313_TMR_2_Q_VOTER</port>
			<port name="C2">$auto$ff.cc:262:slice$2313_TMR_0_Q_VOTER</port>
			<port name="C3">$auto$ff.cc:262:slice$2313_TMR_1_Q_VOTER</port>
			<port name="C4">open</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_2</port>
			<port name="D1">$auto$ff.cc:262:slice$2312_TMR_2_Q_VOTER</port>
			<port name="D2">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_0</port>
			<port name="D3">$auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER</port>
			<port name="D4">$auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_1</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">BLK-TL-SLICEL.B6[0]-&gt;BLK-TL-SLICEL.B6_to_SLICEL0.B6</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">open</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">SLICEL0.B6[0]-&gt;B6</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">open</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_0" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_0" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_0</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.B6[0]-&gt;B6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_2" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[15]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">B5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">B5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">BLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_2[12]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_2[12]" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[12]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT open open</port>
								<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[12]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_2[11]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="D5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_0 open open open</port>
						</inputs>
						<outputs>
							<port name="out">D5LUT[0].in[1]-&gt;complete:D5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="my_debounceCounter.count_TMR_2[11]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 open DLUT.A3[0]-&gt;DLUT_A3_1 DLUT.A4[0]-&gt;DLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[11]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT open</port>
								<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[11]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO6[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">SLICE_FF[0].Q5[3]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 CE_VCC[3].VCC[0]-&gt;CE3 open open open CE_VCC[7].VCC[0]-&gt;CE7</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_0" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_1" instance="CE_VCC[7]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$auto$ff.cc:262:slice$2313_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[7]-&gt;CE_OUT</port>
						<port name="D">open open COMMON_SLICE.CX[0]-&gt;CFFMUX COMMON_SLICE.DO5[0]-&gt;DFFMUX</port>
						<port name="D5">open open open COMMON_SLICE.DX[0]-&gt;D5FFMUX</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[7]-&gt;SR_OUT</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open FF_FDSE_or_FDRE[3].Q[0]-&gt;Q5</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2313_TMR_1_Q_VOTER" instance="FF_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[7]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[3]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[7]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2313_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2313_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2313_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2313_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2313_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2313_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2313_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2313_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 SR_GND[3].GND[0]-&gt;SR3 open open open SR_GND[7].GND[0]-&gt;SR7</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_2" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_0" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_1" instance="SR_GND[7]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_1" instance="BLK-TL-SLICEL[10]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="A2">my_debounceCounter.count_TMR_1[11]</port>
			<port name="A3">my_debounceCounter.reset</port>
			<port name="A4">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="A5">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0]</port>
			<port name="A6">my_debounceCounter.count_TMR_1[12]</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.count_TMR_1[13]</port>
			<port name="B2">my_debounceCounter.count_TMR_1[14]</port>
			<port name="B3">my_debounceCounter.count_TMR_1[11]</port>
			<port name="B4">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0]</port>
			<port name="B5">my_debounceCounter.count_TMR_1[12]</port>
			<port name="B6">my_debounceCounter.count_TMR_1[15]</port>
			<port name="BX">open</port>
			<port name="C1">my_debounceCounter.count_TMR_1[15]</port>
			<port name="C2">$auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER</port>
			<port name="C3">$auto$ff.cc:262:slice$2312_TMR_2_Q_VOTER</port>
			<port name="C4">$auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER</port>
			<port name="C5">my_debounceCounter.count_TMR_1[16]</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">$auto$ff.cc:262:slice$2316_TMR_2_Q_VOTER</port>
			<port name="D2">open</port>
			<port name="D3">$auto$ff.cc:262:slice$2316_TMR_0_Q_VOTER</port>
			<port name="D4">$auto$ff.cc:262:slice$2316_TMR_1_Q_VOTER</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[15]</port>
			<port name="SR">my_debounceCounter.clrTimer_TMR_1</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">BLK-TL-SLICEL.B6[0]-&gt;BLK-TL-SLICEL.B6_to_SLICEL0.B6</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">open</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_1" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">SLICEL0.B6[0]-&gt;B6</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">open</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_1" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_1" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_1" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 0 2 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_1" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_1" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.B6[0]-&gt;B6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_1" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">0 1 3 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_1" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">0 1 3 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[15]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">B5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">B5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">BLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_1[11]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_1[11]" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">open CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[11]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT open</port>
								<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[11]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[2]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 open open open CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT open open open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_1[15]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_1[15]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 open DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[15]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT open</port>
								<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[15]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_2[15]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 open DLUT.A3[0]-&gt;DLUT_A3_1 DLUT.A4[0]-&gt;DLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[15]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT open</port>
								<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[15]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO6[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_1" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2316_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2316_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2316_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2316_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SRUSEDMUX[0].SR[0]-&gt;SR open open open open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_2" instance="BLK-TL-SLICEL[11]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="A2">my_debounceCounter.reset</port>
			<port name="A3">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="A4">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0]</port>
			<port name="A5">my_debounceCounter.count_TMR_2[11]</port>
			<port name="A6">my_debounceCounter.count_TMR_2[12]</port>
			<port name="AX">open</port>
			<port name="B1">$auto$ff.cc:262:slice$2303_TMR_1_Q_VOTER</port>
			<port name="B2">open</port>
			<port name="B3">open</port>
			<port name="B4">$auto$ff.cc:262:slice$2303_TMR_0_Q_VOTER</port>
			<port name="B5">$auto$ff.cc:262:slice$2303_TMR_2_Q_VOTER</port>
			<port name="B6">open</port>
			<port name="BX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_0</port>
			<port name="C1">my_debounceCounter.count_TMR_2[2]</port>
			<port name="C2">my_debounceCounter.reset</port>
			<port name="C3">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="C4">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="C5">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0]</port>
			<port name="C6">my_debounceCounter.count_TMR_2[3]</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">$auto$ff.cc:262:slice$2391_TMR_0_Q_VOTER</port>
			<port name="D2">$auto$ff.cc:262:slice$2391_TMR_1_Q_VOTER</port>
			<port name="D3">$auto$ff.cc:262:slice$2391_TMR_2_Q_VOTER</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_1</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">open</port>
			<port name="CMUX">open</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_2" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">open</port>
				<port name="B3">open</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">BLK-TL-SLICEL.C6[0]-&gt;BLK-TL-SLICEL.C6_to_SLICEL0.C6</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">open</port>
				<port name="CMUX">open</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_2" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">open</port>
					<port name="B3">open</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">SLICEL0.C6[0]-&gt;C6</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">open</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_2" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_2" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_2" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_2" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_2</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_2[2]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">open</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_2[2]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open open BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open open B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_1[2]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 open open BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open open B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_2" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.C6[0]-&gt;C6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_2" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_2" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_2" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">C5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">C5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">CLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_2</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.cs_TMR_2[3]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.cs_TMR_2[3]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_2[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_2[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.cs_TMR_1[3]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_1[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_1[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">open</port>
					<port name="CMUX">open</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_0" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_1" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2303_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CO6[0]-&gt;CFFMUX COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="$auto$ff.cc:262:slice$2303_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2303_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2303_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2304_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2304_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2304_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2303_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2303_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2303_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open SR_GND[1].GND[0]-&gt;SR1 SR_GND[2].GND[0]-&gt;SR2 SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_0" instance="SR_GND[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_2" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_1" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_0" instance="BLK-TL-SLICEL[12]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_0[11]</port>
			<port name="A2">my_debounceCounter.count_TMR_0[12]</port>
			<port name="A3">my_debounceCounter.count_TMR_0[14]</port>
			<port name="A4">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0]</port>
			<port name="A5">my_debounceCounter.count_TMR_0[13]</port>
			<port name="A6">my_debounceCounter.count_TMR_0[15]</port>
			<port name="AX">open</port>
			<port name="B1">$auto$ff.cc:262:slice$2317_TMR_1_Q_VOTER</port>
			<port name="B2">open</port>
			<port name="B3">$auto$ff.cc:262:slice$2317_TMR_0_Q_VOTER</port>
			<port name="B4">$auto$ff.cc:262:slice$2317_TMR_2_Q_VOTER</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[15]</port>
			<port name="C1">$auto$ff.cc:262:slice$2316_TMR_2_Q_VOTER</port>
			<port name="C2">$auto$ff.cc:262:slice$2316_TMR_1_Q_VOTER</port>
			<port name="C3">my_debounceCounter.count_TMR_2[16]</port>
			<port name="C4">my_debounceCounter.count_TMR_2[15]</port>
			<port name="C5">$auto$ff.cc:262:slice$2316_TMR_0_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">$auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER</port>
			<port name="D2">my_debounceCounter.count_TMR_0[15]</port>
			<port name="D3">$auto$ff.cc:262:slice$2312_TMR_2_Q_VOTER</port>
			<port name="D4">my_debounceCounter.count_TMR_0[16]</port>
			<port name="D5">$auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">my_debounceCounter.clrTimer_TMR_0</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">open</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">open</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 2 1 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_0" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 2 1 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[15]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_0[16]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[16]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[16]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[16]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_2[16]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 open BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[16]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[16]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_0[15]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[15]" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 open open CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[15]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT open open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[15]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[2]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">open open CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT open</port>
								<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_0[11]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[11]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 open DLUT.A3[0]-&gt;DLUT_A3_0 open DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[11]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open D5LUT.in[2]-&gt;direct:D5LUT open D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[11]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[2]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_1 open DLUT.A4[0]-&gt;DLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT open D5LUT.in[3]-&gt;direct:D5LUT open</port>
								<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open CE_VCC[1].VCC[0]-&gt;CE1 open open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_0" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[2]" />
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2316_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT open open open open open open</port>
						<port name="D">open COMMON_SLICE.BX[0]-&gt;BFFMUX open open</port>
						<port name="D5">open open open open</port>
						<port name="SR">open SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT open open open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open REG_FDSE_or_FDRE[1].Q[0]-&gt;Q open open</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="$auto$ff.cc:262:slice$2316_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2316_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2316_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open SRUSEDMUX[0].SR[0]-&gt;SR open open open open open open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_0" instance="BLK-TL-SLICEL[13]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="A2">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0]</port>
			<port name="A3">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="A4">my_debounceCounter.reset</port>
			<port name="A5">my_debounceCounter.count_TMR_0[7]</port>
			<port name="A6">my_debounceCounter.count_TMR_0[8]</port>
			<port name="AX">open</port>
			<port name="B1">open</port>
			<port name="B2">$auto$ff.cc:262:slice$2308_TMR_2_Q_VOTER</port>
			<port name="B3">open</port>
			<port name="B4">$auto$ff.cc:262:slice$2308_TMR_0_Q_VOTER</port>
			<port name="B5">$auto$ff.cc:262:slice$2308_TMR_1_Q_VOTER</port>
			<port name="B6">open</port>
			<port name="BX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_0</port>
			<port name="C1">open</port>
			<port name="C2">$auto$ff.cc:262:slice$2308_TMR_2_Q_VOTER</port>
			<port name="C3">$auto$ff.cc:262:slice$2308_TMR_0_Q_VOTER</port>
			<port name="C4">$auto$ff.cc:262:slice$2308_TMR_1_Q_VOTER</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_1</port>
			<port name="D1">my_debounceCounter.count_TMR_0[6]</port>
			<port name="D2">my_debounceCounter.count_TMR_0[9]</port>
			<port name="D3">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0]</port>
			<port name="D4">my_debounceCounter.count_TMR_0[7]</port>
			<port name="D5">my_debounceCounter.count_TMR_0[8]</port>
			<port name="D6">my_debounceCounter.count_TMR_0[10]</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">open</port>
			<port name="AQ">SLICEL0[0].AQ[0]-&gt;SLICEL0.AQ_to_BLK-TL-SLICEL.AQ</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">open</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">open</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">open</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">BLK-TL-SLICEL.D6[0]-&gt;BLK-TL-SLICEL.D6_to_SLICEL0.D6</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">open</port>
				<port name="AQ">COMMON_SLICE[0].AQ[0]-&gt;AQ</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">open</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">open</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">SLICEL0.D6[0]-&gt;D6</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">open</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_0" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_0" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_0</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_0[7]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[7]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">open BLUT.A2[0]-&gt;BLUT_A2_0 open BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[7]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open B5LUT.in[1]-&gt;direct:B5LUT open B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[7]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_2[7]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">open BLUT.A2[0]-&gt;BLUT_A2_1 open BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[7]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open B5LUT.in[1]-&gt;direct:B5LUT open B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[7]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_1[7]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_1[7]" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">open CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[7]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT open</port>
								<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[7]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_0" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.D6[0]-&gt;D6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_0" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_0" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[10]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">D5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">D5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">DLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">open</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">open</port>
					<port name="AQ">SLICE_FF[0].Q[0]-&gt;AFF</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO6[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">CE_VCC[0].VCC[0]-&gt;CE0 CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_0" instance="CE_VCC[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_0" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_1" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2308_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">CEUSEDMUX[0].CE_OUT[0]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open open open</port>
						<port name="D">COMMON_SLICE.AO6[0]-&gt;AFFMUX COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open open open</port>
						<port name="SR">SRUSEDMUX[0].SR_OUT[0]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">REG_FDSE_or_FDRE[0].Q[0]-&gt;Q REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="$auto$ff.cc:262:slice$2309_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[0]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[0]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[0]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2309_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2309_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2308_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2308_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2308_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2308_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2308_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2308_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_1" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">SR_GND[0].GND[0]-&gt;SR0 SR_GND[1].GND[0]-&gt;SR1 SR_GND[2].GND[0]-&gt;SR2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_0" instance="SR_GND[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_0" instance="SR_GND[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_1" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_1" instance="BLK-TL-SLICEL[14]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.reset</port>
			<port name="A2">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="A3">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="A4">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0]</port>
			<port name="A5">my_debounceCounter.count_TMR_1[7]</port>
			<port name="A6">my_debounceCounter.count_TMR_1[8]</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.count_TMR_1[8]</port>
			<port name="B2">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0]</port>
			<port name="B3">my_debounceCounter.count_TMR_1[6]</port>
			<port name="B4">my_debounceCounter.count_TMR_1[9]</port>
			<port name="B5">my_debounceCounter.count_TMR_1[7]</port>
			<port name="B6">my_debounceCounter.count_TMR_1[10]</port>
			<port name="BX">open</port>
			<port name="C1">$auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER</port>
			<port name="C2">$auto$ff.cc:262:slice$2307_TMR_2_Q_VOTER</port>
			<port name="C3">$auto$ff.cc:262:slice$2307_TMR_1_Q_VOTER</port>
			<port name="C4">open</port>
			<port name="C5">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_1</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_1</port>
			<port name="D1">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0]</port>
			<port name="D2">$auto$ff.cc:262:slice$2307_TMR_2_Q_VOTER</port>
			<port name="D3">my_debounceCounter.count_TMR_1[6]</port>
			<port name="D4">$auto$ff.cc:262:slice$2307_TMR_1_Q_VOTER</port>
			<port name="D5">$auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">BLK-TL-SLICEL.B6[0]-&gt;BLK-TL-SLICEL.B6_to_SLICEL0.B6</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">open</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_1" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">SLICEL0.B6[0]-&gt;B6</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">open</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_1" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_1" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">2 3 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_1" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">2 3 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_1" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_1" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.B6[0]-&gt;B6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_1" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_1" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[10]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">B5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">B5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">BLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_2[6]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open open CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[4]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="my_debounceCounter.count_TMR_2[6]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[6]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT open open</port>
								<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[6]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 open DLUT.A3[0]-&gt;DLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_1[6]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_1 open DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[6]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT open D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[6]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO6[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_1" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_1" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2309_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">open open COMMON_SLICE.CO5[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CX[0]-&gt;C5FFMUX open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2307_TMR_1_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2307_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2307_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2309_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2309_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2309_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_1" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 open open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_1" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_1" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_2" instance="BLK-TL-SLICEL[15]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="A2">my_debounceCounter.count_TMR_2[7]</port>
			<port name="A3">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="A4">my_debounceCounter.reset</port>
			<port name="A5">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0]</port>
			<port name="A6">my_debounceCounter.count_TMR_2[8]</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.count_TMR_2[7]</port>
			<port name="B2">my_debounceCounter.count_TMR_2[8]</port>
			<port name="B3">my_debounceCounter.count_TMR_2[6]</port>
			<port name="B4">my_debounceCounter.count_TMR_2[9]</port>
			<port name="B5">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0]</port>
			<port name="B6">my_debounceCounter.count_TMR_2[10]</port>
			<port name="BX">open</port>
			<port name="C1">$auto$ff.cc:262:slice$2310_TMR_2_Q_VOTER</port>
			<port name="C2">$auto$ff.cc:262:slice$2310_TMR_1_Q_VOTER</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">$auto$ff.cc:262:slice$2310_TMR_0_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_2</port>
			<port name="D1">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0]</port>
			<port name="D2">my_debounceCounter.count_TMR_2[6]</port>
			<port name="D3">$auto$ff.cc:262:slice$2309_TMR_0_Q_VOTER</port>
			<port name="D4">$auto$ff.cc:262:slice$2309_TMR_1_Q_VOTER</port>
			<port name="D5">$auto$ff.cc:262:slice$2309_TMR_2_Q_VOTER</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_2" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">BLK-TL-SLICEL.B6[0]-&gt;BLK-TL-SLICEL.B6_to_SLICEL0.B6</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_2" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">SLICEL0.B6[0]-&gt;B6</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">open</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_2" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_2" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_2" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_2" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_2</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.B6[0]-&gt;B6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_2" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[10]" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">B5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">B5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">BLUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_2[9]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">open</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_1[9]" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 open open CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT open open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_2[9]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 open open CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT open open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT open open open</port>
								<port_rotation_map name="in">1 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_2[8]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">open open DLUT.A3[0]-&gt;DLUT_A3_1 DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[8]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[8]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO6[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2309_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open open open</port>
						<port name="D">open open COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2309_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2309_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2309_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_2" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_2" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_0" instance="BLK-TL-SLICEL[16]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="A2">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0]</port>
			<port name="A3">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="A4">my_debounceCounter.count_TMR_0[2]</port>
			<port name="A5">my_debounceCounter.reset</port>
			<port name="A6">my_debounceCounter.count_TMR_0[3]</port>
			<port name="AX">open</port>
			<port name="B1">$auto$ff.cc:262:slice$2304_TMR_2_Q_VOTER</port>
			<port name="B2">open</port>
			<port name="B3">open</port>
			<port name="B4">$auto$ff.cc:262:slice$2304_TMR_0_Q_VOTER</port>
			<port name="B5">$auto$ff.cc:262:slice$2304_TMR_1_Q_VOTER</port>
			<port name="B6">open</port>
			<port name="BX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_1</port>
			<port name="C1">$auto$ff.cc:262:slice$2304_TMR_1_Q_VOTER</port>
			<port name="C2">open</port>
			<port name="C3">$auto$ff.cc:262:slice$2304_TMR_2_Q_VOTER</port>
			<port name="C4">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_0</port>
			<port name="C5">$auto$ff.cc:262:slice$2304_TMR_0_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_2</port>
			<port name="D1">$auto$ff.cc:262:slice$2303_TMR_0_Q_VOTER</port>
			<port name="D2">my_debounceCounter.count_TMR_0[0]</port>
			<port name="D3">my_debounceCounter.count_TMR_0[1]</port>
			<port name="D4">$auto$ff.cc:262:slice$2303_TMR_2_Q_VOTER</port>
			<port name="D5">$auto$ff.cc:262:slice$2303_TMR_1_Q_VOTER</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">open</port>
				<port name="B3">open</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">open</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">open</port>
					<port name="B3">open</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">open</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 1 4 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_0" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 1 4 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_0" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_0</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="my_debounceCounter.count_TMR_0[3]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">open</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[3]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open open BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open open B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_2[3]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 open open BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open open B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_1[3]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open CLUT.A4[0]-&gt;CLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[3]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="my_debounceCounter.count_TMR_1[3]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 open CLUT.A3[0]-&gt;CLUT_A3_1 open CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT open C5LUT.in[2]-&gt;direct:C5LUT open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_0[2]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[2]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 open open DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open open D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_1" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_0" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2303_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">open COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CO5[0]-&gt;C5FFMUX open</port>
						<port name="SR">open SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">open REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2304_TMR_0_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2304_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2304_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="$auto$ff.cc:262:slice$2304_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2304_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2304_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2303_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2303_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2303_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_2" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open SR_GND[1].GND[0]-&gt;SR1 SR_GND[2].GND[0]-&gt;SR2 open open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_1" instance="SR_GND[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_2" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_0" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_1" instance="BLK-TL-SLICEL[17]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.reset</port>
			<port name="A2">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="A3">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="A4">my_debounceCounter.count_TMR_1[2]</port>
			<port name="A5">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0]</port>
			<port name="A6">my_debounceCounter.count_TMR_1[3]</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.count_TMR_1[1]</port>
			<port name="B2">$auto$ff.cc:262:slice$2302_TMR_2_Q_VOTER</port>
			<port name="B3">$auto$ff.cc:262:slice$2302_TMR_1_Q_VOTER</port>
			<port name="B4">my_debounceCounter.count_TMR_1[0]</port>
			<port name="B5">$auto$ff.cc:262:slice$2302_TMR_0_Q_VOTER</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">$auto$ff.cc:262:slice$2301_TMR_2_Q_VOTER</port>
			<port name="C2">$auto$ff.cc:262:slice$2301_TMR_1_Q_VOTER</port>
			<port name="C3">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_0</port>
			<port name="C4">open</port>
			<port name="C5">$auto$ff.cc:262:slice$2301_TMR_0_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_1</port>
			<port name="D1">open</port>
			<port name="D2">open</port>
			<port name="D3">$auto$ff.cc:262:slice$2302_TMR_0_Q_VOTER</port>
			<port name="D4">$auto$ff.cc:262:slice$2302_TMR_2_Q_VOTER</port>
			<port name="D5">$auto$ff.cc:262:slice$2302_TMR_1_Q_VOTER</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_2</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">BLK-TL-SLICEL.A6[0]-&gt;BLK-TL-SLICEL.A6_to_SLICEL0.A6</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">open</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">open</port>
				<port name="D2">open</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_1" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">SLICEL0.A6[0]-&gt;A6</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">open</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">open</port>
					<port name="D2">open</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_1" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">COMMON_LUT_AND_F78MUX.A6[0]-&gt;A6</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">F6MUX[0].O[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_1" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">2 3 4 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_1" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">2 3 4 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_1" instance="F6MUX[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs>
							<port name="I0">A5LUT[0].out[0]-&gt;F6MUX_I0</port>
							<port name="I1">A5LUT[1].out[0]-&gt;F6MUX_I1</port>
							<port name="S">ALUT.A6[0]-&gt;F6MUX_S</port>
						</inputs>
						<outputs>
							<port name="O">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open open BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open open B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_1[1]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">open BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 open BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT open B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_1[0]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open CLUT.A3[0]-&gt;CLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[2]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="my_debounceCounter.count_TMR_1[0]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 open open CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT open open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_2[1]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_2[1]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">open open DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_0[1]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">open open DLUT.A3[0]-&gt;DLUT_A3_1 DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO6[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 CE_VCC[3].VCC[0]-&gt;CE3 open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_1" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_2" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_0" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2302_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">open open COMMON_SLICE.CX[0]-&gt;CFFMUX COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open COMMON_SLICE.CO5[0]-&gt;C5FFMUX open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2302_TMR_0_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2302_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2302_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2302_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2302_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2302_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2302_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2302_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2302_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_1" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 SR_GND[3].GND[0]-&gt;SR3 open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_1" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_2" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_0" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_0" instance="BLK-TL-SLICEL[18]" mode="default">
		<inputs>
			<port name="A1">$auto$ff.cc:262:slice$2391_TMR_0_Q_VOTER</port>
			<port name="A2">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="A3">$auto$ff.cc:262:slice$2391_TMR_1_Q_VOTER</port>
			<port name="A4">$auto$ff.cc:262:slice$2391_TMR_2_Q_VOTER</port>
			<port name="A5">my_debounceCounter.cs_TMR_1[1]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.reset</port>
			<port name="B2">$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_0[0]</port>
			<port name="B3">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="B4">my_debounceCounter.count_TMR_0[17]</port>
			<port name="B5">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">$auto$ff.cc:262:slice$2389_TMR_1_Q_VOTER</port>
			<port name="C3">$auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER</port>
			<port name="C4">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_0</port>
			<port name="C5">$auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[3]</port>
			<port name="D1">my_debounceCounter.cs_TMR_1[1]</port>
			<port name="D2">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0]</port>
			<port name="D3">my_debounceCounter.noisy_TMR_1</port>
			<port name="D4">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="D5">my_debounceCounter.reset</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="my_debounceCounter.cs_TMR_0[3]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.cs_TMR_0[3]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 open ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_0[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT open A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT open</port>
								<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_0[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_1[2]" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_1 open open ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_1[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT open open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_1[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_0" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_0" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.clrTimer_TMR_0" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 open BLUT.A3[0]-&gt;BLUT_A3_1 open BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.clrTimer_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT open B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.clrTimer_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.cs_TMR_1[1]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open CLUT.A4[0]-&gt;CLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[3]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="my_debounceCounter.cs_TMR_1[1]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">open CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 open CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_1[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_1[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[3]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[3]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_0" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_1" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2318_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">open open COMMON_SLICE.CO5[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CX[0]-&gt;C5FFMUX open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2391_TMR_1_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2391_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2391_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2318_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2318_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2318_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 open open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_0" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_1" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_1" instance="BLK-TL-SLICEL[19]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.reset</port>
			<port name="A2">my_debounceCounter.count_TMR_1[17]</port>
			<port name="A3">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="A4">$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_1[0]</port>
			<port name="A5">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">open</port>
			<port name="B2">open</port>
			<port name="B3">$auto$ff.cc:262:slice$2390_TMR_2_Q_VOTER</port>
			<port name="B4">$auto$ff.cc:262:slice$2390_TMR_0_Q_VOTER</port>
			<port name="B5">$auto$ff.cc:262:slice$2390_TMR_1_Q_VOTER</port>
			<port name="B6">open</port>
			<port name="BX">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[2]</port>
			<port name="C1">$auto$ff.cc:262:slice$2390_TMR_2_Q_VOTER</port>
			<port name="C2">$auto$ff.cc:262:slice$2390_TMR_0_Q_VOTER</port>
			<port name="C3">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_1</port>
			<port name="C4">open</port>
			<port name="C5">$auto$ff.cc:262:slice$2390_TMR_1_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[2]</port>
			<port name="D1">my_debounceCounter.noisy_TMR_1</port>
			<port name="D2">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0]</port>
			<port name="D3">my_debounceCounter.reset</port>
			<port name="D4">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="D5">my_debounceCounter.cs_TMR_1[0]</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">open</port>
				<port name="B2">open</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">open</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_1" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">open</port>
					<port name="B2">open</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">open</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_1" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_1" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">2 0 4 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.clrTimer_TMR_1" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 open ALUT.A3[0]-&gt;ALUT_A3_1 open ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.clrTimer_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT open A5LUT.in[2]-&gt;direct:A5LUT open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">2 open 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.clrTimer_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.cs_TMR_1[2]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.cs_TMR_1[2]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">open open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_1[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_1[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.cs_TMR_2[2]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">open open BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_2[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_2[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.cs_TMR_0[2]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open CLUT.A3[0]-&gt;CLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[2]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="my_debounceCounter.cs_TMR_0[2]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 open open CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_0[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT open open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_0[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[2]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[2]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_0" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_1" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_1" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2318_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">open COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CO5[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CX[0]-&gt;C5FFMUX open</port>
						<port name="SR">open SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">open REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2390_TMR_1_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2390_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2390_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="$auto$ff.cc:262:slice$2390_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2390_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2390_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2318_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2318_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2318_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_1" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open SR_GND[1].GND[0]-&gt;SR1 SR_GND[2].GND[0]-&gt;SR2 open open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_0" instance="SR_GND[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_1" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_1" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_2" instance="BLK-TL-SLICEL[20]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="A2">open</port>
			<port name="A3">my_debounceCounter.reset</port>
			<port name="A4">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="A5">my_debounceCounter.count_TMR_2[0]</port>
			<port name="A6">open</port>
			<port name="AX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_0</port>
			<port name="B1">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="B2">my_debounceCounter.reset</port>
			<port name="B3">$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_2[0]</port>
			<port name="B4">my_debounceCounter.count_TMR_2[17]</port>
			<port name="B5">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_2</port>
			<port name="C2">open</port>
			<port name="C3">my_debounceCounter.count_TMR_2[0]</port>
			<port name="C4">my_debounceCounter.count_TMR_2[1]</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_2</port>
			<port name="D1">open</port>
			<port name="D2">$auto$ff.cc:262:slice$2301_TMR_0_Q_VOTER</port>
			<port name="D3">open</port>
			<port name="D4">$auto$ff.cc:262:slice$2301_TMR_2_Q_VOTER</port>
			<port name="D5">$auto$ff.cc:262:slice$2301_TMR_1_Q_VOTER</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_1</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">SLICEL0[0].AQ[0]-&gt;SLICEL0.AQ_to_BLK-TL-SLICEL.AQ</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_2" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">open</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">BLK-TL-SLICEL.AX[0]-&gt;BLK-TL-SLICEL.AX_to_SLICEL0.AX</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">open</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">open</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">open</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">COMMON_SLICE[0].AQ[0]-&gt;AQ</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_2" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">open</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">open</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">open</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">open</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_2" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_2" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 open ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT open A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">4 2 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 open open open open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[0]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">open open CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT open</port>
								<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_2[0]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_2[0]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_0 open DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT open D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_0[0]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_1 open DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT open D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">SLICEL0.AX[0]-&gt;AX2</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">SLICE_FF[0].Q[0]-&gt;AFF</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">CE_VCC[0].VCC[0]-&gt;CE0 open CE_VCC[2].VCC[0]-&gt;CE2 CE_VCC[3].VCC[0]-&gt;CE3 open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_0" instance="CE_VCC[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_1" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_2" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2318_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">CEUSEDMUX[0].CE_OUT[0]-&gt;CE_OUT open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">COMMON_SLICE.AX[0]-&gt;AFFMUX open COMMON_SLICE.CO5[0]-&gt;CFFMUX COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open COMMON_SLICE.CX[0]-&gt;C5FFMUX open</port>
						<port name="SR">SRUSEDMUX[0].SR_OUT[0]-&gt;SR_OUT open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">REG_FDSE_or_FDRE[0].Q[0]-&gt;Q open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2301_TMR_2_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2301_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2301_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="$auto$ff.cc:262:slice$2301_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[0]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[0]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[0]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2301_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2301_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2318_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2318_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2318_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2301_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2301_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2301_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_2" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">SR_GND[0].GND[0]-&gt;SR0 open SR_GND[2].GND[0]-&gt;SR2 SR_GND[3].GND[0]-&gt;SR3 open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_0" instance="SR_GND[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_2" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_1" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_2" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_0" instance="BLK-TL-SLICEL[21]" mode="default">
		<inputs>
			<port name="A1">$auto$ff.cc:262:slice$2389_TMR_1_Q_VOTER</port>
			<port name="A2">$auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER</port>
			<port name="A3">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="A4">my_debounceCounter.cs_TMR_0[1]</port>
			<port name="A5">$auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[2]</port>
			<port name="B2">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="B3">my_debounceCounter.reset</port>
			<port name="B4">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0]</port>
			<port name="B5">my_debounceCounter.noisy_TMR_0</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">$auto$ff.cc:262:slice$2320_TMR_0_Q_VOTER</port>
			<port name="C2">open</port>
			<port name="C3">$auto$ff.cc:262:slice$2320_TMR_2_Q_VOTER</port>
			<port name="C4">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[1]</port>
			<port name="C5">$auto$ff.cc:262:slice$2320_TMR_1_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[1]</port>
			<port name="D1">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="D2">my_debounceCounter.cs_TMR_2[1]</port>
			<port name="D3">$auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER</port>
			<port name="D4">$auto$ff.cc:262:slice$2389_TMR_1_Q_VOTER</port>
			<port name="D5">$auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">open</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[1]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">open</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[2]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[2]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">open open ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT open</port>
								<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.cs_TMR_0[1]" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 open open ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_0[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT open open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_0[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[1]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[1]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 3 1 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.noisy_TMR_0" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open CLUT.A4[0]-&gt;CLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[3]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="my_debounceCounter.noisy_TMR_0" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 open CLUT.A3[0]-&gt;CLUT_A3_1 open CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.noisy_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT open C5LUT.in[2]-&gt;direct:C5LUT open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.noisy_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.cs_TMR_2[1]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.cs_TMR_2[1]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">open open DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_2[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_2[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_2[2]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_2[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT open open open</port>
								<port_rotation_map name="in">1 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_2[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_0" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_1" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">open open COMMON_SLICE.CO5[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CX[0]-&gt;C5FFMUX open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2389_TMR_1_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2389_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2389_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 open open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_0" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_1" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_2" instance="BLK-TL-SLICEL[22]" mode="default">
		<inputs>
			<port name="A1">$auto$ff.cc:262:slice$2321_TMR_1_Q_VOTER</port>
			<port name="A2">$auto$ff.cc:262:slice$2321_TMR_2_Q_VOTER</port>
			<port name="A3">open</port>
			<port name="A4">open</port>
			<port name="A5">$auto$ff.cc:262:slice$2321_TMR_0_Q_VOTER</port>
			<port name="A6">open</port>
			<port name="AX">$abc$4663$iopadmap$btnc</port>
			<port name="B1">$auto$ff.cc:262:slice$2320_TMR_1_Q_VOTER</port>
			<port name="B2">open</port>
			<port name="B3">$auto$ff.cc:262:slice$2320_TMR_0_Q_VOTER</port>
			<port name="B4">$auto$ff.cc:262:slice$2320_TMR_2_Q_VOTER</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">f1_TMR_0</port>
			<port name="C1">$auto$ff.cc:262:slice$2321_TMR_1_Q_VOTER</port>
			<port name="C2">$auto$ff.cc:262:slice$2321_TMR_0_Q_VOTER</port>
			<port name="C3">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[1]</port>
			<port name="C4">open</port>
			<port name="C5">$auto$ff.cc:262:slice$2321_TMR_2_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">f1_TMR_1</port>
			<port name="D1">my_debounceCounter.noisy_TMR_2</port>
			<port name="D2">$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_2[2]</port>
			<port name="D3">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0]</port>
			<port name="D4">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="D5">my_debounceCounter.reset</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">SLICEL0[0].AQ[0]-&gt;SLICEL0.AQ_to_BLK-TL-SLICEL.AQ</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_2" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">open</port>
				<port name="A4">open</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">BLK-TL-SLICEL.AX[0]-&gt;BLK-TL-SLICEL.AX_to_SLICEL0.AX</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">open</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">open</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">COMMON_SLICE[0].AQ[0]-&gt;AQ</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[1]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">open</port>
					<port name="A4">open</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">open</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">open</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="f1_TMR_2" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">open</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="f1_TMR_2" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 open open ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="f1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT open open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">f1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="f1_TMR_0" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 open open ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="f1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT open open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">f1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.noisy_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.noisy_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.noisy_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.noisy_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.noisy_TMR_1" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 open BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.noisy_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.noisy_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="f1_TMR_1" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open CLUT.A3[0]-&gt;CLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[2]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="f1_TMR_1" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 open open CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="f1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT open open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">f1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[1]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[1]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">0 2 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">SLICEL0.AX[0]-&gt;AX2</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">SLICE_FF[0].Q5[0]-&gt;AOUTMUX</port>
					<port name="AQ">SLICE_FF[0].Q[0]-&gt;AFF</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">CE_VCC[0].VCC[0]-&gt;CE0 CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 open CE_VCC[4].VCC[0]-&gt;CE4 open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_2" instance="CE_VCC[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_0" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_1" instance="CE_VCC[4]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_1" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">CEUSEDMUX[0].CE_OUT[0]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open CEUSEDMUX[0].CE_OUT[4]-&gt;CE_OUT open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">COMMON_SLICE.AO5[0]-&gt;AFFMUX COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CO5[0]-&gt;CFFMUX open</port>
						<port name="D5">COMMON_SLICE.AX[0]-&gt;A5FFMUX open COMMON_SLICE.CX[0]-&gt;C5FFMUX open</port>
						<port name="SR">SRUSEDMUX[0].SR_OUT[0]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open SRUSEDMUX[0].SR_OUT[4]-&gt;SR_OUT open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">REG_FDSE_or_FDRE[0].Q[0]-&gt;Q REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">FF_FDSE_or_FDRE[0].Q[0]-&gt;Q5 open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="$auto$ff.cc:262:slice$2321_TMR_1_Q_VOTER" instance="FF_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[4]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[0]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[4]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2321_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2321_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2320_TMR_1_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2320_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2320_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="$auto$ff.cc:262:slice$2320_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[0]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[0]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[0]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2320_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2320_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2320_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2320_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2320_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_2" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">SR_GND[0].GND[0]-&gt;SR0 SR_GND[1].GND[0]-&gt;SR1 SR_GND[2].GND[0]-&gt;SR2 open SR_GND[4].GND[0]-&gt;SR4 open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_2" instance="SR_GND[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_0" instance="SR_GND[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_2" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_1" instance="SR_GND[4]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_1" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_2" instance="BLK-TL-SLICEL[23]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="A2">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0]</port>
			<port name="A3">my_debounceCounter.noisy_TMR_2</port>
			<port name="A4">my_debounceCounter.reset</port>
			<port name="A5">my_debounceCounter.cs_TMR_2[0]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">$auto$ff.cc:262:slice$2388_TMR_0_Q_VOTER</port>
			<port name="B2">$auto$ff.cc:262:slice$2388_TMR_2_Q_VOTER</port>
			<port name="B3">open</port>
			<port name="B4">$auto$ff.cc:262:slice$2388_TMR_1_Q_VOTER</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[2]</port>
			<port name="D1">open</port>
			<port name="D2">$auto$ff.cc:262:slice$2388_TMR_1_Q_VOTER</port>
			<port name="D3">$auto$ff.cc:262:slice$2388_TMR_0_Q_VOTER</port>
			<port name="D4">open</port>
			<port name="D5">$auto$ff.cc:262:slice$2388_TMR_2_Q_VOTER</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">open</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_2" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">open</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">open</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">open</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[2]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">open</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">open</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">open</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[2]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[2]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.cs_TMR_0[0]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.cs_TMR_0[0]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 open BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_0[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT open B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_0[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="CLUT[0]" />
				<block name="my_debounceCounter.cs_TMR_2[0]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.cs_TMR_2[0]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 open DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_2[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_2[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.cs_TMR_1[0]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 open DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.cs_TMR_1[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.cs_TMR_1[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">open</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2390_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open open open</port>
						<port name="D">open open COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2390_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2390_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2390_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_2" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_2" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_0" instance="BLK-TL-SLICEL[24]" mode="default">
		<inputs>
			<port name="A1">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0]</port>
			<port name="A2">my_debounceCounter.noisy_TMR_0</port>
			<port name="A3">my_debounceCounter.reset</port>
			<port name="A4">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="A5">my_debounceCounter.cs_TMR_0[0]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="B2">my_debounceCounter.count_TMR_0[1]</port>
			<port name="B3">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="B4">my_debounceCounter.count_TMR_0[0]</port>
			<port name="B5">my_debounceCounter.reset</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[3]</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[3]</port>
			<port name="D1">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="D2">my_debounceCounter.cs_TMR_0[1]</port>
			<port name="D3">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0]</port>
			<port name="D4">my_debounceCounter.reset</port>
			<port name="D5">my_debounceCounter.noisy_TMR_0</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[3]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">open</port>
					<port name="C3">open</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[2]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[2]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_0" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_0" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_0" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="CLUT[0]" mode="CLUT-LUT5_MUX" pb_type_num_modes="1">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">open</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open CLUT.A4[0]-&gt;CLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[3]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[3]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[3]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">3 2 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_0" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_2" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2391_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">open open COMMON_SLICE.CO5[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CX[0]-&gt;C5FFMUX open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2391_TMR_2_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2391_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2391_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2391_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2391_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2391_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 open open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_0" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_2" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_0" instance="BLK-TL-SLICEL[25]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_0[11]</port>
			<port name="A2">my_debounceCounter.count_TMR_0[13]</port>
			<port name="A3">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0]</port>
			<port name="A4">my_debounceCounter.count_TMR_0[12]</port>
			<port name="A5">my_debounceCounter.count_TMR_0[14]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">$auto$ff.cc:262:slice$2315_TMR_0_Q_VOTER</port>
			<port name="B2">$auto$ff.cc:262:slice$2315_TMR_1_Q_VOTER</port>
			<port name="B3">$auto$ff.cc:262:slice$2315_TMR_2_Q_VOTER</port>
			<port name="B4">open</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_2</port>
			<port name="C1">$auto$ff.cc:262:slice$2315_TMR_1_Q_VOTER</port>
			<port name="C2">open</port>
			<port name="C3">$auto$ff.cc:262:slice$2315_TMR_0_Q_VOTER</port>
			<port name="C4">open</port>
			<port name="C5">$auto$ff.cc:262:slice$2315_TMR_2_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_0</port>
			<port name="D1">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0]</port>
			<port name="D2">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="D3">my_debounceCounter.count_TMR_0[11]</port>
			<port name="D4">my_debounceCounter.reset</port>
			<port name="D5">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">open</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">open</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">open</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">open</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">open</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">open</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[13]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[13]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT open</port>
								<port_rotation_map name="in">2 0 3 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[14]" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_0[14]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[14]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_2[14]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_1[14]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_1[14]" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 open CLUT.A3[0]-&gt;CLUT_A3_0 open CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT open C5LUT.in[2]-&gt;direct:C5LUT open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_0" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_0" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_2" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_0" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open open open</port>
						<port name="D">open COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open open open</port>
						<port name="SR">open SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="$auto$ff.cc:262:slice$2312_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2312_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2312_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open SR_GND[1].GND[0]-&gt;SR1 SR_GND[2].GND[0]-&gt;SR2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_2" instance="SR_GND[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_0" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_1" instance="BLK-TL-SLICEL[26]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_1[14]</port>
			<port name="A2">my_debounceCounter.count_TMR_1[12]</port>
			<port name="A3">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0]</port>
			<port name="A4">my_debounceCounter.count_TMR_1[11]</port>
			<port name="A5">my_debounceCounter.count_TMR_1[13]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="B2">my_debounceCounter.reset</port>
			<port name="B3">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0]</port>
			<port name="B4">my_debounceCounter.count_TMR_1[11]</port>
			<port name="B5">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_1</port>
			<port name="D1">my_debounceCounter.count_TMR_1[1]</port>
			<port name="D2">my_debounceCounter.count_TMR_1[0]</port>
			<port name="D3">my_debounceCounter.reset</port>
			<port name="D4">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="D5">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">open</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">open</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_1" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">open</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[13]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[13]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">open 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[14]" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">0 2 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_1" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_1" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">3 2 1 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="CLUT[0]" />
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_1" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_1" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">open 0 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_1" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 DLUT.A3[0]-&gt;DLUT_A3_1 DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">0 1 2 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">open</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_1" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open open open</port>
						<port name="D">open open COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_1" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_1" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_2" instance="BLK-TL-SLICEL[27]" mode="default">
		<inputs>
			<port name="A1">open</port>
			<port name="A2">my_debounceCounter.count_TMR_2[9]</port>
			<port name="A3">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0]</port>
			<port name="A4">my_debounceCounter.count_TMR_2[8]</port>
			<port name="A5">my_debounceCounter.count_TMR_2[7]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0]</port>
			<port name="B2">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="B3">my_debounceCounter.count_TMR_2[11]</port>
			<port name="B4">my_debounceCounter.reset</port>
			<port name="B5">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">my_debounceCounter.count_TMR_2[12]</port>
			<port name="C3">my_debounceCounter.count_TMR_2[11]</port>
			<port name="C4">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0]</port>
			<port name="C5">my_debounceCounter.count_TMR_2[13]</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_2</port>
			<port name="D1">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="D2">my_debounceCounter.reset</port>
			<port name="D3">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0]</port>
			<port name="D4">my_debounceCounter.count_TMR_2[7]</port>
			<port name="D5">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_2" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">open</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_2" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">open</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[9]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[9]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">open 0 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[13]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[13]" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">open CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_2" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_2" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">4 2 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2308_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open open open</port>
						<port name="D">open open COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2308_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2308_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2308_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_2" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 open open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_2" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_0" instance="BLK-TL-SLICEL[28]" mode="default">
		<inputs>
			<port name="A1">$auto$ff.cc:262:slice$2306_TMR_0_Q_VOTER</port>
			<port name="A2">$auto$ff.cc:262:slice$2306_TMR_1_Q_VOTER</port>
			<port name="A3">$auto$ff.cc:262:slice$2306_TMR_2_Q_VOTER</port>
			<port name="A4">open</port>
			<port name="A5">open</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.reset</port>
			<port name="B2">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="B3">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="B4">$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_2[0]</port>
			<port name="B5">my_debounceCounter.count_TMR_2[5]</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_1</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_0</port>
			<port name="D1">$auto$ff.cc:262:slice$2306_TMR_1_Q_VOTER</port>
			<port name="D2">open</port>
			<port name="D3">$auto$ff.cc:262:slice$2306_TMR_2_Q_VOTER</port>
			<port name="D4">open</port>
			<port name="D5">$auto$ff.cc:262:slice$2306_TMR_0_Q_VOTER</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">open</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">open</port>
				<port name="A5">open</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">open</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">open</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="my_debounceCounter.count_TMR_2[5]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">open</port>
					<port name="A5">open</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">open</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">open</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="my_debounceCounter.count_TMR_0[5]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[5]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[5]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[5]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 3 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="CLUT[0]" mode="CLUT-LUT5_MUX" pb_type_num_modes="1">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">open</port>
						<port name="A3">open</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open open CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[4]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_2[5]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_2[5]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 open DLUT.A3[0]-&gt;DLUT_A3_0 open DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[5]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open D5LUT.in[2]-&gt;direct:D5LUT open D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[5]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_1[5]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 open DLUT.A3[0]-&gt;DLUT_A3_1 open DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[5]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open D5LUT.in[2]-&gt;direct:D5LUT open D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[5]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">open</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">open</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_2" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_0" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_1" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2306_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">open COMMON_SLICE.BO5[0]-&gt;BFFMUX COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CO5[0]-&gt;C5FFMUX open</port>
						<port name="SR">open SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">open REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2306_TMR_1_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2306_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2306_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="$auto$ff.cc:262:slice$2306_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2306_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2306_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2306_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2306_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2306_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open SR_GND[1].GND[0]-&gt;SR1 SR_GND[2].GND[0]-&gt;SR2 open open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_2" instance="SR_GND[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_0" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_1" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_0" instance="BLK-TL-SLICEL[29]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.reset</port>
			<port name="A2">my_debounceCounter.count_TMR_0[6]</port>
			<port name="A3">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="A4">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="A5">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="B2">my_debounceCounter.count_TMR_2[6]</port>
			<port name="B3">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0]</port>
			<port name="B4">my_debounceCounter.reset</port>
			<port name="B5">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_0</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_2</port>
			<port name="D1">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0]</port>
			<port name="D2">$auto$ff.cc:262:slice$2307_TMR_1_Q_VOTER</port>
			<port name="D3">$auto$ff.cc:262:slice$2307_TMR_2_Q_VOTER</port>
			<port name="D4">$auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER</port>
			<port name="D5">my_debounceCounter.count_TMR_0[6]</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="my_debounceCounter.count_TMR_0[6]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">open</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">2 0 3 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="CLUT[0]" mode="CLUT-LUT5_MUX" pb_type_num_modes="1">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">open</port>
						<port name="A3">open</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open open CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[4]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_0[6]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[6]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[6]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT open</port>
								<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[6]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 open open open DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT open open open D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_0" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_2" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">open open COMMON_SLICE.CO5[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CX[0]-&gt;C5FFMUX open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2307_TMR_2_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2307_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2307_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 open open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_0" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_2" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[3]" instance="BLK-TL-SLICEL[30]" mode="default">
		<inputs>
			<port name="A1">$auto$ff.cc:262:slice$2305_TMR_0_Q_VOTER</port>
			<port name="A2">$auto$ff.cc:262:slice$2305_TMR_1_Q_VOTER</port>
			<port name="A3">open</port>
			<port name="A4">open</port>
			<port name="A5">$auto$ff.cc:262:slice$2305_TMR_2_Q_VOTER</port>
			<port name="A6">open</port>
			<port name="AX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[4]</port>
			<port name="B1">my_debounceCounter.reset</port>
			<port name="B2">my_debounceCounter.count_TMR_2[2]</port>
			<port name="B3">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="B4">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0]</port>
			<port name="B5">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0]</port>
			<port name="C2">my_debounceCounter.reset</port>
			<port name="C3">my_debounceCounter.cs_TMR_2[1]</port>
			<port name="C4">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="C5">my_debounceCounter.noisy_TMR_2</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">my_debounceCounter.count_TMR_2[3]</port>
			<port name="D2">my_debounceCounter.count_TMR_2[4]</port>
			<port name="D3">open</port>
			<port name="D4">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0]</port>
			<port name="D5">my_debounceCounter.count_TMR_2[2]</port>
			<port name="D6">open</port>
			<port name="DX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[15]</port>
			<port name="SR">my_debounceCounter.clrTimer_TMR_2</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">SLICEL0[0].AQ[0]-&gt;SLICEL0.AQ_to_BLK-TL-SLICEL.AQ</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[3]" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">open</port>
				<port name="A4">open</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">BLK-TL-SLICEL.AX[0]-&gt;BLK-TL-SLICEL.AX_to_SLICEL0.AX</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">open</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">COMMON_SLICE[0].AQ[0]-&gt;AQ</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[3]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">open</port>
					<port name="A4">open</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">open</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="my_debounceCounter.count_TMR_2[4]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">open</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_2[4]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 open open ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT open open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_1[4]" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 open open ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT open open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 0 4 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[3]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[3]" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">4 1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[4]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[4]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 open DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT open D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 0 open 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_2[0]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 open DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_2[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT open D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 0 open 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_2[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">SLICEL0.AX[0]-&gt;AX2</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">SLICE_FF[0].Q[0]-&gt;AFF</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO5[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">CE_VCC[0].VCC[0]-&gt;CE0 open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_2" instance="CE_VCC[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_2" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2305_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">CEUSEDMUX[0].CE_OUT[0]-&gt;CE_OUT open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">COMMON_SLICE.AX[0]-&gt;AFFMUX open open COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">SRUSEDMUX[0].SR_OUT[0]-&gt;SR_OUT open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">REG_FDSE_or_FDRE[0].Q[0]-&gt;Q open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="$auto$ff.cc:262:slice$2305_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[0]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[0]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[0]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2305_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2305_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2316_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2316_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2316_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">SRUSEDMUX[0].SR[0]-&gt;SR open open SRUSEDMUX[0].SR[0]-&gt;SR open open open open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[1]" instance="BLK-TL-SLICEL[31]" mode="default">
		<inputs>
			<port name="A1">$auto$ff.cc:262:slice$2401_TMR_0_Q_VOTER</port>
			<port name="A2">$auto$ff.cc:262:slice$2401_TMR_2_Q_VOTER</port>
			<port name="A3">open</port>
			<port name="A4">open</port>
			<port name="A5">$auto$ff.cc:262:slice$2401_TMR_1_Q_VOTER</port>
			<port name="A6">open</port>
			<port name="AX">$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_1[2]</port>
			<port name="B1">$auto$ff.cc:262:slice$2401_TMR_0_Q_VOTER</port>
			<port name="B2">$auto$ff.cc:262:slice$2401_TMR_2_Q_VOTER</port>
			<port name="B3">$auto$ff.cc:262:slice$2401_TMR_1_Q_VOTER</port>
			<port name="B4">open</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_2[2]</port>
			<port name="C1">open</port>
			<port name="C2">one_shot_1_TMR_0</port>
			<port name="C3">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0</port>
			<port name="C4">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[1]</port>
			<port name="C5">one_shot_2_TMR_0</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[2]</port>
			<port name="D1">my_debounceCounter.reset</port>
			<port name="D2">my_debounceCounter.noisy_TMR_1</port>
			<port name="D3">$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0]</port>
			<port name="D4">$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_1[2]</port>
			<port name="D5">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">my_debounceCounter.reset</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">SLICEL0[0].AQ[0]-&gt;SLICEL0.AQ_to_BLK-TL-SLICEL.AQ</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[1]" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">open</port>
				<port name="A4">open</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">BLK-TL-SLICEL.AX[0]-&gt;BLK-TL-SLICEL.AX_to_SLICEL0.AX</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">open</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">open</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">COMMON_SLICE[0].AQ[0]-&gt;AQ</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[1]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">open</port>
					<port name="A4">open</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">open</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="one_shot_1_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">open</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="one_shot_1_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 open open ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="one_shot_1_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT open open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">one_shot_1_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="one_shot_1_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="one_shot_1_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="one_shot_1_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT open open</port>
								<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">one_shot_1_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="one_shot_1_TMR_1" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="one_shot_1_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT open open</port>
								<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">one_shot_1_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_0" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_0" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">open CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 open CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_0" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">open CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">open 3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[1]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[1]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 0 4 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">SLICEL0.AX[0]-&gt;AX2</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">SLICE_FF[0].Q[0]-&gt;AFF</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">CE_VCC[0].VCC[0]-&gt;CE0 CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_1" instance="CE_VCC[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_2" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_0" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_0" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2401_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">CEUSEDMUX[0].CE_OUT[0]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">COMMON_SLICE.AX[0]-&gt;AFFMUX COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CO5[0]-&gt;C5FFMUX open</port>
						<port name="SR">SRUSEDMUX[0].SR_OUT[0]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">REG_FDSE_or_FDRE[0].Q[0]-&gt;Q REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2296_TMR_0_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2296_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2296_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="$auto$ff.cc:262:slice$2401_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[0]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[0]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[0]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2401_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2401_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2401_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2401_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2401_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2401_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2401_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2401_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR open open open SRUSEDMUX[0].SR[0]-&gt;SR open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[14]" instance="BLK-TL-SLICEL[32]" mode="default">
		<inputs>
			<port name="A1">$auto$ff.cc:262:slice$2310_TMR_0_Q_VOTER</port>
			<port name="A2">open</port>
			<port name="A3">$auto$ff.cc:262:slice$2310_TMR_1_Q_VOTER</port>
			<port name="A4">open</port>
			<port name="A5">$auto$ff.cc:262:slice$2310_TMR_2_Q_VOTER</port>
			<port name="A6">open</port>
			<port name="AX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[14]</port>
			<port name="B1">$auto$ff.cc:262:slice$2311_TMR_2_Q_VOTER</port>
			<port name="B2">$auto$ff.cc:262:slice$2311_TMR_0_Q_VOTER</port>
			<port name="B3">$auto$ff.cc:262:slice$2311_TMR_1_Q_VOTER</port>
			<port name="B4">open</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[9]</port>
			<port name="C1">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[10]</port>
			<port name="C2">$auto$ff.cc:262:slice$2311_TMR_0_Q_VOTER</port>
			<port name="C3">open</port>
			<port name="C4">$auto$ff.cc:262:slice$2311_TMR_1_Q_VOTER</port>
			<port name="C5">$auto$ff.cc:262:slice$2311_TMR_2_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[13]</port>
			<port name="D1">my_debounceCounter.count_TMR_2[11]</port>
			<port name="D2">my_debounceCounter.count_TMR_2[12]</port>
			<port name="D3">my_debounceCounter.count_TMR_2[14]</port>
			<port name="D4">$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0]</port>
			<port name="D5">my_debounceCounter.count_TMR_2[13]</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">my_debounceCounter.clrTimer_TMR_2</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">SLICEL0[0].AQ[0]-&gt;SLICEL0.AQ_to_BLK-TL-SLICEL.AQ</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[14]" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">open</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">open</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">BLK-TL-SLICEL.AX[0]-&gt;BLK-TL-SLICEL.AX_to_SLICEL0.AX</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">open</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">open</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">COMMON_SLICE[0].AQ[0]-&gt;AQ</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[14]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">open</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">open</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">open</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">open</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="my_debounceCounter.count_TMR_0[9]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[9]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 open ALUT.A3[0]-&gt;ALUT_A3_0 open ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT open A5LUT.in[2]-&gt;direct:A5LUT open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_2[10]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_2[10]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[10]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT open open</port>
								<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[10]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_1[10]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[10]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT open open</port>
								<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[10]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_0[10]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 open open open open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[0]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="my_debounceCounter.count_TMR_0[10]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">open CLUT.A2[0]-&gt;CLUT_A2_1 open CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[10]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open C5LUT.in[1]-&gt;direct:C5LUT open C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[10]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[14]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[14]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">3 2 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">SLICEL0.AX[0]-&gt;AX2</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">SLICE_FF[0].Q[0]-&gt;AFF</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">CE_VCC[0].VCC[0]-&gt;CE0 CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_2" instance="CE_VCC[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_2" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_2" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2315_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">CEUSEDMUX[0].CE_OUT[0]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">COMMON_SLICE.AX[0]-&gt;AFFMUX COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CO5[0]-&gt;C5FFMUX open</port>
						<port name="SR">SRUSEDMUX[0].SR_OUT[0]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">REG_FDSE_or_FDRE[0].Q[0]-&gt;Q REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2311_TMR_2_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2311_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2311_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="$auto$ff.cc:262:slice$2315_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[0]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[0]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[0]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2315_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2315_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2310_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2310_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2310_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2314_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2314_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2314_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR open open open SRUSEDMUX[0].SR[0]-&gt;SR open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_0" instance="BLK-TL-SLICEL[33]" mode="default">
		<inputs>
			<port name="A1">$auto$ff.cc:262:slice$2300_TMR_1_Q_VOTER</port>
			<port name="A2">$auto$ff.cc:262:slice$2300_TMR_2_Q_VOTER</port>
			<port name="A3">$auto$ff.cc:262:slice$2300_TMR_0_Q_VOTER</port>
			<port name="A4">open</port>
			<port name="A5">open</port>
			<port name="A6">open</port>
			<port name="AX">one_shot_1_TMR_0</port>
			<port name="B1">$auto$ff.cc:262:slice$2300_TMR_0_Q_VOTER</port>
			<port name="B2">open</port>
			<port name="B3">$auto$ff.cc:262:slice$2300_TMR_1_Q_VOTER</port>
			<port name="B4">$auto$ff.cc:262:slice$2300_TMR_2_Q_VOTER</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">$auto$ff.cc:262:slice$2296_TMR_0_Q_VOTER</port>
			<port name="C2">$auto$ff.cc:262:slice$2296_TMR_1_Q_VOTER</port>
			<port name="C3">open</port>
			<port name="C4">$auto$ff.cc:262:slice$2296_TMR_2_Q_VOTER</port>
			<port name="C5">one_shot_1_TMR_2</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">one_shot_1_TMR_1</port>
			<port name="D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[1]</port>
			<port name="D2">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1</port>
			<port name="D3">one_shot_2_TMR_1</port>
			<port name="D4">one_shot_1_TMR_1</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">SLICEL0[0].AQ[0]-&gt;SLICEL0.AQ_to_BLK-TL-SLICEL.AQ</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">open</port>
				<port name="A5">open</port>
				<port name="A6">open</port>
				<port name="AX">BLK-TL-SLICEL.AX[0]-&gt;BLK-TL-SLICEL.AX_to_SLICEL0.AX</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">open</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">open</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">COMMON_SLICE[0].AQ[0]-&gt;AQ</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="one_shot_2_TMR_2" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">open</port>
					<port name="A5">open</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">open</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">open</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="one_shot_2_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="one_shot_2_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="one_shot_2_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT open open</port>
								<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">one_shot_2_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="one_shot_2_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="one_shot_2_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="one_shot_2_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">one_shot_2_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="one_shot_2_TMR_1" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 open BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="one_shot_2_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">one_shot_2_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open open CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[4]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 open CLUT.A4[0]-&gt;CLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT open C5LUT.in[3]-&gt;direct:C5LUT open</port>
								<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_1" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_1" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">open DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT open</port>
								<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_1[0]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_1[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT open open open</port>
								<port_rotation_map name="in">0 1 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_1[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">SLICEL0.AX[0]-&gt;AX2</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">SLICE_FF[0].Q[0]-&gt;AFF</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">CE_VCC[0].VCC[0]-&gt;CE0 open CE_VCC[2].VCC[0]-&gt;CE2 open open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_0" instance="CE_VCC[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_1" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[3]" />
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_2" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2300_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">CEUSEDMUX[0].CE_OUT[0]-&gt;CE_OUT open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT open open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">COMMON_SLICE.AX[0]-&gt;AFFMUX open COMMON_SLICE.CX[0]-&gt;CFFMUX open</port>
						<port name="D5">open open COMMON_SLICE.CO5[0]-&gt;C5FFMUX open</port>
						<port name="SR">SRUSEDMUX[0].SR_OUT[0]-&gt;SR_OUT open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT open open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">REG_FDSE_or_FDRE[0].Q[0]-&gt;Q open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q open</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2300_TMR_2_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2300_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2300_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="$auto$ff.cc:262:slice$2300_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[0]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[0]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[0]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2300_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2300_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2300_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2300_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2300_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="REG_FDSE_or_FDRE[3]" />
				</block>
				<block name="$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">SR_GND[0].GND[0]-&gt;SR0 open SR_GND[2].GND[0]-&gt;SR2 open open open SR_GND[6].GND[0]-&gt;SR6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_0" instance="SR_GND[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_1" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[3]" />
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_2" instance="SR_GND[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_0" instance="BLK-TL-SLICEL[34]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.count_TMR_1[7]</port>
			<port name="A2">my_debounceCounter.count_TMR_1[9]</port>
			<port name="A3">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0]</port>
			<port name="A4">open</port>
			<port name="A5">my_debounceCounter.count_TMR_1[8]</port>
			<port name="A6">open</port>
			<port name="AX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[13]</port>
			<port name="B1">open</port>
			<port name="B2">$auto$ff.cc:262:slice$2309_TMR_0_Q_VOTER</port>
			<port name="B3">$auto$ff.cc:262:slice$2309_TMR_2_Q_VOTER</port>
			<port name="B4">$auto$ff.cc:262:slice$2309_TMR_1_Q_VOTER</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[9]</port>
			<port name="C1">$auto$ff.cc:262:slice$2305_TMR_0_Q_VOTER</port>
			<port name="C2">open</port>
			<port name="C3">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[10]</port>
			<port name="C4">$auto$ff.cc:262:slice$2305_TMR_2_Q_VOTER</port>
			<port name="C5">$auto$ff.cc:262:slice$2305_TMR_1_Q_VOTER</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[14]</port>
			<port name="D1">my_debounceCounter.count_TMR_0[8]</port>
			<port name="D2">my_debounceCounter.count_TMR_0[9]</port>
			<port name="D3">my_debounceCounter.count_TMR_0[7]</port>
			<port name="D4">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0]</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[4]</port>
			<port name="SR">my_debounceCounter.clrTimer_TMR_0</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">SLICEL0[0].AQ[0]-&gt;SLICEL0.AQ_to_BLK-TL-SLICEL.AQ</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">open</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">BLK-TL-SLICEL.AX[0]-&gt;BLK-TL-SLICEL.AX_to_SLICEL0.AX</port>
				<port name="B1">open</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">open</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">COMMON_SLICE[0].AQ[0]-&gt;AQ</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[9]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">open</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">open</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">open</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[9]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[9]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 open ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">2 0 3 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_0[8]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[8]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">open BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[8]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[8]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_1[8]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">open BLUT.A2[0]-&gt;BLUT_A2_1 BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[8]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[8]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_0[4]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open CLUT.A3[0]-&gt;CLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[2]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="my_debounceCounter.count_TMR_0[4]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 open open CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT open open C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">0 open open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[9]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[9]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT open</port>
								<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">SLICEL0.AX[0]-&gt;AX2</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">SLICE_FF[0].Q[0]-&gt;AFF</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">CE_VCC[0].VCC[0]-&gt;CE0 CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 CE_VCC[3].VCC[0]-&gt;CE3 open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_0" instance="CE_VCC[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_0" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_0" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_0" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_0" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">CEUSEDMUX[0].CE_OUT[0]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">COMMON_SLICE.AX[0]-&gt;AFFMUX COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CX[0]-&gt;CFFMUX COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open COMMON_SLICE.CO5[0]-&gt;C5FFMUX open</port>
						<port name="SR">SRUSEDMUX[0].SR_OUT[0]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">REG_FDSE_or_FDRE[0].Q[0]-&gt;Q REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2311_TMR_0_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2311_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2311_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="$auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[0]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[0]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[0]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2310_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2310_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2310_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2315_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2315_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2315_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2305_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2305_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2305_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR open open SRUSEDMUX[0].SR[0]-&gt;SR open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_1" instance="BLK-TL-SLICEL[35]" mode="default">
		<inputs>
			<port name="A1">open</port>
			<port name="A2">open</port>
			<port name="A3">open</port>
			<port name="A4">open</port>
			<port name="A5">open</port>
			<port name="A6">open</port>
			<port name="AX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[13]</port>
			<port name="B1">my_debounceCounter.count_TMR_1[3]</port>
			<port name="B2">open</port>
			<port name="B3">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0]</port>
			<port name="B4">my_debounceCounter.count_TMR_1[4]</port>
			<port name="B5">my_debounceCounter.count_TMR_1[2]</port>
			<port name="B6">open</port>
			<port name="BX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[9]</port>
			<port name="C1">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[10]</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[14]</port>
			<port name="D1">open</port>
			<port name="D2">open</port>
			<port name="D3">open</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[4]</port>
			<port name="SR">my_debounceCounter.clrTimer_TMR_1</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">open</port>
			<port name="AQ">SLICEL0[0].AQ[0]-&gt;SLICEL0.AQ_to_BLK-TL-SLICEL.AQ</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">open</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">open</port>
				<port name="A2">open</port>
				<port name="A3">open</port>
				<port name="A4">open</port>
				<port name="A5">open</port>
				<port name="A6">open</port>
				<port name="AX">BLK-TL-SLICEL.AX[0]-&gt;BLK-TL-SLICEL.AX_to_SLICEL0.AX</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">open</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">open</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">open</port>
				<port name="AQ">COMMON_SLICE[0].AQ[0]-&gt;AQ</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">open</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[4]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">open</port>
					<port name="A2">open</port>
					<port name="A3">open</port>
					<port name="A4">open</port>
					<port name="A5">open</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">open</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">open</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">open</port>
					<port name="D2">open</port>
					<port name="D3">open</port>
					<port name="D4">open</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">open</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="open" instance="ALUT[0]" />
				<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[4]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[4]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">1 open 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_1[0]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 open BLUT.A3[0]-&gt;BLUT_A3_1 BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_1[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">1 open 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_1[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="CLUT[0]" mode="CLUT-LUT5_MUX" pb_type_num_modes="1">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">open</port>
						<port name="A3">open</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_0 open open open open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[0]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="C5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="DLUT[0]" />
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">open</port>
					<port name="AX">SLICEL0.AX[0]-&gt;AX2</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">open</port>
					<port name="AQ">SLICE_FF[0].Q[0]-&gt;AFF</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">open</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">open</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">CE_VCC[0].VCC[0]-&gt;CE0 CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 CE_VCC[3].VCC[0]-&gt;CE3 open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_1" instance="CE_VCC[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_1" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_1" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_1" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_1" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">CEUSEDMUX[0].CE_OUT[0]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">COMMON_SLICE.AX[0]-&gt;AFFMUX COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CX[0]-&gt;CFFMUX COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open COMMON_SLICE.CO5[0]-&gt;C5FFMUX open</port>
						<port name="SR">SRUSEDMUX[0].SR_OUT[0]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">REG_FDSE_or_FDRE[0].Q[0]-&gt;Q REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2311_TMR_1_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2311_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2311_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="$auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[0]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[0]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[0]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2310_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2310_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2310_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2315_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2315_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2315_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2305_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2305_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2305_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR open open SRUSEDMUX[0].SR[0]-&gt;SR open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_0" instance="BLK-TL-SLICEL[36]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="A2">my_debounceCounter.reset</port>
			<port name="A3">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0]</port>
			<port name="A4">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="A5">my_debounceCounter.count_TMR_0[7]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="B2">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="B3">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0]</port>
			<port name="B4">my_debounceCounter.count_TMR_0[2]</port>
			<port name="B5">my_debounceCounter.reset</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">my_debounceCounter.cs_TMR_0[2]</port>
			<port name="C2">my_debounceCounter.reset</port>
			<port name="C3">my_debounceCounter.cs_TMR_0[3]</port>
			<port name="C4">my_debounceCounter.count_TMR_0[5]</port>
			<port name="C5">$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[0]</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">my_debounceCounter.count_TMR_0[3]</port>
			<port name="D2">my_debounceCounter.count_TMR_0[2]</port>
			<port name="D3">open</port>
			<port name="D4">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0]</port>
			<port name="D5">my_debounceCounter.count_TMR_0[4]</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_0</port>
			<port name="SR">my_debounceCounter.reset</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">SLICEL0[0].D[0]-&gt;SLICEL0.D_to_BLK-TL-SLICEL.D</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">open</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">COMMON_SLICE[0].D[0]-&gt;SLICEL_DOUT</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">open</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">open</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_0" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_0" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_0" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_0" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">3 4 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_0" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_0" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[4]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[4]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 open DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT open D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 2 open 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[0]" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 open DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT open D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 2 open 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO6[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">COMMON_SLICE[0].DO6[0]-&gt;COMMON_SLICE_DOUT</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_0" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2299_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2299_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2299_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2299_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SRUSEDMUX[0].SR[0]-&gt;SR open open open open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_1" instance="BLK-TL-SLICEL[37]" mode="default">
		<inputs>
			<port name="A1">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="A2">$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0]</port>
			<port name="A3">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="A4">my_debounceCounter.reset</port>
			<port name="A5">my_debounceCounter.count_TMR_1[6]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="B2">my_debounceCounter.count_TMR_1[2]</port>
			<port name="B3">my_debounceCounter.reset</port>
			<port name="B4">$techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0]</port>
			<port name="B5">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="C2">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="C3">my_debounceCounter.count_TMR_1[5]</port>
			<port name="C4">$techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_1[0]</port>
			<port name="C5">my_debounceCounter.reset</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">$techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0]</port>
			<port name="D2">my_debounceCounter.reset</port>
			<port name="D3">my_debounceCounter.count_TMR_1[7]</port>
			<port name="D4">my_debounceCounter.cs_TMR_1[2]</port>
			<port name="D5">my_debounceCounter.cs_TMR_1[3]</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open</port>
		</clocks>
		<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_1" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">open</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_1" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_1" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">4 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_1" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_1" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">4 0 2 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_1" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_1" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_1" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_1" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 2 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="open" instance="COMMON_SLICE[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO6[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">open</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="open" instance="CEUSEDMUX[0]" />
				<block name="open" instance="SLICE_FF[0]" />
				<block name="open" instance="SRUSEDMUX[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_0" instance="BLK-TL-SLICEL[38]" mode="default">
		<inputs>
			<port name="A1">$auto$ff.cc:262:slice$2297_TMR_0_Q_VOTER</port>
			<port name="A2">$auto$ff.cc:262:slice$2297_TMR_1_Q_VOTER</port>
			<port name="A3">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0</port>
			<port name="A4">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[1]</port>
			<port name="A5">$auto$ff.cc:262:slice$2297_TMR_2_Q_VOTER</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">open</port>
			<port name="B2">$auto$ff.cc:262:slice$2297_TMR_0_Q_VOTER</port>
			<port name="B3">open</port>
			<port name="B4">$auto$ff.cc:262:slice$2297_TMR_2_Q_VOTER</port>
			<port name="B5">$auto$ff.cc:262:slice$2297_TMR_1_Q_VOTER</port>
			<port name="B6">open</port>
			<port name="BX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_2</port>
			<port name="C1">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2</port>
			<port name="C2">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_0</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1]</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_1</port>
			<port name="D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2]</port>
			<port name="D2">$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_0[0]</port>
			<port name="D3">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[3]</port>
			<port name="D4">one_shot_2_TMR_0</port>
			<port name="D5">one_shot_1_TMR_0</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">my_debounceCounter.reset</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">SLICEL0[0].C[0]-&gt;SLICEL0.C_to_BLK-TL-SLICEL.C</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">open</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">open</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">BLK-TL-SLICEL.D4[0]-&gt;BLK-TL-SLICEL.D4_to_SLICEL0.D4</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">COMMON_SLICE[0].C[0]-&gt;SLICEL_COUT</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_0" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">open</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">open</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">SLICEL0.D4[0]-&gt;D4</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">DLUT[0].O6[0]-&gt;DO6</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_0[0]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_0[0]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">open open ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_0[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT open</port>
								<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_0[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[1]" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 open open ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT open open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">open BLUT.A2[0]-&gt;BLUT_A2_0 open BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open B5LUT.in[1]-&gt;direct:B5LUT open B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[1]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">open BLUT.A2[0]-&gt;BLUT_A2_1 open BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open B5LUT.in[1]-&gt;direct:B5LUT open B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_2[0]" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">open</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open CLUT.A2[0]-&gt;CLUT_A2_0 open open open</port>
						</inputs>
						<outputs>
							<port name="out">C5LUT[0].in[1]-&gt;complete:C5LUT</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_2[0]" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 open open open CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_2[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT open open open C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">1 open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_2[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_0" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.D4[0]-&gt;D4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">D5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_0" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 DLUT.A4[0]-&gt;DLUT_A4_0 DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">1 2 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_0" instance="D5LUT[1]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_1 DLUT.A2[0]-&gt;DLUT_A2_1 open DLUT.A4[0]-&gt;DLUT_A4_1 DLUT.A5[0]-&gt;DLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT open D5LUT.in[3]-&gt;direct:D5LUT D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">0 1 open 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">COMMON_LUT_AND_F78MUX[0].DO6[0]-&gt;DO6</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">COMMON_SLICE[0].CO6[0]-&gt;COMMON_SLICE_COUT</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 CE_VCC[3].VCC[0]-&gt;CE3 open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_2" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_1" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_0" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_0" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2298_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">open COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CX[0]-&gt;CFFMUX COMMON_SLICE.DO6[0]-&gt;DFFMUX</port>
						<port name="D5">open open COMMON_SLICE.CO5[0]-&gt;C5FFMUX open</port>
						<port name="SR">open SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">open REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2297_TMR_0_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2297_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2297_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="$auto$ff.cc:262:slice$2297_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2297_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2297_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2297_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2297_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2297_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2298_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2298_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2298_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR open open SRUSEDMUX[0].SR[0]-&gt;SR open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_1" instance="BLK-TL-SLICEL[39]" mode="default">
		<inputs>
			<port name="A1">one_shot_2_TMR_1</port>
			<port name="A2">$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_1[0]</port>
			<port name="A3">one_shot_1_TMR_1</port>
			<port name="A4">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2]</port>
			<port name="A5">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[3]</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">$auto$ff.cc:262:slice$2299_TMR_0_Q_VOTER</port>
			<port name="B2">$auto$ff.cc:262:slice$2299_TMR_1_Q_VOTER</port>
			<port name="B3">open</port>
			<port name="B4">$auto$ff.cc:262:slice$2299_TMR_2_Q_VOTER</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_1</port>
			<port name="C1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[3]</port>
			<port name="C2">one_shot_2_TMR_2</port>
			<port name="C3">$techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_2[0]</port>
			<port name="C4">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[2]</port>
			<port name="C5">one_shot_1_TMR_2</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">$auto$ff.cc:262:slice$2299_TMR_0_Q_VOTER</port>
			<port name="D2">$auto$ff.cc:262:slice$2299_TMR_1_Q_VOTER</port>
			<port name="D3">$auto$ff.cc:262:slice$2299_TMR_2_Q_VOTER</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_1</port>
			<port name="SR">my_debounceCounter.reset</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">SLICEL0[0].AQ[0]-&gt;SLICEL0.AQ_to_BLK-TL-SLICEL.AQ</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">SLICEL0[0].BQ[0]-&gt;SLICEL0.BQ_to_BLK-TL-SLICEL.BQ</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_1" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">BLK-TL-SLICEL.A1[0]-&gt;BLK-TL-SLICEL.A1_to_SLICEL0.A1</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">open</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">BLK-TL-SLICEL.BX[0]-&gt;BLK-TL-SLICEL.BX_to_SLICEL0.BX</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">COMMON_SLICE[0].AQ[0]-&gt;AQ</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">COMMON_SLICE[0].BQ[0]-&gt;BQ</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_1" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">SLICEL0.A1[0]-&gt;A1</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">open</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">CLUT[0].O5[0]-&gt;CO5</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_1" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.A1[0]-&gt;A1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_1" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_0 ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">3 2 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_1" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">ALUT.A1[0]-&gt;ALUT_A1_1 ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">A5LUT.in[0]-&gt;direct:A5LUT A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT open</port>
								<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[3]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[3]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 BLUT.A2[0]-&gt;BLUT_A2_0 open BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT open B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[3]" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 open BLUT.A4[0]-&gt;BLUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT open B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_2" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">C5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_2" instance="C5LUT[0]" mode="C5LUT">
						<inputs>
							<port name="in">open CLUT.A2[0]-&gt;CLUT_A2_0 CLUT.A3[0]-&gt;CLUT_A3_0 CLUT.A4[0]-&gt;CLUT_A4_0 CLUT.A5[0]-&gt;CLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">open 2 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_2" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">0 3 2 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[3]" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[3]" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_1" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">SLICEL0.BX[0]-&gt;BX2</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">COMMON_LUT_AND_F78MUX[0].CO5[0]-&gt;CO5</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">SLICE_FF[0].Q[0]-&gt;AFF</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">SLICE_FF[0].Q[1]-&gt;BFF</port>
					<port name="C">open</port>
					<port name="CMUX">SLICE_FF[0].Q5[2]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_1" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">CE_VCC[0].VCC[0]-&gt;CE0 CE_VCC[1].VCC[0]-&gt;CE1 CE_VCC[2].VCC[0]-&gt;CE2 CE_VCC[3].VCC[0]-&gt;CE3 open open CE_VCC[6].VCC[0]-&gt;CE6 open</port>
					</outputs>
					<clocks />
					<block name="$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_1" instance="CE_VCC[0]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_1" instance="CE_VCC[1]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_1" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_1</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_2" instance="CE_VCC[6]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2299_TMR_1_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">CEUSEDMUX[0].CE_OUT[0]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[1]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open CEUSEDMUX[0].CE_OUT[6]-&gt;CE_OUT open</port>
						<port name="D">COMMON_SLICE.AO6[0]-&gt;AFFMUX COMMON_SLICE.BX[0]-&gt;BFFMUX COMMON_SLICE.CO6[0]-&gt;CFFMUX COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open COMMON_SLICE.CO5[0]-&gt;C5FFMUX open</port>
						<port name="SR">SRUSEDMUX[0].SR_OUT[0]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[1]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open SRUSEDMUX[0].SR_OUT[6]-&gt;SR_OUT open</port>
					</inputs>
					<outputs>
						<port name="Q">REG_FDSE_or_FDRE[0].Q[0]-&gt;Q REG_FDSE_or_FDRE[1].Q[0]-&gt;Q REG_FDSE_or_FDRE[2].Q[0]-&gt;Q REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open FF_FDSE_or_FDRE[2].Q[0]-&gt;Q5 open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2298_TMR_2_Q_VOTER" instance="FF_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[6]-&gt;CE_FF</port>
							<port name="D">SLICE_FF.D5[2]-&gt;D5</port>
							<port name="SR">SLICE_FF.SR[6]-&gt;SR_FF</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_FF</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2298_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">FF_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">FF_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">FF_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2298_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">FF_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="$auto$ff.cc:262:slice$2298_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[0]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[0]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[0]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[0]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2298_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2298_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2296_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[1]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[1]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[1]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[1]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2296_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2296_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2299_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2299_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2299_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2299_TMR_1_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2299_TMR_1_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2299_TMR_1_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR SRUSEDMUX[0].SR[0]-&gt;SR open open SRUSEDMUX[0].SR[0]-&gt;SR open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led.t_TMR_0" instance="BLK-TL-IOPAD[40]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_0[0]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_0[0]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_0[0]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_0[0]:U16"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_0[0]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_0[0]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led.t_TMR_0" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led.t_TMR_0" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led.t_TMR_0" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led.t_TMR_0</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led_1.t_TMR_0" instance="BLK-TL-IOPAD[41]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[1]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_0[1]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_0[1]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_0[1]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_0[1]:E19"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_0[1]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_0[1]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led_1.t_TMR_0" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led_1.t_TMR_0" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led_1.t_TMR_0" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led_1.t_TMR_0</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led_2.t_TMR_0" instance="BLK-TL-IOPAD[42]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_0[2]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_0[2]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_0[2]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_0[2]:U19"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_0[2]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_0[2]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led_2.t_TMR_0" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led_2.t_TMR_0" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led_2.t_TMR_0" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led_2.t_TMR_0</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led_3.t_TMR_0" instance="BLK-TL-IOPAD[43]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[3]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_0[3]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_0[3]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_0[3]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_0[3]:V19"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_0[3]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_0[3]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led_3.t_TMR_0" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led_3.t_TMR_0" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led_3.t_TMR_0" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led_3.t_TMR_0</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led.t_TMR_1" instance="BLK-TL-IOPAD[44]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_1[0]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_1[0]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_1[0]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_1[0]:U15"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_1[0]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_1[0]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led.t_TMR_1" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led.t_TMR_1" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led.t_TMR_1" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led.t_TMR_1</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led_1.t_TMR_1" instance="BLK-TL-IOPAD[45]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[1]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_1[1]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_1[1]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_1[1]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_1[1]:U14"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_1[1]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_1[1]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led_1.t_TMR_1" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led_1.t_TMR_1" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led_1.t_TMR_1" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led_1.t_TMR_1</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led_2.t_TMR_1" instance="BLK-TL-IOPAD[46]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_1[2]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_1[2]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_1[2]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_1[2]:V14"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_1[2]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_1[2]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led_2.t_TMR_1" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led_2.t_TMR_1" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led_2.t_TMR_1" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led_2.t_TMR_1</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led_3.t_TMR_1" instance="BLK-TL-IOPAD[47]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[3]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_1[3]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_1[3]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_1[3]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_1[3]:V13"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_1[3]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_1[3]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led_3.t_TMR_1" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led_3.t_TMR_1" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led_3.t_TMR_1" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led_3.t_TMR_1</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led.t_TMR_2" instance="BLK-TL-IOPAD[48]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_2[0]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_2[0]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_2[0]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_2[0]:W3"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_2[0]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_2[0]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led.t_TMR_2" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led.t_TMR_2" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led.t_TMR_2" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led.t_TMR_2</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led_1.t_TMR_2" instance="BLK-TL-IOPAD[49]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_2[1]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_2[1]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_2[1]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_2[1]:U3"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_2[1]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_2[1]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led_1.t_TMR_2" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led_1.t_TMR_2" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led_1.t_TMR_2" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led_1.t_TMR_2</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led_2.t_TMR_2" instance="BLK-TL-IOPAD[50]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[2]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_2[2]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_2[2]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_2[2]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_2[2]:P3"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_2[2]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_2[2]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led_2.t_TMR_2" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led_2.t_TMR_2" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led_2.t_TMR_2" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led_2.t_TMR_2</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$iopadmap$simpleCounter.led_3.t_TMR_2" instance="BLK-TL-IOPAD[51]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[3]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">$true</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="led_TMR_2[3]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">OLOGICE3[0].TQ[0]-&gt;OLOGICE3.TQ_to_IOB33.T</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_TMR_2[3]" instance="IOB33_MODES[0]" mode="OBUFT">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">IOB33.T[0]-&gt;T</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="led_TMR_2[3]" instance="OBUFT_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="IO_LOC_PAIRS">"led_TMR_2[3]:N3"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUFT_VPR.I</port>
						<port name="T">IOB33_MODES.T[0]-&gt;IOB33_MODES.T_to_OBUFT_VPR.T</port>
					</inputs>
					<outputs>
						<port name="O">led_TMR_2[3]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led_TMR_2[3]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUFT_VPR[0].O[0]-&gt;OBUFT_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="$iopadmap$simpleCounter.led_3.t_TMR_2" instance="OLOGICE3[0]" mode="OLOGIC">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">BLK-TL-IOPAD.OLOGICE3_T1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_T1_to_OLOGICE3.T1</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGIC_OFF[0].OQ[0]-&gt;OLOGIC_OFF.OQ_to_OLOGICE3.OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">OLOGIC_TFF[0].TQ[0]-&gt;OLOGIC_TFF.TQ_to_OLOGICE3.TQ</port>
			</outputs>
			<clocks />
			<block name="$iopadmap$simpleCounter.led_3.t_TMR_2" instance="OLOGIC_TFF[0]" mode="T_INV">
				<inputs>
					<port name="CLK">open</port>
					<port name="SR">open</port>
					<port name="T1">OLOGICE3.T1[0]-&gt;OLOGICE3.T1_to_OLOGIC_TFF.T1</port>
					<port name="T2">open</port>
					<port name="TCE">open</port>
				</inputs>
				<outputs>
					<port name="TFB">open</port>
					<port name="TQ">T_INV[0].TO[0]-&gt;TO</port>
				</outputs>
				<clocks />
				<block name="$iopadmap$simpleCounter.led_3.t_TMR_2" instance="T_INV[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="TI">OLOGIC_TFF.T1[0]-&gt;TI</port>
					</inputs>
					<outputs>
						<port name="TO">$iopadmap$simpleCounter.led_3.t_TMR_2</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="OLOGIC_OFF[0]" mode="PASSTHROUGH" pb_type_num_modes="2">
				<inputs>
					<port name="CLK">open</port>
					<port name="D1">OLOGICE3.D1[0]-&gt;OLOGICE3.D1_to_OLOGIC_OFF.D1</port>
					<port name="D2">open</port>
					<port name="OCE">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="OFB">open</port>
					<port name="OQ">OLOGIC_OFF[0].D1[0]-&gt;D1_to_OQ</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_0" instance="BLK-TL-SLICEL[52]" mode="default">
		<inputs>
			<port name="A1">open</port>
			<port name="A2">open</port>
			<port name="A3">open</port>
			<port name="A4">open</port>
			<port name="A5">open</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">open</port>
			<port name="B2">open</port>
			<port name="B3">open</port>
			<port name="B4">open</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">$abc$4663$iopadmap$btnc</port>
			<port name="D1">open</port>
			<port name="D2">open</port>
			<port name="D3">open</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$iopadmap$btnc</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">open</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">open</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">open</port>
			<port name="COUT">open</port>
			<port name="CQ">SLICEL0[0].CQ[0]-&gt;SLICEL0.CQ_to_BLK-TL-SLICEL.CQ</port>
			<port name="D">open</port>
			<port name="DMUX">open</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_0" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">open</port>
				<port name="A2">open</port>
				<port name="A3">open</port>
				<port name="A4">open</port>
				<port name="A5">open</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">open</port>
				<port name="B2">open</port>
				<port name="B3">open</port>
				<port name="B4">open</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">BLK-TL-SLICEL.CX[0]-&gt;BLK-TL-SLICEL.CX_to_SLICEL0.CX</port>
				<port name="D1">open</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">open</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">open</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">open</port>
				<port name="COUT">open</port>
				<port name="CQ">COMMON_SLICE[0].CQ[0]-&gt;CQ</port>
				<port name="D">open</port>
				<port name="DMUX">open</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="open" instance="COMMON_LUT_AND_F78MUX[0]" />
			<block name="$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_0" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">open</port>
					<port name="AO6">open</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="CX">SLICEL0.CX[0]-&gt;CX2</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">open</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">open</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">open</port>
					<port name="COUT">open</port>
					<port name="CQ">SLICE_FF[0].Q[2]-&gt;CFF</port>
					<port name="D">open</port>
					<port name="DMUX">open</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_0" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open CE_VCC[2].VCC[0]-&gt;CE2 CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_2" instance="CE_VCC[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_0" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2321_TMR_0_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open CEUSEDMUX[0].CE_OUT[2]-&gt;CE_OUT CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open COMMON_SLICE.CX[0]-&gt;CFFMUX COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open SRUSEDMUX[0].SR_OUT[2]-&gt;SR_OUT SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open REG_FDSE_or_FDRE[2].Q[0]-&gt;Q REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="$auto$ff.cc:262:slice$2321_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[2]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[2]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[2]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[2]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2321_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2321_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
					<block name="$auto$ff.cc:262:slice$2321_TMR_0_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2321_TMR_0_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2321_TMR_0_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_0" instance="SRUSEDMUX[0]" mode="SR_GND">
					<inputs>
						<port name="SR">open</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open SR_GND[2].GND[0]-&gt;SR2 SR_GND[3].GND[0]-&gt;SR3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="SR_GND[0]" />
					<block name="open" instance="SR_GND[1]" />
					<block name="$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_2" instance="SR_GND[2]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_0" instance="SR_GND[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="GND">$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_0</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="SR_GND[4]" />
					<block name="open" instance="SR_GND[5]" />
					<block name="open" instance="SR_GND[6]" />
					<block name="open" instance="SR_GND[7]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_2" instance="BLK-TL-SLICEL[53]" mode="default">
		<inputs>
			<port name="A1">open</port>
			<port name="A2">$auto$ff.cc:262:slice$2296_TMR_0_Q_VOTER</port>
			<port name="A3">$auto$ff.cc:262:slice$2296_TMR_1_Q_VOTER</port>
			<port name="A4">open</port>
			<port name="A5">$auto$ff.cc:262:slice$2296_TMR_2_Q_VOTER</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">one_shot_2_TMR_2</port>
			<port name="B2">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1]</port>
			<port name="B3">open</port>
			<port name="B4">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2</port>
			<port name="B5">one_shot_1_TMR_2</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">my_debounceCounter.cs_TMR_2[3]</port>
			<port name="C2">my_debounceCounter.cs_TMR_2[2]</port>
			<port name="C3">my_debounceCounter.count_TMR_2[0]</port>
			<port name="C4">my_debounceCounter.reset</port>
			<port name="C5">my_debounceCounter.count_TMR_2[1]</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">one_shot_2_TMR_1</port>
			<port name="D2">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[1]</port>
			<port name="D3">one_shot_1_TMR_1</port>
			<port name="D4">open</port>
			<port name="D5">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1</port>
			<port name="D6">open</port>
			<port name="DX">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_2</port>
			<port name="SR">my_debounceCounter.reset</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">SLICEL0[0].B[0]-&gt;SLICEL0.B_to_BLK-TL-SLICEL.B</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">SLICEL0[0].CMUX[0]-&gt;SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">open</port>
			<port name="DMUX">SLICEL0[0].DMUX[0]-&gt;SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX</port>
			<port name="DQ">SLICEL0[0].DQ[0]-&gt;SLICEL0.DQ_to_BLK-TL-SLICEL.DQ</port>
		</outputs>
		<clocks>
			<port name="CLK">my_debounceCounter.clk</port>
		</clocks>
		<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_2" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">open</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">open</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">BLK-TL-SLICEL.B2[0]-&gt;BLK-TL-SLICEL.B2_to_SLICEL0.B2</port>
				<port name="B3">open</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">BLK-TL-SLICEL.B5[0]-&gt;BLK-TL-SLICEL.B5_to_SLICEL0.B5</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">BLK-TL-SLICEL.C1[0]-&gt;BLK-TL-SLICEL.C1_to_SLICEL0.C1</port>
				<port name="C2">BLK-TL-SLICEL.C2[0]-&gt;BLK-TL-SLICEL.C2_to_SLICEL0.C2</port>
				<port name="C3">BLK-TL-SLICEL.C3[0]-&gt;BLK-TL-SLICEL.C3_to_SLICEL0.C3</port>
				<port name="C4">BLK-TL-SLICEL.C4[0]-&gt;BLK-TL-SLICEL.C4_to_SLICEL0.C4</port>
				<port name="C5">BLK-TL-SLICEL.C5[0]-&gt;BLK-TL-SLICEL.C5_to_SLICEL0.C5</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">BLK-TL-SLICEL.D1[0]-&gt;BLK-TL-SLICEL.D1_to_SLICEL0.D1</port>
				<port name="D2">BLK-TL-SLICEL.D2[0]-&gt;BLK-TL-SLICEL.D2_to_SLICEL0.D2</port>
				<port name="D3">BLK-TL-SLICEL.D3[0]-&gt;BLK-TL-SLICEL.D3_to_SLICEL0.D3</port>
				<port name="D4">open</port>
				<port name="D5">BLK-TL-SLICEL.D5[0]-&gt;BLK-TL-SLICEL.D5_to_SLICEL0.D5</port>
				<port name="D6">open</port>
				<port name="DX">BLK-TL-SLICEL.DX[0]-&gt;BLK-TL-SLICEL.DX_to_SLICEL0.DX</port>
				<port name="SR">BLK-TL-SLICEL.SR[0]-&gt;BLK-TL-SLICEL.SR_to_SLICEL0.SR</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">COMMON_SLICE[0].B[0]-&gt;SLICEL_BOUT</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">COMMON_SLICE[0].CMUX[0]-&gt;SLICEL_CMUX</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">open</port>
				<port name="DMUX">COMMON_SLICE[0].DMUX[0]-&gt;SLICEL_DMUX</port>
				<port name="DQ">COMMON_SLICE[0].DQ[0]-&gt;DQ</port>
			</outputs>
			<clocks>
				<port name="CLK">BLK-TL-SLICEL.CLK[0]-&gt;BLK-TL-SLICEL.CLK_to_SLICEL0.CLK</port>
			</clocks>
			<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_2" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">open</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">open</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">SLICEL0.B2[0]-&gt;B2</port>
					<port name="B3">open</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">SLICEL0.B5[0]-&gt;B5</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">SLICEL0.C1[0]-&gt;C1</port>
					<port name="C2">SLICEL0.C2[0]-&gt;C2</port>
					<port name="C3">SLICEL0.C3[0]-&gt;C3</port>
					<port name="C4">SLICEL0.C4[0]-&gt;C4</port>
					<port name="C5">SLICEL0.C5[0]-&gt;C5</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">SLICEL0.D1[0]-&gt;D1</port>
					<port name="D2">SLICEL0.D2[0]-&gt;D2</port>
					<port name="D3">SLICEL0.D3[0]-&gt;D3</port>
					<port name="D4">open</port>
					<port name="D5">SLICEL0.D5[0]-&gt;D5</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">BLUT[0].O6[0]-&gt;BO6</port>
					<port name="CO5">open</port>
					<port name="CO6">CLUT[0].O6[0]-&gt;CO6</port>
					<port name="DO5">DLUT[0].O5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 open ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 open ALUT.A5[0]-&gt;ALUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT open A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_2" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.B2[0]-&gt;B2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.B5[0]-&gt;B5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">B5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_2" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open open BLUT.A4[0]-&gt;BLUT_A4_0 BLUT.A5[0]-&gt;BLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open open B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_2" instance="B5LUT[1]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_1 BLUT.A2[0]-&gt;BLUT_A2_1 open BLUT.A4[0]-&gt;BLUT_A4_1 BLUT.A5[0]-&gt;BLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT B5LUT.in[1]-&gt;direct:B5LUT open B5LUT.in[3]-&gt;direct:B5LUT B5LUT.in[4]-&gt;direct:B5LUT</port>
								<port_rotation_map name="in">2 0 open 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_2" instance="CLUT[0]" mode="CLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.C1[0]-&gt;C1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.C2[0]-&gt;C2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.C3[0]-&gt;C3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.C4[0]-&gt;C4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.C5[0]-&gt;C5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">C5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="open" instance="C5LUT[0]" />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_2" instance="C5LUT[1]" mode="C5LUT">
						<inputs>
							<port name="in">CLUT.A1[0]-&gt;CLUT_A1_1 CLUT.A2[0]-&gt;CLUT_A2_1 CLUT.A3[0]-&gt;CLUT_A3_1 CLUT.A4[0]-&gt;CLUT_A4_1 CLUT.A5[0]-&gt;CLUT_A5_1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:C5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">C5LUT.in[0]-&gt;direct:C5LUT C5LUT.in[1]-&gt;direct:C5LUT C5LUT.in[2]-&gt;direct:C5LUT C5LUT.in[3]-&gt;direct:C5LUT C5LUT.in[4]-&gt;direct:C5LUT</port>
								<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_1" instance="DLUT[0]" mode="DLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.D1[0]-&gt;D1</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.D2[0]-&gt;D2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.D3[0]-&gt;D3</port>
						<port name="A4">open</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.D5[0]-&gt;D5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">D5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_1" instance="D5LUT[0]" mode="D5LUT">
						<inputs>
							<port name="in">DLUT.A1[0]-&gt;DLUT_A1_0 DLUT.A2[0]-&gt;DLUT_A2_0 DLUT.A3[0]-&gt;DLUT_A3_0 open DLUT.A5[0]-&gt;DLUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:D5LUT</port>
						</outputs>
						<clocks />
						<block name="$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">D5LUT.in[0]-&gt;direct:D5LUT D5LUT.in[1]-&gt;direct:D5LUT D5LUT.in[2]-&gt;direct:D5LUT open D5LUT.in[4]-&gt;direct:D5LUT</port>
								<port_rotation_map name="in">2 0 3 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="D5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_2" instance="COMMON_SLICE[0]" mode="default">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">COMMON_LUT_AND_F78MUX[0].BO6[0]-&gt;BO6</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">COMMON_LUT_AND_F78MUX[0].CO6[0]-&gt;CO6</port>
					<port name="CX">open</port>
					<port name="DO5">COMMON_LUT_AND_F78MUX[0].DO5[0]-&gt;DO5</port>
					<port name="DO6">open</port>
					<port name="DX">SLICEL0.DX[0]-&gt;DX2</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">SLICEL0.SR[0]-&gt;SR</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">COMMON_SLICE[0].BO6[0]-&gt;COMMON_SLICE_BOUT</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">COMMON_SLICE[0].CO6[0]-&gt;COUTMUX</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">open</port>
					<port name="DMUX">COMMON_SLICE[0].DO5[0]-&gt;DOUTMUX</port>
					<port name="DQ">SLICE_FF[0].Q[3]-&gt;DFF</port>
				</outputs>
				<clocks>
					<port name="CLK">SLICEL0.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_2" instance="CEUSEDMUX[0]" mode="CE_VCC">
					<inputs>
						<port name="CE">open</port>
					</inputs>
					<outputs>
						<port name="CE_OUT">open open open CE_VCC[3].VCC[0]-&gt;CE3 open open open open</port>
					</outputs>
					<clocks />
					<block name="open" instance="CE_VCC[0]" />
					<block name="open" instance="CE_VCC[1]" />
					<block name="open" instance="CE_VCC[2]" />
					<block name="$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_2" instance="CE_VCC[3]">
						<attributes>
							<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"</attribute>
							<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						</attributes>
						<parameters />
						<inputs />
						<outputs>
							<port name="VCC">$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_2</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="CE_VCC[4]" />
					<block name="open" instance="CE_VCC[5]" />
					<block name="open" instance="CE_VCC[6]" />
					<block name="open" instance="CE_VCC[7]" />
				</block>
				<block name="$auto$ff.cc:262:slice$2296_TMR_2_Q_VOTER" instance="SLICE_FF[0]" mode="FDSE_or_FDRE">
					<inputs>
						<port name="CE">open open open CEUSEDMUX[0].CE_OUT[3]-&gt;CE_OUT open open open open</port>
						<port name="D">open open open COMMON_SLICE.DX[0]-&gt;DFFMUX</port>
						<port name="D5">open open open open</port>
						<port name="SR">open open open SRUSEDMUX[0].SR_OUT[3]-&gt;SR_OUT open open open open</port>
					</inputs>
					<outputs>
						<port name="Q">open open open REG_FDSE_or_FDRE[3].Q[0]-&gt;Q</port>
						<port name="Q5">open open open open</port>
					</outputs>
					<clocks>
						<port name="CK">COMMON_SLICE.CLK[0]-&gt;CK</port>
					</clocks>
					<block name="open" instance="FF_FDSE_or_FDRE[0]" />
					<block name="open" instance="FF_FDSE_or_FDRE[1]" />
					<block name="open" instance="FF_FDSE_or_FDRE[2]" />
					<block name="open" instance="FF_FDSE_or_FDRE[3]" />
					<block name="open" instance="REG_FDSE_or_FDRE[0]" />
					<block name="open" instance="REG_FDSE_or_FDRE[1]" />
					<block name="open" instance="REG_FDSE_or_FDRE[2]" />
					<block name="$auto$ff.cc:262:slice$2296_TMR_2_Q_VOTER" instance="REG_FDSE_or_FDRE[3]" mode="FDRE">
						<inputs>
							<port name="CE">SLICE_FF.CE[3]-&gt;CE_REG</port>
							<port name="D">SLICE_FF.D[3]-&gt;D</port>
							<port name="SR">SLICE_FF.SR[3]-&gt;SR_REG</port>
						</inputs>
						<outputs>
							<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
						</outputs>
						<clocks>
							<port name="C">SLICE_FF.CK[0]-&gt;C_REG</port>
						</clocks>
						<block name="$auto$ff.cc:262:slice$2296_TMR_2_Q_VOTER" instance="FDRE[0]">
							<attributes>
								<attribute name="src">"/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
								<attribute name="always_ff">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="ZINI">0</parameter>
								<parameter name="IS_C_INVERTED">0</parameter>
							</parameters>
							<inputs>
								<port name="CE">REG_FDSE_or_FDRE.CE[0]-&gt;CE</port>
								<port name="D">REG_FDSE_or_FDRE.D[0]-&gt;D</port>
								<port name="R">REG_FDSE_or_FDRE.SR[0]-&gt;R</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$ff.cc:262:slice$2296_TMR_2_Q_VOTER</port>
							</outputs>
							<clocks>
								<port name="C">REG_FDSE_or_FDRE.C[0]-&gt;C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="SRUSEDMUX[0]" mode="SRUSEDMUX" pb_type_num_modes="2">
					<inputs>
						<port name="SR">COMMON_SLICE.SR[0]-&gt;SR</port>
					</inputs>
					<outputs>
						<port name="SR_OUT">open open open SRUSEDMUX[0].SR[0]-&gt;SR open open open open</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="my_debounceCounter.count_TMR_0[18]" instance="BLK-TL-SLICEL[54]" mode="default">
		<inputs>
			<port name="A1">open</port>
			<port name="A2">$auto$ff.cc:262:slice$2319_TMR_0_Q_VOTER</port>
			<port name="A3">$auto$ff.cc:262:slice$2319_TMR_2_Q_VOTER</port>
			<port name="A4">$auto$ff.cc:262:slice$2319_TMR_1_Q_VOTER</port>
			<port name="A5">open</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">$auto$ff.cc:262:slice$2319_TMR_2_Q_VOTER</port>
			<port name="B2">open</port>
			<port name="B3">$auto$ff.cc:262:slice$2319_TMR_0_Q_VOTER</port>
			<port name="B4">$auto$ff.cc:262:slice$2319_TMR_1_Q_VOTER</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">open</port>
			<port name="D2">open</port>
			<port name="D3">open</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">open</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">open</port>
			<port name="DMUX">open</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open</port>
		</clocks>
		<block name="my_debounceCounter.count_TMR_0[18]" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">open</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">open</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">open</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">open</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">open</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">open</port>
				<port name="DMUX">open</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="my_debounceCounter.count_TMR_0[18]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">open</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">open</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">open</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">open</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">open</port>
					<port name="D2">open</port>
					<port name="D3">open</port>
					<port name="D4">open</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="my_debounceCounter.count_TMR_0[18]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_0[18]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_0[18]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT open</port>
								<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_0[18]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="my_debounceCounter.count_TMR_2[18]" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_2[18]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT open</port>
								<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_2[18]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="my_debounceCounter.count_TMR_1[18]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_1[18]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[18]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[18]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="CLUT[0]" />
				<block name="open" instance="DLUT[0]" />
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="open" instance="COMMON_SLICE[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="CX">open</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">open</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">open</port>
					<port name="DMUX">open</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">open</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="open" instance="CEUSEDMUX[0]" />
				<block name="open" instance="SLICE_FF[0]" />
				<block name="open" instance="SRUSEDMUX[0]" />
			</block>
		</block>
	</block>
	<block name="my_debounceCounter.count_TMR_1[16]" instance="BLK-TL-SLICEL[55]" mode="default">
		<inputs>
			<port name="A1">open</port>
			<port name="A2">$auto$ff.cc:262:slice$2317_TMR_2_Q_VOTER</port>
			<port name="A3">open</port>
			<port name="A4">$auto$ff.cc:262:slice$2317_TMR_0_Q_VOTER</port>
			<port name="A5">$auto$ff.cc:262:slice$2317_TMR_1_Q_VOTER</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">open</port>
			<port name="B2">open</port>
			<port name="B3">open</port>
			<port name="B4">open</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">open</port>
			<port name="D2">open</port>
			<port name="D3">open</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">open</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">open</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">open</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">open</port>
			<port name="DMUX">open</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open</port>
		</clocks>
		<block name="my_debounceCounter.count_TMR_1[16]" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">open</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">open</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">BLK-TL-SLICEL.A5[0]-&gt;BLK-TL-SLICEL.A5_to_SLICEL0.A5</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">open</port>
				<port name="B2">open</port>
				<port name="B3">open</port>
				<port name="B4">open</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">open</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">open</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">open</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">open</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">open</port>
				<port name="DMUX">open</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="my_debounceCounter.count_TMR_1[16]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">open</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">open</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">SLICEL0.A5[0]-&gt;A5</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">open</port>
					<port name="B2">open</port>
					<port name="B3">open</port>
					<port name="B4">open</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">open</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">open</port>
					<port name="D2">open</port>
					<port name="D3">open</port>
					<port name="D4">open</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="BO5">open</port>
					<port name="BO6">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="my_debounceCounter.count_TMR_1[16]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">open</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">COMMON_LUT_AND_F78MUX.A5[0]-&gt;A5</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="my_debounceCounter.count_TMR_1[16]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_0 open ALUT.A4[0]-&gt;ALUT_A4_0 ALUT.A5[0]-&gt;ALUT_A5_0</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="my_debounceCounter.count_TMR_1[16]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT open A5LUT.in[3]-&gt;direct:A5LUT A5LUT.in[4]-&gt;direct:A5LUT</port>
								<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">my_debounceCounter.count_TMR_1[16]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="A5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="BLUT[0]" />
				<block name="open" instance="CLUT[0]" />
				<block name="open" instance="DLUT[0]" />
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="open" instance="COMMON_SLICE[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">open</port>
					<port name="AX">open</port>
					<port name="BO5">open</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="CX">open</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">open</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">open</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">open</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">open</port>
					<port name="DMUX">open</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">open</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="open" instance="CEUSEDMUX[0]" />
				<block name="open" instance="SLICE_FF[0]" />
				<block name="open" instance="SRUSEDMUX[0]" />
			</block>
		</block>
	</block>
	<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2]" instance="BLK-TL-SLICEL[56]" mode="default">
		<inputs>
			<port name="A1">open</port>
			<port name="A2">$auto$ff.cc:262:slice$2298_TMR_0_Q_VOTER</port>
			<port name="A3">$auto$ff.cc:262:slice$2298_TMR_2_Q_VOTER</port>
			<port name="A4">$auto$ff.cc:262:slice$2298_TMR_1_Q_VOTER</port>
			<port name="A5">open</port>
			<port name="A6">open</port>
			<port name="AX">open</port>
			<port name="B1">$auto$ff.cc:262:slice$2298_TMR_2_Q_VOTER</port>
			<port name="B2">open</port>
			<port name="B3">$auto$ff.cc:262:slice$2298_TMR_0_Q_VOTER</port>
			<port name="B4">$auto$ff.cc:262:slice$2298_TMR_1_Q_VOTER</port>
			<port name="B5">open</port>
			<port name="B6">open</port>
			<port name="BX">open</port>
			<port name="C1">open</port>
			<port name="C2">open</port>
			<port name="C3">open</port>
			<port name="C4">open</port>
			<port name="C5">open</port>
			<port name="C6">open</port>
			<port name="CE">open</port>
			<port name="CIN">open</port>
			<port name="CX">open</port>
			<port name="D1">open</port>
			<port name="D2">open</port>
			<port name="D3">open</port>
			<port name="D4">open</port>
			<port name="D5">open</port>
			<port name="D6">open</port>
			<port name="DX">open</port>
			<port name="SR">open</port>
		</inputs>
		<outputs>
			<port name="A">SLICEL0[0].A[0]-&gt;SLICEL0.A_to_BLK-TL-SLICEL.A</port>
			<port name="AMUX">SLICEL0[0].AMUX[0]-&gt;SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX</port>
			<port name="AQ">open</port>
			<port name="B">open</port>
			<port name="BMUX">SLICEL0[0].BMUX[0]-&gt;SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX</port>
			<port name="BQ">open</port>
			<port name="C">open</port>
			<port name="CMUX">open</port>
			<port name="COUT">open</port>
			<port name="CQ">open</port>
			<port name="D">open</port>
			<port name="DMUX">open</port>
			<port name="DQ">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open</port>
		</clocks>
		<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2]" instance="SLICEL0[0]" mode="default">
			<inputs>
				<port name="A1">open</port>
				<port name="A2">BLK-TL-SLICEL.A2[0]-&gt;BLK-TL-SLICEL.A2_to_SLICEL0.A2</port>
				<port name="A3">BLK-TL-SLICEL.A3[0]-&gt;BLK-TL-SLICEL.A3_to_SLICEL0.A3</port>
				<port name="A4">BLK-TL-SLICEL.A4[0]-&gt;BLK-TL-SLICEL.A4_to_SLICEL0.A4</port>
				<port name="A5">open</port>
				<port name="A6">open</port>
				<port name="AX">open</port>
				<port name="B1">BLK-TL-SLICEL.B1[0]-&gt;BLK-TL-SLICEL.B1_to_SLICEL0.B1</port>
				<port name="B2">open</port>
				<port name="B3">BLK-TL-SLICEL.B3[0]-&gt;BLK-TL-SLICEL.B3_to_SLICEL0.B3</port>
				<port name="B4">BLK-TL-SLICEL.B4[0]-&gt;BLK-TL-SLICEL.B4_to_SLICEL0.B4</port>
				<port name="B5">open</port>
				<port name="B6">open</port>
				<port name="BX">open</port>
				<port name="C1">open</port>
				<port name="C2">open</port>
				<port name="C3">open</port>
				<port name="C4">open</port>
				<port name="C5">open</port>
				<port name="C6">open</port>
				<port name="CE">open</port>
				<port name="CIN">open</port>
				<port name="CX">open</port>
				<port name="D1">open</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="DX">open</port>
				<port name="SR">open</port>
			</inputs>
			<outputs>
				<port name="A">COMMON_SLICE[0].A[0]-&gt;SLICEL_AOUT</port>
				<port name="AMUX">COMMON_SLICE[0].AMUX[0]-&gt;SLICEL_AMUX</port>
				<port name="AQ">open</port>
				<port name="B">open</port>
				<port name="BMUX">COMMON_SLICE[0].BMUX[0]-&gt;SLICEL_BMUX</port>
				<port name="BQ">open</port>
				<port name="C">open</port>
				<port name="CMUX">open</port>
				<port name="COUT">open</port>
				<port name="CQ">open</port>
				<port name="D">open</port>
				<port name="DMUX">open</port>
				<port name="DQ">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2]" instance="COMMON_LUT_AND_F78MUX[0]" mode="default">
				<inputs>
					<port name="A1">open</port>
					<port name="A2">SLICEL0.A2[0]-&gt;A2</port>
					<port name="A3">SLICEL0.A3[0]-&gt;A3</port>
					<port name="A4">SLICEL0.A4[0]-&gt;A4</port>
					<port name="A5">open</port>
					<port name="A6">open</port>
					<port name="AX">open</port>
					<port name="B1">SLICEL0.B1[0]-&gt;B1</port>
					<port name="B2">open</port>
					<port name="B3">SLICEL0.B3[0]-&gt;B3</port>
					<port name="B4">SLICEL0.B4[0]-&gt;B4</port>
					<port name="B5">open</port>
					<port name="B6">open</port>
					<port name="BX">open</port>
					<port name="C1">open</port>
					<port name="C2">open</port>
					<port name="C3">open</port>
					<port name="C4">open</port>
					<port name="C5">open</port>
					<port name="C6">open</port>
					<port name="CX">open</port>
					<port name="D1">open</port>
					<port name="D2">open</port>
					<port name="D3">open</port>
					<port name="D4">open</port>
					<port name="D5">open</port>
					<port name="D6">open</port>
				</inputs>
				<outputs>
					<port name="AO5">ALUT[0].O5[0]-&gt;AO5</port>
					<port name="AO6">ALUT[0].O6[0]-&gt;AO6</port>
					<port name="BO5">BLUT[0].O5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
				</outputs>
				<clocks />
				<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2]" instance="ALUT[0]" mode="ALUT-LUT5_MUX">
					<inputs>
						<port name="A1">open</port>
						<port name="A2">COMMON_LUT_AND_F78MUX.A2[0]-&gt;A2</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.A3[0]-&gt;A3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.A4[0]-&gt;A4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">A5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">A5LUT[1].out[0]-&gt;O6</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2]" instance="A5LUT[0]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_0 ALUT.A3[0]-&gt;ALUT_A3_0 ALUT.A4[0]-&gt;ALUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT open</port>
								<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[2]" instance="A5LUT[1]" mode="A5LUT">
						<inputs>
							<port name="in">open ALUT.A2[0]-&gt;ALUT_A2_1 ALUT.A3[0]-&gt;ALUT_A3_1 ALUT.A4[0]-&gt;ALUT_A4_1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:A5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open A5LUT.in[1]-&gt;direct:A5LUT A5LUT.in[2]-&gt;direct:A5LUT A5LUT.in[3]-&gt;direct:A5LUT open</port>
								<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2]" instance="BLUT[0]" mode="BLUT-LUT5_MUX">
					<inputs>
						<port name="A1">COMMON_LUT_AND_F78MUX.B1[0]-&gt;B1</port>
						<port name="A2">open</port>
						<port name="A3">COMMON_LUT_AND_F78MUX.B3[0]-&gt;B3</port>
						<port name="A4">COMMON_LUT_AND_F78MUX.B4[0]-&gt;B4</port>
						<port name="A5">open</port>
						<port name="A6">open</port>
					</inputs>
					<outputs>
						<port name="O5">B5LUT[0].out[0]-&gt;O5</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2]" instance="B5LUT[0]" mode="B5LUT">
						<inputs>
							<port name="in">BLUT.A1[0]-&gt;BLUT_A1_0 open BLUT.A3[0]-&gt;BLUT_A3_0 BLUT.A4[0]-&gt;BLUT_A4_0 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:B5LUT</port>
						</outputs>
						<clocks />
						<block name="$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">B5LUT.in[0]-&gt;direct:B5LUT open B5LUT.in[2]-&gt;direct:B5LUT B5LUT.in[3]-&gt;direct:B5LUT open</port>
								<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="B5LUT[1]" />
					<block name="open" instance="F6MUX[0]" />
				</block>
				<block name="open" instance="CLUT[0]" />
				<block name="open" instance="DLUT[0]" />
				<block name="open" instance="F7AMUX[0]" />
				<block name="open" instance="F7BMUX[0]" />
				<block name="open" instance="F8MUX[0]" />
			</block>
			<block name="open" instance="COMMON_SLICE[0]" mode="default" pb_type_num_modes="1">
				<inputs>
					<port name="AMC31">open</port>
					<port name="AO5">COMMON_LUT_AND_F78MUX[0].AO5[0]-&gt;AO5</port>
					<port name="AO6">COMMON_LUT_AND_F78MUX[0].AO6[0]-&gt;AO6</port>
					<port name="AX">open</port>
					<port name="BO5">COMMON_LUT_AND_F78MUX[0].BO5[0]-&gt;BO5</port>
					<port name="BO6">open</port>
					<port name="BX">open</port>
					<port name="CE">open</port>
					<port name="CIN">open</port>
					<port name="CO5">open</port>
					<port name="CO6">open</port>
					<port name="CX">open</port>
					<port name="DO5">open</port>
					<port name="DO6">open</port>
					<port name="DX">open</port>
					<port name="F7AMUX_O">open</port>
					<port name="F7BMUX_O">open</port>
					<port name="F8MUX_O">open</port>
					<port name="SR">open</port>
				</inputs>
				<outputs>
					<port name="A">COMMON_SLICE[0].AO6[0]-&gt;COMMON_SLICE_AOUT</port>
					<port name="AMUX">COMMON_SLICE[0].AO5[0]-&gt;AOUTMUX</port>
					<port name="AQ">open</port>
					<port name="B">open</port>
					<port name="BMUX">COMMON_SLICE[0].BO5[0]-&gt;BOUTMUX</port>
					<port name="BQ">open</port>
					<port name="C">open</port>
					<port name="CMUX">open</port>
					<port name="COUT">open</port>
					<port name="CQ">open</port>
					<port name="D">open</port>
					<port name="DMUX">open</port>
					<port name="DQ">open</port>
				</outputs>
				<clocks>
					<port name="CLK">open</port>
				</clocks>
				<block name="open" instance="CARRY4_VPR[0]" />
				<block name="open" instance="CARRY_COUT_PLUG[0]" />
				<block name="open" instance="CEUSEDMUX[0]" />
				<block name="open" instance="SLICE_FF[0]" />
				<block name="open" instance="SRUSEDMUX[0]" />
			</block>
		</block>
	</block>
	<block name="btnc" instance="BLK-TL-IOPAD[57]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="4">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="btnc" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="btnc" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$abc$4663$iopadmap$btnc" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="IO_LOC_PAIRS">"btnc:U18"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$4663$iopadmap$btnc</port>
					</outputs>
					<clocks />
				</block>
				<block name="btnc" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">btnc</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="btnu" instance="BLK-TL-IOPAD[58]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="4">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="btnu" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="btnu" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="my_debounceCounter.reset" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="IO_LOC_PAIRS">"btnu:T18"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">my_debounceCounter.reset</port>
					</outputs>
					<clocks />
				</block>
				<block name="btnu" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">btnu</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="clk" instance="BLK-TL-IOPAD[59]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="4">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="clk" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="clk" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="my_debounceCounter.clk" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="IO_LOC_PAIRS">"clk:W5"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">my_debounceCounter.clk</port>
					</outputs>
					<clocks />
				</block>
				<block name="clk" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">clk</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="$true" instance="SYN-VCC[60]" mode="default">
		<inputs />
		<outputs>
			<port name="VCC">VCC[0].VCC[0]-&gt;VCC.VCC_to_SYN-VCC.VCC</port>
		</outputs>
		<clocks />
		<block name="$true" instance="VCC[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="VCC">$true</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
