
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Feb 17 07:32:59 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7s50csga324-1IL
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1IL
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/srn6/pprojs/risc-v/risc-v/risc-v.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'u_fetch/instr_mem/i_mem'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2010.301 ; gain = 0.000 ; free physical = 1150 ; free virtual = 9121
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/srn6/pprojs/risc-v/risc-v/risc-v.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/srn6/pprojs/risc-v/risc-v/risc-v.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.906 ; gain = 0.000 ; free physical = 1014 ; free virtual = 8984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.941 ; gain = 346.438 ; free physical = 1013 ; free virtual = 8983
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2307.906 ; gain = 115.965 ; free physical = 848 ; free virtual = 8818

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24f9d01a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.805 ; gain = 330.898 ; free physical = 528 ; free virtual = 8499

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 24f9d01a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 175 ; free virtual = 8146

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 24f9d01a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 175 ; free virtual = 8146
Phase 1 Initialization | Checksum: 24f9d01a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 175 ; free virtual = 8146

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 24f9d01a2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 175 ; free virtual = 8146

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 24f9d01a2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138
Phase 2 Timer Update And Timing Data Collection | Checksum: 24f9d01a2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d3c4345d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138
Retarget | Checksum: 1d3c4345d
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 15 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19491bc15

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138
Constant propagation | Checksum: 19491bc15
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138
Phase 5 Sweep | Checksum: 1fe3cb54c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3002.695 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138
Sweep | Checksum: 1fe3cb54c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 246 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fe3cb54c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3034.711 ; gain = 32.016 ; free physical = 167 ; free virtual = 8138
BUFG optimization | Checksum: 1fe3cb54c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fe3cb54c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3034.711 ; gain = 32.016 ; free physical = 167 ; free virtual = 8138
Shift Register Optimization | Checksum: 1fe3cb54c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fe3cb54c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3034.711 ; gain = 32.016 ; free physical = 167 ; free virtual = 8138
Post Processing Netlist | Checksum: 1fe3cb54c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2357d1b8d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3034.711 ; gain = 32.016 ; free physical = 167 ; free virtual = 8138

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 168 ; free virtual = 8140
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2357d1b8d

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3034.711 ; gain = 32.016 ; free physical = 168 ; free virtual = 8140
Phase 9 Finalization | Checksum: 2357d1b8d

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3034.711 ; gain = 32.016 ; free physical = 168 ; free virtual = 8140
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              15  |                                              0  |
|  Constant propagation         |               0  |               1  |                                              0  |
|  Sweep                        |               0  |             246  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2357d1b8d

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3034.711 ; gain = 32.016 ; free physical = 168 ; free virtual = 8140

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2357d1b8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2357d1b8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138
Ending Netlist Obfuscation Task | Checksum: 2357d1b8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 167 ; free virtual = 8138
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3034.711 ; gain = 842.770 ; free physical = 167 ; free virtual = 8138
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 286 ; free virtual = 8155
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 286 ; free virtual = 8155
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 283 ; free virtual = 8152
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 273 ; free virtual = 8142
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 271 ; free virtual = 8140
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 269 ; free virtual = 8138
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 271 ; free virtual = 8140
INFO: [Common 17-1381] The checkpoint '/home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 239 ; free virtual = 8108
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1cda1bf30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 239 ; free virtual = 8108
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 239 ; free virtual = 8108

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 241aca41c

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3034.711 ; gain = 0.000 ; free physical = 236 ; free virtual = 8105

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 2fc92f4be

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3066.727 ; gain = 32.016 ; free physical = 237 ; free virtual = 8107

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2fc92f4be

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3066.727 ; gain = 32.016 ; free physical = 237 ; free virtual = 8107
Phase 1 Placer Initialization | Checksum: 2fc92f4be

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3066.727 ; gain = 32.016 ; free physical = 237 ; free virtual = 8107

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 237 ; free virtual = 8107

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3066.727 ; gain = 32.016 ; free physical = 237 ; free virtual = 8107
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 241aca41c

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3066.727 ; gain = 32.016 ; free physical = 237 ; free virtual = 8107
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 241 ; free virtual = 8110
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 234 ; free virtual = 8104
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 232 ; free virtual = 8102
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 232 ; free virtual = 8102
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 228 ; free virtual = 8099
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 225 ; free virtual = 8096
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 226 ; free virtual = 8097
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 225 ; free virtual = 8096
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 222 ; free virtual = 8093
INFO: [Common 17-1381] The checkpoint '/home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 211 ; free virtual = 8082
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.000 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 212 ; free virtual = 8082
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 212 ; free virtual = 8083
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 210 ; free virtual = 8081
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 211 ; free virtual = 8082
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 211 ; free virtual = 8082
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 212 ; free virtual = 8083
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 210 ; free virtual = 8081
INFO: [Common 17-1381] The checkpoint '/home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f5128cb4 ConstDB: 0 ShapeSum: a208e432 RouteDB: aa913336
Post Restoration Checksum: NetGraph: c2946af4 | NumContArr: f679afd4 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 33e601002

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 280 ; free virtual = 8051

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 33e601002

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 280 ; free virtual = 8051

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 33e601002

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 280 ; free virtual = 8051
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ca10b52b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3066.727 ; gain = 0.000 ; free physical = 261 ; free virtual = 8033

Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2ca10b52b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 252 ; free virtual = 8023

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8023

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8023

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022
Phase 4 Initial Routing | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022
Phase 5 Rip-up And Reroute | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022
Phase 6 Delay and Skew Optimization | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022
Phase 7 Post Hold Fix | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022

Phase 12 Post Router Timing
Phase 12 Post Router Timing | Checksum: 2ca10b52b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022
Total Elapsed time in route_design: 12.67 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2028502c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2028502c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.711 ; gain = 10.984 ; free physical = 251 ; free virtual = 8022
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1IL, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1IL, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.727 ; gain = 0.000 ; free physical = 237 ; free virtual = 8009
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.727 ; gain = 0.000 ; free physical = 237 ; free virtual = 8009
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.727 ; gain = 0.000 ; free physical = 234 ; free virtual = 8006
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3176.727 ; gain = 0.000 ; free physical = 232 ; free virtual = 8004
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.727 ; gain = 0.000 ; free physical = 233 ; free virtual = 8005
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3176.727 ; gain = 0.000 ; free physical = 231 ; free virtual = 8003
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3176.727 ; gain = 0.000 ; free physical = 233 ; free virtual = 8005
INFO: [Common 17-1381] The checkpoint '/home/srn6/pprojs/risc-v/risc-v/risc-v.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 07:33:42 2026...
