From fb327f6a94b8f4dfff57287c9bdc254f0ce3c7a5 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Fri, 13 May 2022 15:24:41 +0300
Subject: [PATCH 30/50] fdts: s32g3: Make MC_CGM6 part of the soc node

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 fdts/s32g3.dtsi | 47 ++++++++++++++++++++++-------------------------
 1 file changed, 22 insertions(+), 25 deletions(-)

diff --git a/fdts/s32g3.dtsi b/fdts/s32g3.dtsi
index 9263027ea..9bc553748 100644
--- a/fdts/s32g3.dtsi
+++ b/fdts/s32g3.dtsi
@@ -10,12 +10,31 @@
 / {
 	model = "NXP S32G3";
 	compatible = "nxp,s32g3";
+
+	soc {
+		mc_cgm6: mc_cgm0@4053c000 {
+			compatible = "nxp,s32cc-mc_cgm6";
+			reg = <0x0 0x4053c000 0x0 0x3000>;
+
+			assigned-clocks =
+				<&plat_clks S32G_CLK_MC_CGM6_MUX0>,
+				<&plat_clks S32G_CLK_MC_CGM6_MUX1>,
+				<&plat_clks S32G_CLK_MC_CGM6_MUX2>,
+				<&plat_clks S32GEN1_CLK_GMAC0_TS>;
+			assigned-clock-parents =
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI4>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI5>,
+				<&plat_clks S32GEN1_CLK_GMAC0_EXT_RX>;
+			assigned-clock-rates =
+				<0>,
+				<0>,
+				<0>,
+				<200000000>;
+		};
+	};
 };
 
 &mc_cgm0 {
-	compatible = "nxp,s32cc-mc_cgm0";
-	reg = <0x0 0x40030000 0x0 0x3000>;
-
 	assigned-clocks =
 		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX0>,
 		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX3>,
@@ -76,25 +95,3 @@
 		<&plat_clks S32GEN1_CLK_SDHC>,
 		<&plat_clks S32GEN1_CLK_QSPI_2X>;
 };
-
-&plat_clks {
-	mc_cgm6: mc_cgm0@4053c000 {
-		compatible = "nxp,s32cc-mc_cgm6";
-		reg = <0x0 0x4053c000 0x0 0x3000>;
-
-		assigned-clocks =
-			<&plat_clks S32G_CLK_MC_CGM6_MUX0>,
-			<&plat_clks S32G_CLK_MC_CGM6_MUX1>,
-			<&plat_clks S32G_CLK_MC_CGM6_MUX2>,
-			<&plat_clks S32GEN1_CLK_GMAC0_TS>;
-		assigned-clock-parents =
-			<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI4>,
-			<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI5>,
-			<&plat_clks S32GEN1_CLK_GMAC0_EXT_RX>;
-		assigned-clock-rates =
-			<0>,
-			<0>,
-			<0>,
-			<200000000>;
-	};
-};
-- 
2.17.1

