(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "top_checkered_00")
  (DATE "2024-08-25 18:25:01")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_///OR/    Pos: x32y106
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (912:1045:1180)(919:1040:1165))
          (PORT IN2 (1178:1317:1459)(1207:1342:1480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x42y104
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1208:1385:1565)(1236:1399:1564))
          (PORT IN2 (1170:1342:1516)(1165:1320:1479))
          (PORT IN3 (553:638:723)(525:591:659))
          (PORT IN5 (1267:1431:1598)(1307:1472:1641))
          (PORT IN6 (974:1095:1218)(986:1093:1201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x40y104
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a7_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1601:1834:2070)(1646:1861:2080))
          (PORT IN6 (916:1043:1173)(925:1044:1165))
          (PORT IN7 (947:1075:1206)(968:1088:1210))
          (PORT IN8 (929:1062:1197)(991:1128:1267))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x33y105
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a8_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1425:1608:1798)(1437:1612:1791))
          (PORT IN3 (1202:1370:1543)(1197:1348:1502))
          (PORT IN4 (586:668:751)(598:677:756))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x37y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (623:706:790)(618:696:776))
          (PORT IN2 (588:674:762)(597:679:761))
          (PORT IN3 (597:687:780)(603:687:771))
          (PORT IN4 (937:1068:1202)(961:1082:1205))
          (PORT IN5 (1408:1588:1772)(1450:1628:1809))
          (PORT IN6 (1625:1837:2054)(1673:1885:2099))
          (PORT IN7 (804:904:1007)(808:898:991))
          (PORT IN8 (875:1009:1144)(885:1009:1135))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////D    Pos: x42y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a11_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1306:1452:1601)(1315:1439:1566))
          (PORT IN6 (1396:1553:1713)(1427:1567:1712))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a11_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1623:1748:1876)(1636:1745:1857))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x36y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1239:1394:1550)(1295:1439:1587))
          (PORT IN5 (878:979:1082)(896:989:1083))
          (PORT IN7 (381:445:510)(359:410:461))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x44y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (817:920:1024)(841:937:1035))
          (PORT IN7 (1474:1687:1904)(1544:1737:1934))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1277:1424:1574)(1358:1509:1660))
          (PORT IN4 (958:1083:1210)(1008:1132:1257))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x40y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a14_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1729:1923:2120)(1744:1922:2102))
          (PORT IN3 (583:660:739)(563:627:692))
          (PORT IN4 (1097:1235:1376)(1109:1237:1367))
          (PORT IN5 (1436:1595:1756)(1488:1641:1801))
          (PORT IN6 (1047:1193:1342)(1069:1202:1337))
          (PORT IN7 (1817:2014:2219)(1838:2018:2203))
          (PORT IN8 (1331:1460:1591)(1352:1464:1580))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////D    Pos: x32y115
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1406:1585:1768)(1483:1675:1868))
          (PORT IN3 (1647:1875:2106)(1735:1964:2198))
          (PORT IN4 (2205:2437:2674)(2287:2516:2751))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a17_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1149:1252:1358)(1167:1255:1345))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////D    Pos: x42y112
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a19_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1239:1394:1553)(1285:1439:1593))
          (PORT IN3 (619:707:795)(619:703:787))
          (PORT IN4 (588:670:753)(587:662:739))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a19_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1601:1729:1861)(1616:1728:1842))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x45y118
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a20_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1025:1144:1266)(1065:1175:1287))
          (PORT IN2 (1086:1221:1359)(1113:1242:1375))
          (PORT IN3 (761:861:963)(767:859:953))
          (PORT IN4 (1400:1572:1747)(1461:1623:1788))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x41y113
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a21_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1898:2112:2332)(1928:2124:2326))
          (PORT IN7 (1635:1842:2052)(1727:1926:2126))
          (PORT IN8 (1504:1689:1877)(1572:1753:1939))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x29y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a22_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1083:1217:1352)(1099:1228:1362))
          (PORT IN5 (952:1089:1231)(965:1092:1222))
          (PORT IN6 (1067:1204:1344)(1056:1172:1292))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x29y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1838:2072:2312)(1882:2101:2323))
          (PORT IN3 (1285:1464:1646)(1267:1415:1567))
          (PORT IN4 (1496:1689:1885)(1541:1724:1911))
          (PORT IN6 (1101:1241:1383)(1079:1195:1315))
          (PORT IN8 (1283:1467:1656)(1281:1443:1608))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x42y101
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1603:1800:2001)(1678:1870:2068))
          (PORT IN8 (1389:1585:1783)(1436:1621:1809))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x41y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a29_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1520:1749:1981)(1557:1767:1983))
          (PORT IN7 (1039:1171:1307)(1030:1148:1269))
          (PORT IN8 (1087:1224:1364)(1118:1253:1390))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x40y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1161:1292:1427)(1184:1303:1426))
          (PORT IN2 (560:643:727)(553:629:707))
          (PORT IN3 (1053:1203:1355)(1076:1219:1364))
          (PORT IN5 (1605:1817:2032)(1651:1842:2041))
          (PORT IN6 (570:649:729)(558:631:705))
          (PORT IN7 (1075:1213:1351)(1071:1196:1325))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x43y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a31_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1227:1374:1524)(1251:1387:1525))
          (PORT IN6 (1284:1452:1623)(1309:1478:1649))
          (PORT IN8 (1287:1449:1614)(1332:1490:1652))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x41y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a32_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1122:1264:1410)(1162:1302:1445))
          (PORT IN2 (1296:1443:1593)(1362:1509:1661))
          (PORT IN5 (944:1060:1180)(1005:1118:1234))
          (PORT IN6 (1249:1398:1550)(1286:1418:1555))
          (PORT IN8 (542:625:709)(535:604:675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x37y109
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a35_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1580:1754:1931)(1602:1757:1916))
          (PORT IN6 (1100:1251:1406)(1162:1311:1461))
          (PORT IN7 (1105:1233:1364)(1099:1208:1321))
          (PORT IN8 (1107:1261:1419)(1168:1320:1475))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x36y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1591:1815:2043)(1638:1848:2060))
          (PORT IN6 (572:660:751)(561:638:715))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x37y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a39_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1222:1363:1508)(1288:1418:1550))
          (PORT IN4 (995:1124:1256)(1039:1165:1294))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x32y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a44_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1174:1276:1379)(1188:1275:1363))
          (PORT IN8 (1410:1562:1718)(1420:1550:1685))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x43y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a48_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (745:854:964)(745:846:950))
          (PORT IN7 (940:1056:1175)(940:1050:1163))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a48_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (898:1031:1167)(919:1045:1172))
          (PORT IN2 (1178:1340:1505)(1148:1278:1411))
          (PORT IN3 (801:903:1007)(806:898:991))
          (PORT IN4 (884:984:1086)(932:1027:1124))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x44y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1152:1292:1432)(1209:1337:1468))
          (PORT IN2 (528:606:685)(516:584:654))
          (PORT IN3 (1804:2032:2266)(1863:2089:2321))
          (PORT IN4 (1213:1364:1521)(1231:1379:1531))
          (PORT IN5 (1129:1268:1409)(1182:1312:1446))
          (PORT IN6 (734:840:948)(755:860:968))
          (PORT IN7 (566:639:714)(559:618:679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND/D//AND/D    Pos: x33y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a51_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (779:879:979)(795:888:983))
          (PORT IN7 (1338:1486:1636)(1367:1503:1641))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a51_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2440:2661:2890)(2516:2723:2936))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a51_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (980:1105:1231)(1031:1153:1278))
          (PORT IN3 (1538:1711:1886)(1586:1750:1916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a51_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2440:2661:2890)(2516:2723:2936))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x32y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1524:1708:1899)(1590:1775:1964))
          (PORT IN6 (1487:1666:1848)(1526:1685:1849))
          (PORT IN8 (1199:1342:1487)(1203:1331:1462))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x30y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1287:1439:1593)(1358:1507:1656))
          (PORT IN7 (1068:1213:1363)(1077:1212:1352))
          (PORT IN8 (925:1051:1180)(963:1085:1209))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x25y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a56_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:669:753)(598:678:759))
          (PORT IN2 (1422:1597:1775)(1478:1649:1825))
          (PORT IN3 (1040:1180:1323)(1019:1133:1251))
          (PORT IN4 (1363:1537:1715)(1424:1584:1749))
          (PORT IN5 (774:873:974)(793:887:982))
          (PORT IN6 (388:441:496)(358:401:444))
          (PORT IN7 (1413:1589:1768)(1471:1643:1820))
          (PORT IN8 (373:432:493)(351:397:444))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x23y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a57_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1393:1574:1758)(1454:1620:1791))
          (PORT IN3 (1244:1406:1572)(1246:1392:1542))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x33y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a58_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1204:1367:1534)(1227:1377:1529))
          (PORT IN7 (1221:1370:1523)(1228:1367:1508))
          (PORT IN8 (1201:1338:1480)(1207:1335:1466))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x40y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (770:865:963)(783:872:962))
          (PORT IN7 (1627:1842:2061)(1689:1892:2100))
          (PORT IN8 (1461:1637:1817)(1537:1711:1889))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x30y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (903:1034:1167)(913:1036:1162))
          (PORT IN3 (911:1018:1126)(912:1006:1102))
          (PORT IN5 (371:431:492)(351:400:450))
          (PORT IN7 (1295:1456:1620)(1341:1494:1650))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND/D//AND/D    Pos: x40y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a63_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (789:895:1002)(814:914:1016))
          (PORT IN7 (1205:1358:1513)(1227:1367:1510))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a63_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1983:2149:2320)(2059:2214:2373))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a63_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (785:899:1014)(757:849:945))
          (PORT IN3 (373:429:485)(354:399:444))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a63_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1983:2149:2320)(2059:2214:2373))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x35y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a64_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (852:967:1085)(848:944:1041))
          (PORT IN7 (603:685:770)(602:679:758))
          (PORT IN8 (1013:1164:1318)(1017:1153:1292))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x50y98
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (947:1049:1154)(961:1059:1159))
          (PORT IN8 (1548:1755:1967)(1624:1831:2044))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a66_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1323:1414:1506)(1362:1440:1520))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x43y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a69_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (852:967:1085)(847:947:1049))
          (PORT IN2 (1265:1429:1596)(1288:1445:1605))
          (PORT IN3 (797:895:995)(809:897:986))
          (PORT IN4 (588:678:768)(601:683:768))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x44y100
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a70_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1507:1676:1849)(1560:1721:1886))
          (PORT IN4 (913:1024:1138)(921:1024:1132))
          (PORT IN7 (1166:1312:1462)(1218:1360:1505))
          (PORT IN8 (744:859:976)(758:857:959))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x50y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1386:1548:1713)(1428:1573:1723))
          (PORT IN7 (743:857:972)(734:829:924))
          (PORT IN8 (1442:1608:1777)(1466:1620:1778))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x47y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a73_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1283:1448:1616)(1326:1489:1657))
          (PORT IN3 (886:1006:1127)(864:959:1057))
          (PORT IN5 (1052:1183:1316)(1041:1151:1263))
          (PORT IN7 (1130:1266:1402)(1143:1275:1411))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///OR/D    Pos: x40y85
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a74_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1996:2225:2459)(2100:2311:2527))
          (PORT IN4 (940:1056:1174)(947:1052:1161))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a74_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2365:2585:2811)(2472:2676:2887))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x35y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1082:1248:1417)(1118:1272:1430))
          (PORT IN7 (964:1092:1222)(1007:1130:1254))
          (PORT IN8 (1592:1789:1989)(1629:1816:2010))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x31y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a77_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1035:1173:1314)(1023:1141:1263))
          (PORT IN7 (802:914:1026)(800:903:1009))
          (PORT IN8 (1665:1863:2067)(1698:1894:2094))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x33y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (596:668:743)(580:640:700))
          (PORT IN7 (1342:1464:1589)(1361:1467:1575))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2093:2326:2563)(2187:2407:2629))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (605:678:752)(599:662:725))
          (PORT IN3 (1542:1689:1839)(1580:1714:1850))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2093:2326:2563)(2187:2407:2629))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x31y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a79_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (945:1065:1188)(978:1095:1215))
          (PORT IN7 (1778:2003:2232)(1838:2063:2294))
          (PORT IN8 (555:637:719)(553:623:695))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x50y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a80_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (927:1048:1171)(945:1059:1176))
          (PORT IN6 (1506:1713:1922)(1619:1825:2035))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a80_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1492:1615:1738)(1526:1625:1725))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a80_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1313:1496:1681)(1404:1581:1762))
          (PORT IN4 (911:1033:1156)(919:1034:1152))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a80_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1492:1615:1738)(1526:1625:1725))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x50y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a81_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1082:1240:1402)(1100:1246:1395))
          (PORT IN7 (932:1071:1213)(964:1094:1227))
          (PORT IN8 (1433:1638:1845)(1494:1690:1892))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x44y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a83_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (722:840:961)(705:802:902))
          (PORT IN3 (1803:1996:2192)(1896:2083:2274))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a83_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2340:2562:2787)(2449:2657:2870))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x34y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a84_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (877:1016:1157)(890:1015:1143))
          (PORT IN7 (1286:1431:1580)(1348:1499:1652))
          (PORT IN8 (548:635:724)(538:614:692))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x28y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a85_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1032:1163:1296)(1037:1157:1279))
          (PORT IN3 (567:650:734)(557:629:702))
          (PORT IN6 (564:653:744)(554:631:710))
          (PORT IN8 (900:1031:1165)(924:1050:1179))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x37y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1050:1194:1343)(1099:1231:1365))
          (PORT IN7 (1101:1248:1397)(1125:1268:1413))
          (PORT IN8 (707:811:919)(696:785:876))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x29y92
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (876:1003:1133)(920:1049:1180))
          (PORT IN3 (383:440:497)(381:430:481))
          (PORT IN5 (932:1057:1185)(965:1081:1198))
          (PORT IN8 (926:1046:1170)(961:1083:1206))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x38y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1039:1173:1309)(1056:1177:1301))
          (PORT IN7 (1578:1795:2017)(1628:1820:2014))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2324:2591:2861)(2462:2732:3008))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (906:1033:1163)(913:1032:1154))
          (PORT IN3 (1766:2007:2254)(1837:2059:2284))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2324:2591:2861)(2462:2732:3008))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x35y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (733:847:963)(732:830:930))
          (PORT IN5 (941:1084:1228)(941:1073:1208))
          (PORT IN7 (537:620:703)(528:602:679))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/D    Pos: x39y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a92_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1302:1463:1627)(1303:1440:1582))
          (PORT IN3 (1032:1159:1291)(1051:1168:1287))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a92_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2095:2284:2477)(2195:2377:2564))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x37y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (578:650:724)(573:630:688))
          (PORT IN6 (756:868:983)(764:863:965))
          (PORT IN8 (538:618:700)(536:610:686))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x27y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:861:962)(768:857:949))
          (PORT IN4 (738:838:939)(779:881:985))
          (PORT IN6 (1269:1434:1602)(1294:1446:1601))
          (PORT IN7 (581:665:750)(566:638:712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR/D///    Pos: x39y92
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a95_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (992:1126:1263)(967:1077:1191))
          (PORT IN7 (1394:1583:1776)(1431:1592:1756))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a95_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1861:2045:2235)(1931:2113:2299))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND///ORAND/    Pos: x40y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1121:1259:1399)(1125:1259:1398))
          (PORT IN6 (1293:1466:1642)(1302:1468:1636))
          (PORT IN7 (1110:1252:1396)(1111:1240:1374))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a96_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (581:661:743)(568:640:712))
          (PORT IN2 (1543:1743:1944)(1587:1764:1945))
          (PORT IN4 (1576:1772:1974)(1605:1778:1956))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x34y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (886:1014:1143)(917:1036:1156))
          (PORT IN7 (376:432:489)(368:416:466))
          (PORT IN8 (727:819:912)(746:831:919))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x34y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a98_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1482:1697:1915)(1535:1726:1921))
          (PORT IN2 (733:845:960)(745:849:954))
          (PORT IN3 (1400:1602:1807)(1406:1585:1769))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/D    Pos: x37y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a99_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (871:984:1099)(845:935:1027))
          (PORT IN3 (1958:2225:2499)(2046:2295:2547))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a99_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2549:2818:3091)(2657:2926:3199))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x35y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (746:849:954)(762:856:951))
          (PORT IN6 (1086:1243:1404)(1138:1295:1453))
          (PORT IN7 (560:640:722)(574:650:728))
          (PORT IN8 (603:685:767)(596:667:739))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x38y94
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (594:676:758)(591:661:734))
          (PORT IN7 (1378:1561:1747)(1433:1603:1774))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a102_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2303:2521:2741)(2408:2616:2828))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x32y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (631:715:802)(627:705:785))
          (PORT IN6 (1179:1317:1457)(1203:1338:1476))
          (PORT IN7 (765:876:990)(773:870:970))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x32y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (562:647:732)(546:615:685))
          (PORT IN7 (726:831:938)(746:847:952))
          (PORT IN8 (733:827:922)(746:831:919))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x34y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (889:987:1086)(928:1017:1108))
          (PORT IN7 (568:650:735)(576:655:735))
          (PORT IN8 (1767:1957:2152)(1839:2018:2202))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (952:1076:1201)(978:1094:1214))
          (PORT IN2 (1064:1199:1337)(1065:1184:1307))
          (PORT IN3 (595:676:758)(604:681:760))
          (PORT IN4 (933:1057:1182)(993:1122:1254))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x50y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1393:1557:1724)(1438:1585:1735))
          (PORT IN7 (964:1091:1223)(1018:1150:1282))
          (PORT IN8 (1240:1405:1575)(1263:1417:1574))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x47y116
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1286:1435:1587)(1320:1466:1615))
          (PORT IN3 (1121:1265:1411)(1185:1330:1478))
          (PORT IN5 (739:844:952)(733:824:917))
          (PORT IN7 (1329:1477:1629)(1376:1524:1674))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_///OR/D    Pos: x50y98
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (724:830:938)(725:819:916))
          (PORT IN3 (722:833:945)(708:804:901))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a111_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1323:1414:1506)(1362:1440:1520))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x46y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (956:1076:1198)(1007:1124:1244))
          (PORT IN7 (1380:1562:1746)(1433:1598:1766))
          (PORT IN8 (1019:1141:1267)(1065:1179:1295))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x35y91
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (574:654:736)(566:639:713))
          (PORT IN6 (1312:1487:1665)(1338:1508:1681))
          (PORT IN7 (566:649:734)(579:657:737))
          (PORT IN8 (1494:1678:1866)(1570:1754:1943))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x35y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1546:1712:1881)(1602:1757:1916))
          (PORT IN8 (376:437:500)(362:417:473))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a117_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1999:2196:2398)(2067:2253:2444))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x33y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (387:443:500)(379:428:477))
          (PORT IN7 (433:491:550)(414:463:514))
          (PORT IN8 (553:634:718)(535:608:683))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x32y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (583:656:731)(558:619:682))
          (PORT IN5 (768:881:995)(754:851:948))
          (PORT IN7 (958:1083:1211)(988:1110:1233))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/D    Pos: x40y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1479:1628:1782)(1509:1646:1787))
          (PORT IN4 (1239:1395:1553)(1244:1386:1532))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a121_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2115:2314:2519)(2195:2376:2560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x34y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (380:435:490)(371:419:467))
          (PORT IN7 (736:844:955)(740:838:937))
          (PORT IN8 (1821:2063:2312)(1890:2123:2361))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x28y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (422:480:539)(406:454:504))
          (PORT IN5 (901:1024:1148)(937:1054:1175))
          (PORT IN6 (1495:1695:1898)(1513:1690:1872))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x23y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a125_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (783:885:989)(785:877:970))
          (PORT IN2 (894:1025:1158)(907:1028:1152))
          (PORT IN3 (809:921:1034)(821:929:1039))
          (PORT IN4 (408:469:530)(393:445:498))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x31y95
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (601:686:773)(594:673:753))
          (PORT IN3 (752:845:939)(737:822:910))
          (PORT IN5 (719:804:892)(719:796:876))
          (PORT IN6 (1360:1541:1726)(1396:1577:1759))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x29y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1084:1220:1358)(1109:1239:1374))
          (PORT IN3 (557:637:717)(552:621:691))
          (PORT IN4 (1102:1236:1373)(1117:1241:1369))
          (PORT IN5 (1287:1440:1597)(1286:1421:1562))
          (PORT IN6 (1078:1217:1359)(1069:1192:1318))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x30y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (363:418:475)(346:390:434))
          (PORT IN6 (1423:1593:1767)(1480:1652:1826))
          (PORT IN7 (1542:1725:1911)(1605:1778:1954))
          (PORT IN8 (1071:1227:1386)(1119:1274:1430))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x40y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1504:1683:1867)(1549:1710:1875))
          (PORT IN7 (586:673:760)(585:669:754))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a131_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2171:2361:2557)(2230:2400:2576))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (391:448:506)(369:414:460))
          (PORT IN3 (2024:2233:2447)(2109:2314:2523))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a131_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2171:2361:2557)(2230:2400:2576))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x36y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1192:1337:1486)(1241:1373:1507))
          (PORT IN7 (946:1054:1165)(956:1056:1158))
          (PORT IN8 (1434:1595:1760)(1499:1647:1798))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x39y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1400:1551:1705)(1470:1608:1749))
          (PORT IN8 (1084:1227:1373)(1117:1258:1402))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a133_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2158:2349:2547)(2221:2391:2567))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x33y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (717:836:957)(706:807:911))
          (PORT IN7 (1457:1647:1841)(1507:1686:1869))
          (PORT IN8 (1440:1628:1822)(1502:1687:1877))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x41y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1457:1605:1757)(1484:1622:1762))
          (PORT IN8 (761:862:963)(767:859:954))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a135_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1584:1702:1823)(1611:1709:1808))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a135_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (734:832:931)(743:832:924))
          (PORT IN2 (1261:1385:1512)(1267:1377:1489))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a135_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1584:1702:1823)(1611:1709:1808))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x45y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (779:882:986)(808:907:1008))
          (PORT IN3 (892:1028:1165)(902:1025:1151))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////D    Pos: x25y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1526:1689:1855)(1605:1760:1918))
          (PORT IN8 (814:922:1031)(816:912:1009))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a137_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1777:1946:2119)(1830:1989:2149))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND///ORAND/    Pos: x30y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (554:638:724)(537:607:680))
          (PORT IN6 (1347:1522:1701)(1410:1583:1759))
          (PORT IN7 (1695:1888:2085)(1751:1943:2139))
          (PORT IN8 (1158:1284:1413)(1172:1293:1416))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a138_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (620:707:796)(620:702:787))
          (PORT IN2 (1157:1308:1463)(1198:1343:1490))
          (PORT IN3 (627:718:811)(631:718:806))
          (PORT IN4 (1145:1304:1467)(1191:1336:1481))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////D    Pos: x24y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1942:2169:2400)(2056:2272:2490))
          (PORT IN8 (741:847:954)(742:835:929))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a139_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1695:1871:2049)(1754:1926:2101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////D    Pos: x30y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (577:659:743)(580:659:740))
          (PORT IN7 (1059:1191:1323)(1081:1199:1319))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a141_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1961:2159:2359)(2022:2203:2386))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x28y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1008:1138:1272)(1006:1118:1232))
          (PORT IN7 (1417:1570:1730)(1481:1619:1760))
          (PORT IN8 (411:469:529)(396:446:498))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x25y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1579:1789:2006)(1612:1805:2003))
          (PORT IN7 (1924:2138:2359)(1979:2189:2404))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x19y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1582:1768:1957)(1634:1809:1988))
          (PORT IN4 (886:1005:1126)(879:985:1094))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x26y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (364:423:482)(336:379:423))
          (PORT IN8 (747:855:963)(758:857:958))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x24y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a146_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (802:901:1003)(816:912:1010))
          (PORT IN3 (795:892:991)(813:901:991))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x26y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a147_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1711:1903:2101)(1784:1975:2167))
          (PORT IN3 (1135:1278:1424)(1203:1343:1486))
          (PORT IN4 (770:873:979)(801:904:1008))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x22y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (764:847:931)(746:823:901))
          (PORT IN7 (1300:1486:1676)(1347:1523:1703))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x22y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a149_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (577:659:744)(599:676:755))
          (PORT IN4 (985:1099:1215)(1009:1113:1218))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x23y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1313:1475:1641)(1367:1518:1675))
          (PORT IN8 (952:1064:1180)(975:1077:1182))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1589:1765:1946)(1633:1799:1969))
          (PORT IN4 (1306:1470:1636)(1350:1508:1670))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x29y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (556:645:735)(549:625:704))
          (PORT IN7 (1192:1317:1445)(1195:1304:1417))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x27y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (552:636:720)(548:618:690))
          (PORT IN7 (940:1056:1175)(940:1050:1163))
          (PORT IN8 (892:1021:1152)(913:1031:1153))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x28y89
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (595:676:758)(604:681:760))
          (PORT IN4 (1067:1224:1384)(1105:1261:1421))
          (PORT IN6 (1132:1272:1415)(1134:1258:1385))
          (PORT IN7 (1399:1575:1754)(1472:1642:1816))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_ORAND////D    Pos: x26y96
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1063:1193:1325)(1068:1193:1321))
          (PORT IN2 (1216:1363:1513)(1258:1404:1554))
          (PORT IN3 (1361:1535:1714)(1432:1605:1782))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a155_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1682:1861:2043)(1732:1897:2066))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x26y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (562:647:733)(558:627:697))
          (PORT IN2 (1062:1208:1357)(1127:1267:1410))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x23y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (759:870:983)(748:846:947))
          (PORT IN5 (1437:1609:1786)(1450:1615:1782))
          (PORT IN7 (801:917:1034)(800:901:1005))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x27y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (912:1055:1200)(929:1055:1182))
          (PORT IN6 (1687:1879:2074)(1762:1948:2137))
          (PORT IN8 (760:863:968)(789:892:997))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a160_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1742:1918:2100)(1815:1983:2154))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x29y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (567:642:720)(553:615:678))
          (PORT IN7 (1245:1393:1546)(1266:1400:1538))
          (PORT IN8 (1639:1846:2056)(1728:1932:2140))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x26y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1323:1484:1651)(1368:1526:1688))
          (PORT IN7 (1056:1192:1332)(1064:1187:1316))
          (PORT IN8 (984:1114:1246)(1012:1134:1258))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x26y85
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (915:1031:1149)(936:1053:1173))
          (PORT IN8 (1757:1979:2204)(1826:2041:2261))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x26y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (546:624:703)(536:607:680))
          (PORT IN6 (1433:1624:1821)(1472:1652:1837))
          (PORT IN8 (1406:1580:1759)(1464:1632:1805))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a164_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1849:2022:2198)(1909:2065:2224))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x19y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a165_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1604:1771:1941)(1684:1843:2007))
          (PORT IN4 (1128:1255:1386)(1177:1300:1425))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x27y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (919:1042:1169)(951:1076:1203))
          (PORT IN6 (554:637:722)(540:614:689))
          (PORT IN8 (1221:1383:1548)(1210:1352:1499))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a166_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1749:1919:2091)(1819:1981:2147))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x28y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2382:2637:2899)(2471:2718:2971))
          (PORT IN8 (727:821:916)(746:834:923))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a167_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1800:1974:2152)(1862:2027:2194))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a167_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (797:892:987)(807:895:984))
          (PORT IN4 (551:622:694)(546:606:667))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a167_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1800:1974:2152)(1862:2027:2194))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP////    Pos: x28y87
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1057:1183:1313)(1063:1172:1283))
          (PORT IN3 (1646:1850:2057)(1698:1887:2078))
          (PORT IN7 (564:645:727)(563:634:706))
          (PORT IN8 (372:431:492)(344:391:439))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x27y91
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (557:643:730)(546:617:689))
          (PORT IN6 (1133:1288:1446)(1168:1307:1447))
          (PORT IN7 (1218:1379:1542)(1259:1400:1545))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x25y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1733:1960:2194)(1779:2003:2235))
          (PORT IN5 (586:675:765)(564:635:706))
          (PORT IN6 (1216:1350:1488)(1211:1322:1435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a170_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1638:1817:1998)(1688:1848:2012))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x27y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1487:1678:1874)(1532:1712:1899))
          (PORT IN8 (913:1035:1159)(953:1078:1205))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a171_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2017:2225:2437)(2076:2260:2449))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x27y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1321:1478:1638)(1372:1532:1696))
          (PORT IN7 (1423:1586:1753)(1455:1599:1747))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/D    Pos: x27y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a173_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (906:1036:1169)(928:1048:1170))
          (PORT IN4 (733:833:934)(756:854:953))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a173_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2017:2225:2437)(2076:2260:2449))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x31y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (948:1071:1197)(977:1092:1209))
          (PORT IN7 (817:927:1040)(821:928:1036))
          (PORT IN8 (425:488:551)(406:461:518))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x30y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a176_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1073:1200:1330)(1117:1236:1357))
          (PORT IN4 (549:629:710)(550:622:697))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////D    Pos: x30y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1296:1464:1636)(1323:1477:1637))
          (PORT IN6 (2200:2453:2710)(2316:2587:2864))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a177_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (924:997:1071)(933:993:1056))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x34y116
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1565:1743:1923)(1648:1814:1985))
          (PORT IN6 (1597:1767:1939)(1692:1851:2013))
          (PORT IN8 (1163:1307:1453)(1241:1381:1524))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////D    Pos: x38y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1523:1723:1926)(1539:1724:1914))
          (PORT IN6 (2202:2454:2713)(2318:2566:2818))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a179_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (990:1065:1141)(1010:1075:1141))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x32y113
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1850:2069:2292)(1909:2106:2308))
          (PORT IN5 (1761:1967:2178)(1835:2023:2213))
          (PORT IN7 (1753:1957:2165)(1795:1987:2184))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x27y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1619:1801:1987)(1670:1834:2003))
          (PORT IN8 (1395:1558:1726)(1393:1540:1690))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////D    Pos: x33y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (417:477:538)(383:428:474))
          (PORT IN2 (1682:1863:2047)(1704:1859:2018))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a182_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1132:1233:1337)(1140:1224:1309))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////D    Pos: x31y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1746:1985:2228)(1837:2081:2327))
          (PORT IN6 (1439:1642:1850)(1516:1720:1927))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a184_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1276:1396:1519)(1311:1422:1535))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x37y115
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1071:1220:1371)(1098:1238:1382))
          (PORT IN6 (1100:1235:1372)(1122:1249:1379))
          (PORT IN8 (1257:1408:1563)(1300:1452:1605))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x37y110
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a187_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (927:1058:1191)(945:1066:1190))
          (PORT IN2 (1859:2067:2280)(1933:2128:2327))
          (PORT IN4 (704:808:914)(714:810:909))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x38y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a188_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1304:1456:1610)(1334:1473:1615))
          (PORT IN4 (907:1034:1164)(935:1056:1179))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x35y113
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a189_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1324:1479:1639)(1363:1505:1650))
          (PORT IN2 (634:725:817)(642:730:819))
          (PORT IN3 (611:696:783)(596:664:734))
          (PORT IN4 (1346:1495:1645)(1400:1532:1667))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ICOMP////    Pos: x40y114
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1272:1427:1584)(1323:1460:1602))
          (PORT IN3 (756:853:951)(768:856:947))
          (PORT IN7 (1063:1184:1307)(1077:1188:1302))
          (PORT IN8 (1525:1699:1878)(1559:1723:1891))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x42y115
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (543:627:713)(527:602:680))
          (PORT IN6 (1046:1171:1299)(1058:1169:1283))
          (PORT IN8 (1416:1582:1751)(1476:1631:1788))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x29y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1666:1859:2056)(1691:1871:2055))
          (PORT IN8 (1217:1357:1498)(1255:1393:1535))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x30y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1473:1640:1812)(1480:1631:1787))
          (PORT IN7 (718:833:950)(713:812:912))
          (PORT IN8 (1397:1560:1725)(1454:1618:1787))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a193_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1766:1995:2228)(1865:2109:2357))
          (PORT IN3 (903:1042:1184)(918:1045:1173))
          (PORT IN4 (1574:1759:1947)(1650:1842:2039))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x38y118
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (974:1103:1236)(1008:1131:1256))
          (PORT IN6 (942:1060:1181)(974:1090:1208))
          (PORT IN8 (1489:1673:1859)(1530:1700:1874))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x36y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a195_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1437:1636:1837)(1500:1696:1898))
          (PORT IN2 (834:934:1035)(851:945:1041))
          (PORT IN4 (1042:1182:1324)(1060:1182:1308))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x30y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a196_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1227:1362:1501)(1231:1356:1485))
          (PORT IN4 (565:644:724)(560:637:715))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x36y115
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1749:1952:2161)(1855:2053:2255))
          (PORT IN7 (375:432:490)(371:423:475))
          (PORT IN8 (720:824:931)(721:816:912))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x37y117
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (976:1112:1252)(1005:1137:1271))
          (PORT IN7 (2163:2392:2630)(2242:2463:2688))
          (PORT IN8 (1078:1223:1372)(1065:1181:1301))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x33y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (609:695:782)(602:676:752))
          (PORT IN8 (1481:1667:1856)(1556:1732:1913))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x37y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a201_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (402:457:514)(390:439:488))
          (PORT IN6 (1604:1803:2006)(1679:1859:2045))
          (PORT IN7 (1127:1272:1420)(1179:1312:1448))
          (PORT IN8 (1276:1431:1588)(1314:1470:1631))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x29y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a202_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1074:1229:1385)(1048:1175:1304))
          (PORT IN4 (1128:1261:1397)(1124:1236:1351))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x39y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1134:1280:1429)(1144:1280:1419))
          (PORT IN2 (1052:1177:1305)(1086:1199:1316))
          (PORT IN3 (1068:1189:1313)(1084:1196:1312))
          (PORT IN4 (1527:1701:1879)(1561:1725:1893))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x39y116
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (796:904:1012)(775:864:955))
          (PORT IN5 (898:1001:1106)(908:1006:1108))
          (PORT IN7 (565:638:712)(557:617:679))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x41y112
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1417:1597:1783)(1460:1627:1799))
          (PORT IN6 (1558:1738:1923)(1563:1715:1871))
          (PORT IN7 (1313:1469:1629)(1351:1495:1641))
          (PORT IN8 (1837:2047:2261)(1894:2088:2288))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x40y116
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1035:1182:1332)(1047:1185:1326))
          (PORT IN4 (1065:1193:1323)(1067:1179:1293))
          (PORT IN6 (1208:1357:1507)(1250:1389:1533))
          (PORT IN8 (1409:1561:1716)(1439:1582:1727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x40y115
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1861:2064:2272)(1931:2121:2315))
          (PORT IN3 (1198:1346:1499)(1234:1388:1546))
          (PORT IN4 (1452:1637:1826)(1500:1675:1856))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x42y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a209_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (865:967:1071)(857:940:1026))
          (PORT IN3 (577:663:749)(558:630:704))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x32y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1199:1349:1504)(1262:1406:1553))
          (PORT IN7 (2049:2295:2548)(2083:2308:2539))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x37y113
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (940:1080:1222)(974:1102:1233))
          (PORT IN3 (1730:1953:2178)(1781:1985:2192))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x44y109
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (387:448:511)(380:434:490))
          (PORT IN2 (1442:1602:1764)(1477:1624:1775))
          (PORT IN3 (745:831:919)(739:815:893))
          (PORT IN6 (2211:2438:2670)(2296:2516:2741))
          (PORT IN7 (752:862:974)(757:859:963))
          (PORT IN8 (1200:1363:1529)(1203:1349:1500))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x38y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1283:1454:1629)(1317:1487:1660))
          (PORT IN7 (791:907:1025)(775:872:972))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x40y110
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2326:2578:2838)(2337:2555:2779))
          (PORT IN2 (1423:1585:1751)(1502:1655:1812))
          (PORT IN3 (1977:2194:2415)(2035:2246:2461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x32y114
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1215:1390:1566)(1238:1397:1559))
          (PORT IN4 (1123:1270:1420)(1173:1316:1463))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x38y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1096:1227:1361)(1114:1238:1367))
          (PORT IN6 (360:415:472)(343:386:430))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x33y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a217_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1328:1482:1639)(1381:1532:1689))
          (PORT IN4 (1323:1474:1627)(1376:1529:1685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND/D///    Pos: x21y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1243:1405:1571)(1254:1405:1561))
          (PORT IN6 (879:993:1110)(879:975:1074))
          (PORT IN7 (1902:2128:2358)(2001:2214:2429))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a218_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1811:1983:2159)(1858:2020:2185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x35y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a219_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (875:994:1117)(871:982:1095))
          (PORT IN7 (1455:1615:1779)(1473:1609:1751))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a219_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1502:1651:1804)(1553:1695:1840))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (545:626:708)(534:604:674))
          (PORT IN3 (1645:1830:2019)(1687:1851:2022))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a219_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1502:1651:1804)(1553:1695:1840))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x39y107
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1394:1541:1690)(1406:1532:1662))
          (PORT IN2 (838:943:1051)(817:905:995))
          (PORT IN3 (376:434:492)(359:406:454))
          (PORT IN4 (1073:1230:1389)(1113:1254:1400))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x39y118
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1484:1659:1837)(1535:1700:1869))
          (PORT IN7 (954:1082:1211)(982:1102:1225))
          (PORT IN8 (910:1038:1169)(940:1062:1186))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x40y118
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a222_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1205:1350:1499)(1270:1416:1565))
          (PORT IN7 (1460:1642:1829)(1526:1708:1892))
          (PORT IN8 (1417:1600:1786)(1422:1593:1769))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x38y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a223_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (835:937:1041)(834:920:1008))
          (PORT IN4 (944:1084:1229)(947:1066:1187))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x39y89
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1351:1496:1644)(1409:1540:1674))
          (PORT IN8 (1462:1662:1868)(1560:1759:1963))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a224_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1840:2030:2221)(1910:2095:2285))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x39y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1799:1987:2179)(1883:2061:2242))
          (PORT IN7 (1791:1987:2190)(1828:2015:2208))
          (PORT IN8 (1332:1488:1646)(1371:1531:1691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x31y92
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a226_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (734:837:943)(740:835:930))
          (PORT IN4 (573:652:733)(575:645:715))
          (PORT IN5 (1249:1421:1598)(1296:1455:1617))
          (PORT IN7 (1059:1182:1309)(1041:1144:1249))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_AND/D//AND/D    Pos: x35y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1136:1294:1455)(1180:1323:1468))
          (PORT IN7 (1333:1480:1632)(1371:1512:1659))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a227_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1830:1998:2170)(1905:2063:2223))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a227_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1067:1209:1353)(1049:1167:1287))
          (PORT IN3 (1285:1443:1604)(1325:1478:1634))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a227_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1830:1998:2170)(1905:2063:2223))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x32y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a228_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1275:1439:1607)(1297:1449:1608))
          (PORT IN5 (1306:1469:1635)(1326:1485:1646))
          (PORT IN7 (602:674:749)(584:646:709))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/D    Pos: x37y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a229_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1073:1198:1324)(1067:1168:1270))
          (PORT IN3 (2076:2315:2558)(2209:2442:2678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a229_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2011:2173:2342)(2073:2220:2372))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x33y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a230_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (601:674:749)(606:669:734))
          (PORT IN5 (1070:1201:1336)(1051:1160:1273))
          (PORT IN6 (942:1061:1182)(989:1105:1221))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x27y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (909:1041:1173)(925:1051:1181))
          (PORT IN7 (1568:1786:2008)(1596:1795:2000))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a231_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2020:2219:2421)(2060:2244:2430))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a231_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1222:1398:1576)(1289:1461:1635))
          (PORT IN3 (1760:2002:2249)(1810:2038:2272))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a231_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2020:2219:2421)(2060:2244:2430))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x25y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (587:668:749)(583:656:731))
          (PORT IN5 (1130:1269:1409)(1156:1285:1415))
          (PORT IN7 (1135:1296:1459)(1163:1323:1486))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x31y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1221:1397:1575)(1253:1407:1564))
          (PORT IN4 (1921:2121:2329)(1990:2193:2401))
          (PORT IN5 (1567:1749:1936)(1598:1766:1939))
          (PORT IN6 (717:826:938)(716:812:911))
          (PORT IN7 (1741:1957:2177)(1773:1973:2181))
          (PORT IN8 (1402:1601:1805)(1421:1602:1787))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x31y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1457:1633:1811)(1544:1721:1898))
          (PORT IN6 (1119:1263:1410)(1142:1281:1422))
          (PORT IN8 (1103:1251:1403)(1161:1309:1459))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x25y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:650:742)(555:632:712))
          (PORT IN2 (573:651:730)(555:618:682))
          (PORT IN3 (726:839:954)(728:828:931))
          (PORT IN4 (713:821:930)(718:811:905))
          (PORT IN5 (1351:1515:1681)(1347:1492:1640))
          (PORT IN6 (1939:2149:2364)(2022:2222:2428))
          (PORT IN7 (707:808:911)(736:830:927))
          (PORT IN8 (1088:1221:1356)(1108:1233:1361))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x27y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1154:1291:1429)(1155:1275:1400))
          (PORT IN6 (882:990:1102)(852:939:1029))
          (PORT IN7 (1057:1199:1345)(1075:1213:1355))
          (PORT IN8 (1234:1389:1549)(1277:1431:1588))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x23y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1045:1200:1357)(1037:1173:1311))
          (PORT IN2 (1336:1510:1686)(1369:1539:1712))
          (PORT IN3 (953:1066:1182)(960:1059:1160))
          (PORT IN4 (872:986:1100)(856:946:1040))
          (PORT IN5 (918:1033:1149)(915:1021:1130))
          (PORT IN6 (855:962:1071)(848:944:1041))
          (PORT IN7 (1007:1129:1254)(1019:1128:1238))
          (PORT IN8 (1280:1440:1604)(1310:1464:1622))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x32y105
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (780:875:974)(808:898:988))
          (PORT IN8 (748:847:950)(751:840:933))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a241_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2083:2275:2469)(2170:2351:2537))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x32y110
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (376:431:487)(345:389:435))
          (PORT IN2 (1527:1723:1924)(1607:1803:2005))
          (PORT IN3 (1266:1433:1606)(1301:1457:1617))
          (PORT IN4 (627:720:814)(624:709:795))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x21y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a244_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (941:1042:1145)(974:1069:1167))
          (PORT IN3 (2098:2348:2603)(2216:2457:2701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a244_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1811:1983:2159)(1858:2020:2185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x28y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (918:1050:1185)(945:1074:1205))
          (PORT IN6 (739:824:911)(746:829:915))
          (PORT IN7 (1275:1444:1617)(1316:1477:1641))
          (PORT IN8 (1322:1481:1644)(1337:1484:1636))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x19y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1965:2190:2422)(2055:2273:2494))
          (PORT IN7 (587:671:755)(568:634:702))
          (PORT IN8 (579:653:729)(566:626:689))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x29y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a248_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (929:1056:1185)(948:1059:1174))
          (PORT IN2 (1271:1410:1553)(1295:1426:1560))
          (PORT IN3 (957:1081:1206)(987:1109:1233))
          (PORT IN4 (919:1046:1175)(950:1080:1212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x27y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (592:674:759)(597:674:753))
          (PORT IN5 (772:885:1001)(779:880:985))
          (PORT IN6 (1628:1836:2048)(1656:1847:2041))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x30y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a250_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (749:864:981)(735:823:915))
          (PORT IN3 (1412:1599:1791)(1439:1614:1794))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x30y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2261:2526:2799)(2308:2563:2824))
          (PORT IN7 (398:455:513)(385:434:485))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x30y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a252_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (751:855:960)(759:855:954))
          (PORT IN3 (940:1058:1177)(949:1064:1181))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x29y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (395:452:510)(380:430:481))
          (PORT IN8 (1099:1249:1401)(1152:1309:1468))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x23y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a254_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1061:1207:1356)(1106:1246:1389))
          (PORT IN3 (925:1064:1206)(925:1049:1174))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a254_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2016:2238:2463)(2087:2308:2533))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x23y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1301:1469:1641)(1328:1473:1620))
          (PORT IN5 (1113:1268:1427)(1141:1281:1422))
          (PORT IN6 (564:650:737)(537:602:667))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND/D///    Pos: x33y94
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1518:1712:1908)(1616:1795:1977))
          (PORT IN3 (1720:1910:2104)(1785:1967:2154))
          (PORT IN5 (564:654:746)(544:619:695))
          (PORT IN6 (561:638:717)(575:650:727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a256_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1914:2089:2269)(1978:2138:2304))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x25y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1580:1779:1982)(1579:1760:1945))
          (PORT IN2 (1422:1586:1755)(1429:1584:1742))
          (PORT IN3 (700:807:917)(691:784:879))
          (PORT IN4 (976:1097:1219)(1028:1142:1260))
          (PORT IN5 (1210:1347:1487)(1270:1395:1524))
          (PORT IN8 (1346:1495:1650)(1382:1527:1675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x25y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1333:1506:1683)(1390:1560:1734))
          (PORT IN8 (1112:1270:1429)(1155:1299:1444))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a258_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1777:1946:2119)(1830:1989:2149))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x24y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1593:1773:1957)(1630:1797:1968))
          (PORT IN5 (1076:1211:1349)(1086:1209:1334))
          (PORT IN7 (1291:1448:1609)(1310:1466:1623))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x25y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (780:880:982)(783:873:964))
          (PORT IN7 (1594:1790:1989)(1709:1899:2094))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a260_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1683:1862:2043)(1731:1896:2064))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x29y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1383:1585:1788)(1402:1582:1766))
          (PORT IN8 (1670:1883:2097)(1754:1942:2136))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (411:473:536)(407:465:524))
          (PORT IN3 (1190:1328:1470)(1222:1349:1480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND/D//AND/D    Pos: x38y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (795:896:998)(799:886:975))
          (PORT IN7 (1195:1346:1500)(1254:1396:1541))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a263_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2405:2651:2903)(2518:2754:2996))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a263_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1392:1568:1747)(1472:1643:1818))
          (PORT IN4 (744:849:955)(755:851:949))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a263_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2405:2651:2903)(2518:2754:2996))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x34y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (535:622:710)(516:582:650))
          (PORT IN6 (883:988:1096)(861:944:1030))
          (PORT IN8 (712:810:909)(725:817:910))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x43y109
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1395:1551:1711)(1425:1565:1709))
          (PORT IN3 (952:1060:1169)(973:1077:1186))
          (PORT IN5 (1241:1419:1598)(1276:1448:1624))
          (PORT IN6 (434:492:550)(421:471:522))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a265_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1376:1499:1624)(1424:1539:1656))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x44y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1014:1160:1311)(1035:1173:1316))
          (PORT IN2 (369:430:492)(359:412:466))
          (PORT IN6 (396:461:526)(388:446:505))
          (PORT IN7 (1029:1170:1314)(1058:1197:1339))
          (PORT IN8 (381:442:504)(369:423:478))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x43y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1236:1379:1525)(1289:1421:1556))
          (PORT IN8 (383:438:494)(354:396:440))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a267_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1398:1537:1680)(1404:1522:1643))
          (PORT IN4 (1093:1261:1430)(1114:1257:1405))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x45y116
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (384:438:494)(372:419:466))
          (PORT IN4 (1268:1422:1580)(1262:1391:1524))
          (PORT IN5 (866:975:1086)(850:938:1028))
          (PORT IN8 (1073:1217:1365)(1106:1245:1388))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x36y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1012:1160:1311)(1028:1168:1312))
          (PORT IN7 (1530:1676:1827)(1571:1699:1832))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a270_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1838:2042:2250)(1933:2130:2330))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (735:844:954)(745:844:944))
          (PORT IN3 (1715:1885:2060)(1774:1930:2092))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a270_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1838:2042:2250)(1933:2130:2330))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x36y113
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1730:1933:2138)(1810:2006:2208))
          (PORT IN6 (1507:1688:1874)(1499:1664:1833))
          (PORT IN7 (1457:1646:1840)(1511:1688:1868))
          (PORT IN8 (739:834:931)(733:819:909))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x38y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a272_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1476:1636:1799)(1559:1712:1867))
          (PORT IN3 (1728:1926:2127)(1799:1995:2194))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a272_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2026:2215:2407)(2130:2313:2502))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x38y114
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a273_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1722:1917:2117)(1746:1922:2101))
          (PORT IN2 (874:969:1066)(897:985:1076))
          (PORT IN3 (1096:1245:1397)(1144:1287:1435))
          (PORT IN4 (1228:1387:1552)(1271:1429:1591))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x35y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (908:1038:1170)(948:1069:1193))
          (PORT IN7 (1188:1332:1480)(1234:1382:1532))
          (PORT IN8 (1446:1615:1789)(1472:1638:1810))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x30y101
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1358:1527:1699)(1355:1496:1639))
          (PORT IN6 (1423:1593:1766)(1417:1564:1716))
          (PORT IN7 (1058:1189:1324)(1076:1196:1318))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a276_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2180:2398:2622)(2279:2484:2692))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x36y107
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1765:1989:2218)(1791:2004:2220))
          (PORT IN6 (1088:1243:1401)(1110:1247:1386))
          (PORT IN7 (1794:2007:2227)(1827:2029:2236))
          (PORT IN8 (948:1069:1195)(996:1117:1242))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x52y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a282_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1172:1322:1473)(1243:1378:1515))
          (PORT IN3 (552:636:720)(544:613:684))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a282_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1629:1769:1914)(1701:1833:1968))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x54y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1469:1633:1802)(1518:1670:1826))
          (PORT IN7 (1217:1375:1536)(1241:1389:1539))
          (PORT IN8 (954:1099:1246)(973:1101:1232))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x52y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (548:624:702)(542:611:682))
          (PORT IN7 (916:1054:1193)(914:1033:1155))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x49y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1122:1275:1429)(1149:1289:1432))
          (PORT IN2 (895:1026:1161)(901:1019:1141))
          (PORT IN3 (390:447:506)(384:433:482))
          (PORT IN4 (1439:1617:1799)(1480:1652:1831))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x49y98
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1164:1318:1475)(1225:1372:1521))
          (PORT IN6 (775:879:985)(792:890:991))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a287_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2053:2238:2426)(2135:2308:2485))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND///ORAND/    Pos: x49y104
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1949:2178:2413)(2040:2260:2485))
          (PORT IN6 (1552:1750:1954)(1597:1780:1967))
          (PORT IN8 (1011:1129:1250)(1050:1166:1283))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a288_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1752:1956:2165)(1821:2013:2209))
          (PORT IN2 (1659:1856:2055)(1745:1939:2136))
          (PORT IN4 (1750:1962:2176)(1811:2019:2232))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x52y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a289_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1234:1415:1598)(1237:1399:1564))
          (PORT IN3 (562:635:711)(554:613:674))
          (PORT IN4 (549:631:715)(549:625:701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x52y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1130:1272:1416)(1149:1274:1402))
          (PORT IN6 (1628:1816:2007)(1671:1856:2045))
          (PORT IN8 (1053:1209:1367)(1065:1209:1357))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x23y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a291_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1228:1401:1576)(1276:1440:1608))
          (PORT IN3 (758:865:972)(778:882:989))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a291_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1291:1417:1546)(1335:1452:1569))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x30y102
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1410:1554:1702)(1438:1568:1700))
          (PORT IN6 (1066:1207:1350)(1053:1174:1299))
          (PORT IN7 (1075:1211:1351)(1087:1210:1336))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a292_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1927:2091:2260)(1978:2127:2279))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/D    Pos: x29y112
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a293_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (871:977:1086)(865:954:1047))
          (PORT IN2 (755:854:954)(758:847:938))
          (PORT IN3 (940:1065:1192)(944:1058:1175))
          (PORT IN4 (710:805:901)(731:818:907))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a293_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1502:1651:1804)(1545:1683:1824))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x29y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a294_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1927:2186:2453)(1974:2224:2481))
          (PORT IN3 (1441:1600:1763)(1496:1653:1816))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x30y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (716:798:884)(705:780:856))
          (PORT IN6 (1355:1528:1707)(1415:1579:1746))
          (PORT IN7 (1184:1308:1436)(1185:1291:1400))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND/D//ORAND/D    Pos: x29y111
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1271:1450:1633)(1320:1490:1667))
          (PORT IN6 (374:432:491)(370:422:475))
          (PORT IN7 (736:843:951)(748:849:953))
          (PORT IN8 (1326:1506:1689)(1380:1556:1736))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a297_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1497:1648:1803)(1543:1683:1825))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a297_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1292:1472:1656)(1333:1511:1693))
          (PORT IN2 (540:621:703)(556:636:717))
          (PORT IN3 (556:639:723)(546:619:694))
          (PORT IN4 (540:616:694)(521:590:661))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a297_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1497:1648:1803)(1543:1683:1825))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x24y113
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1628:1841:2057)(1704:1912:2123))
          (PORT IN6 (1419:1590:1767)(1451:1605:1764))
          (PORT IN7 (1345:1511:1683)(1422:1582:1745))
          (PORT IN8 (721:826:933)(717:806:897))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a298_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1754:1930:2108)(1821:1989:2161))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x25y113
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1205:1384:1567)(1238:1410:1587))
          (PORT IN6 (1139:1292:1447)(1182:1319:1460))
          (PORT IN7 (1702:1918:2137)(1778:1989:2202))
          (PORT IN8 (404:461:518)(373:418:463))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a299_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1655:1834:2016)(1699:1859:2022))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a299_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1264:1440:1623)(1295:1466:1640))
          (PORT IN2 (1335:1512:1691)(1400:1565:1735))
          (PORT IN3 (1493:1683:1876)(1546:1727:1910))
          (PORT IN4 (877:1008:1142)(884:1008:1135))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a299_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1655:1834:2016)(1699:1859:2022))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x28y116
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a300_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (388:453:519)(380:439:499))
          (PORT IN6 (1674:1863:2057)(1741:1929:2122))
          (PORT IN7 (1281:1457:1637)(1330:1490:1653))
          (PORT IN8 (1172:1345:1521)(1179:1334:1492))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a300_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1497:1652:1809)(1553:1698:1847))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a300_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1053:1190:1330)(1063:1185:1310))
          (PORT IN2 (1494:1659:1829)(1537:1698:1863))
          (PORT IN3 (1095:1247:1402)(1122:1254:1388))
          (PORT IN4 (884:1010:1136)(919:1033:1149))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a300_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1497:1652:1809)(1553:1698:1847))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x25y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a304_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1032:1180:1332)(1056:1189:1326))
          (PORT IN5 (1227:1384:1546)(1219:1363:1513))
          (PORT IN6 (526:606:687)(536:612:689))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x25y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a306_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1040:1192:1346)(1065:1199:1338))
          (PORT IN5 (1331:1491:1653)(1363:1514:1668))
          (PORT IN6 (554:635:716)(551:621:691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x25y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1041:1193:1348)(1067:1203:1343))
          (PORT IN7 (1474:1659:1846)(1527:1704:1884))
          (PORT IN8 (924:1055:1188)(950:1074:1201))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x50y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (397:456:515)(390:442:496))
          (PORT IN7 (1523:1708:1896)(1569:1743:1919))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a309_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1357:1449:1542)(1397:1475:1555))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a309_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1558:1757:1959)(1597:1772:1951))
          (PORT IN4 (567:648:731)(568:644:721))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a309_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1357:1449:1542)(1397:1475:1555))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x51y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (711:821:932)(707:802:897))
          (PORT IN7 (398:458:518)(393:446:500))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a311_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1452:1649:1848)(1509:1698:1891))
          (PORT IN3 (887:1023:1161)(891:1013:1137))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x52y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1190:1352:1517)(1195:1341:1493))
          (PORT IN2 (1224:1369:1515)(1283:1422:1564))
          (PORT IN4 (909:1043:1179)(924:1044:1167))
          (PORT IN5 (903:1030:1160)(924:1042:1164))
          (PORT IN7 (711:824:939)(689:776:863))
          (PORT IN8 (904:1037:1174)(925:1044:1166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x32y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a314_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1053:1177:1304)(1087:1203:1321))
          (PORT IN8 (700:803:909)(685:781:879))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a314_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2004:2214:2427)(2073:2270:2472))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (598:674:751)(578:641:705))
          (PORT IN3 (1253:1402:1555)(1310:1454:1601))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a314_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2004:2214:2427)(2073:2270:2472))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x28y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (982:1132:1283)(995:1132:1271))
          (PORT IN7 (1068:1206:1347)(1075:1198:1325))
          (PORT IN8 (2105:2344:2589)(2224:2453:2686))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x25y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1648:1828:2013)(1686:1845:2009))
          (PORT IN8 (1087:1224:1364)(1118:1253:1390))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a316_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1719:1896:2075)(1762:1921:2082))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a316_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (372:431:492)(353:400:448))
          (PORT IN3 (1844:2049:2259)(1903:2091:2284))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a316_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1719:1896:2075)(1762:1921:2082))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x24y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (708:815:923)(689:784:881))
          (PORT IN5 (424:483:544)(417:469:522))
          (PORT IN6 (936:1062:1192)(958:1077:1197))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x28y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1184:1337:1495)(1223:1362:1503))
          (PORT IN7 (1117:1261:1409)(1169:1308:1452))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a318_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1723:1906:2091)(1776:1945:2116))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a318_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (909:1042:1176)(924:1048:1175))
          (PORT IN3 (1577:1767:1961)(1645:1834:2029))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a318_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1723:1906:2091)(1776:1945:2116))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x24y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1221:1397:1576)(1264:1425:1592))
          (PORT IN7 (779:880:985)(815:909:1006))
          (PORT IN8 (1115:1275:1438)(1149:1302:1458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x29y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (525:604:684)(509:580:654))
          (PORT IN7 (584:663:743)(574:638:705))
          (PORT IN8 (538:620:705)(533:604:675))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x24y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1435:1609:1786)(1523:1688:1857))
          (PORT IN8 (1090:1234:1382)(1092:1225:1361))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a322_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1783:1958:2136)(1836:1996:2158))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x24y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1048:1186:1326)(1059:1185:1314))
          (PORT IN7 (1425:1609:1796)(1499:1672:1846))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a323_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1539:1689:1842)(1583:1722:1866))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a323_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (957:1083:1211)(989:1105:1223))
          (PORT IN3 (1628:1837:2050)(1723:1925:2128))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a323_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1539:1689:1842)(1583:1722:1866))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x52y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1551:1734:1919)(1618:1784:1953))
          (PORT IN3 (1411:1611:1815)(1457:1645:1838))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a324_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1695:1835:1980)(1771:1903:2038))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x52y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (568:643:719)(556:621:687))
          (PORT IN7 (932:1069:1210)(947:1065:1188))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///ICOMP/D    Pos: x23y95
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a328_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1235:1396:1559)(1266:1416:1569))
          (PORT IN2 (932:1049:1168)(945:1050:1159))
          (PORT IN3 (1420:1603:1789)(1490:1663:1837))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a328_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1689:1863:2043)(1722:1883:2045))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x46y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a330_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:649:740)(559:633:709))
          (PORT IN3 (724:835:947)(721:822:924))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ICOMP/D///    Pos: x48y97
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (953:1081:1212)(986:1111:1240))
          (PORT IN7 (384:439:494)(354:398:444))
          (PORT IN8 (2033:2257:2486)(2135:2347:2564))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a331_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1875:2022:2173)(1920:2051:2185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x27y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a332_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1321:1486:1654)(1361:1518:1679))
          (PORT IN4 (1066:1208:1353)(1079:1209:1341))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x29y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a333_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1774:1978:2186)(1851:2049:2252))
          (PORT IN3 (561:644:728)(564:643:723))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x30y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (563:639:716)(574:646:719))
          (PORT IN8 (1126:1271:1418)(1186:1331:1477))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x22y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (572:651:733)(562:633:706))
          (PORT IN7 (916:1057:1201)(909:1034:1160))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a335_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1632:1790:1952)(1669:1813:1962))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x24y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (878:1005:1136)(885:1002:1120))
          (PORT IN5 (739:853:968)(755:859:964))
          (PORT IN6 (918:1041:1166)(923:1043:1164))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x47y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (387:446:505)(375:426:479))
          (PORT IN6 (1574:1765:1959)(1663:1851:2042))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a337_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1738:1876:2015)(1799:1928:2061))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a337_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1038:1161:1285)(1027:1128:1233))
          (PORT IN2 (1385:1553:1724)(1455:1616:1780))
          (PORT IN3 (946:1055:1166)(956:1057:1161))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a337_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1738:1876:2015)(1799:1928:2061))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x39y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1308:1476:1646)(1377:1534:1693))
          (PORT IN3 (1281:1460:1642)(1331:1500:1673))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x27y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (550:628:709)(542:613:685))
          (PORT IN7 (915:1031:1151)(912:1026:1141))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x26y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (382:436:491)(362:405:449))
          (PORT IN4 (1838:2043:2252)(1890:2083:2283))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x23y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1064:1191:1321)(1111:1229:1349))
          (PORT IN8 (554:638:723)(549:624:699))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a341_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1494:1646:1799)(1537:1677:1821))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x31y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1004:1136:1271)(974:1085:1198))
          (PORT IN5 (1587:1804:2027)(1625:1825:2031))
          (PORT IN6 (536:620:705)(510:575:640))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x42y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1300:1486:1678)(1351:1532:1717))
          (PORT IN7 (1487:1682:1880)(1543:1736:1934))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a343_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1564:1683:1803)(1604:1703:1803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a343_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1114:1276:1443)(1143:1296:1452))
          (PORT IN4 (575:658:742)(590:667:744))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a343_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1564:1683:1803)(1604:1703:1803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x46y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (942:1060:1181)(987:1104:1223))
          (PORT IN4 (1748:1983:2224)(1820:2059:2303))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x29y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1268:1446:1628)(1326:1496:1670))
          (PORT IN7 (406:465:524)(395:445:496))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x34y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1457:1649:1845)(1503:1669:1839))
          (PORT IN4 (906:1022:1139)(958:1071:1186))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x23y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (575:656:740)(585:664:746))
          (PORT IN7 (732:847:964)(713:809:906))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a347_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2016:2238:2463)(2087:2308:2533))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x26y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:623:707)(522:586:651))
          (PORT IN5 (858:972:1087)(831:923:1016))
          (PORT IN6 (1147:1291:1438)(1153:1287:1424))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x26y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (380:439:500)(360:409:458))
          (PORT IN7 (1510:1700:1895)(1563:1750:1941))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x31y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a350_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1735:1952:2173)(1818:2017:2223))
          (PORT IN4 (577:658:740)(584:660:738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x25y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (543:620:698)(528:596:665))
          (PORT IN7 (644:718:794)(635:699:763))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a351_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1807:1976:2149)(1860:2016:2175))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x23y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1019:1141:1267)(1007:1113:1222))
          (PORT IN5 (904:1015:1128)(915:1020:1126))
          (PORT IN6 (1281:1452:1628)(1295:1459:1626))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x49y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (394:452:511)(370:417:464))
          (PORT IN6 (2128:2374:2625)(2184:2409:2639))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a353_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1934:2077:2223)(1969:2095:2225))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a353_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (890:1000:1112)(862:951:1042))
          (PORT IN3 (1517:1703:1892)(1558:1732:1908))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a353_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1934:2077:2223)(1969:2095:2225))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x51y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (538:617:698)(531:599:668))
          (PORT IN7 (732:842:954)(722:812:904))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/D    Pos: x53y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a355_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1728:1934:2142)(1820:2012:2208))
          (PORT IN3 (1191:1343:1498)(1224:1358:1496))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a355_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1939:2076:2218)(1980:2103:2228))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x51y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (592:674:759)(597:674:753))
          (PORT IN3 (1625:1822:2022)(1661:1855:2055))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x29y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1815:2018:2225)(1884:2077:2276))
          (PORT IN7 (741:847:955)(765:872:980))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x34y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1571:1774:1983)(1616:1801:1992))
          (PORT IN4 (1462:1623:1788)(1496:1644:1796))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x25y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a359_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (846:945:1046)(856:948:1041))
          (PORT IN4 (417:476:536)(412:467:523))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a359_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1807:1976:2149)(1860:2016:2175))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x28y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (902:1023:1145)(937:1052:1172))
          (PORT IN7 (561:644:730)(543:612:683))
          (PORT IN8 (1479:1682:1888)(1545:1729:1917))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x51y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (547:626:707)(553:628:704))
          (PORT IN7 (394:449:505)(384:433:482))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x29y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a363_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1430:1609:1792)(1476:1636:1799))
          (PORT IN3 (1930:2164:2402)(1992:2214:2438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x28y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (558:636:715)(552:619:686))
          (PORT IN8 (1667:1851:2039)(1696:1864:2037))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x22y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a365_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (923:1058:1197)(917:1029:1142))
          (PORT IN3 (1435:1607:1784)(1463:1630:1801))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a365_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1632:1790:1952)(1669:1813:1962))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x21y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1992:2248:2511)(2063:2303:2547))
          (PORT IN8 (1466:1636:1811)(1500:1663:1830))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a366_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (960:1084:1212)(991:1110:1231))
          (PORT IN2 (1349:1514:1684)(1399:1544:1692))
          (PORT IN3 (691:800:909)(666:753:840))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND/D//AND/D    Pos: x44y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (607:689:774)(620:698:779))
          (PORT IN8 (869:1002:1137)(893:1016:1141))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a367_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1727:1873:2020)(1806:1939:2076))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a367_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (893:1028:1163)(917:1037:1160))
          (PORT IN2 (412:470:530)(401:451:503))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a367_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1727:1873:2020)(1806:1939:2076))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x22y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1035:1161:1288)(1064:1183:1305))
          (PORT IN7 (1397:1537:1679)(1465:1591:1719))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a368_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1835:2032:2230)(1913:2110:2309))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x27y100
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a369_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1389:1559:1734)(1442:1600:1762))
          (PORT IN2 (1474:1636:1800)(1549:1700:1853))
          (PORT IN4 (1274:1417:1564)(1327:1470:1619))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x30y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (947:1089:1233)(955:1075:1199))
          (PORT IN7 (1035:1186:1339)(1049:1185:1323))
          (PORT IN8 (386:448:511)(364:408:454))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a/D///    Pos: x29y104
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1057:1202:1351)(1107:1246:1388))
          (PORT IN2 (762:859:958)(750:836:923))
          (PORT IN6 (782:893:1005)(781:877:976))
          (PORT IN7 (1036:1169:1307)(1029:1143:1260))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a371_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1821:1986:2156)(1881:2032:2187))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x47y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1511:1684:1860)(1565:1728:1894))
          (PORT IN7 (1446:1613:1783)(1439:1591:1745))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a372_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1341:1439:1539)(1385:1471:1560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x52y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (970:1096:1227)(1016:1141:1269))
          (PORT IN4 (1097:1226:1359)(1091:1201:1314))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////D    Pos: x24y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (557:640:724)(553:625:700))
          (PORT IN7 (1375:1558:1743)(1414:1574:1737))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a375_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1928:2127:2335)(1979:2165:2357))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x21y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1088:1225:1365)(1110:1233:1360))
          (PORT IN7 (1821:2026:2234)(1860:2059:2261))
          (PORT IN8 (552:637:724)(543:613:685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////D    Pos: x23y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:453:520)(358:405:453))
          (PORT IN7 (1561:1732:1905)(1648:1806:1969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a377_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1496:1643:1796)(1540:1679:1821))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x23y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (776:879:982)(794:891:991))
          (PORT IN6 (1779:2004:2232)(1862:2091:2324))
          (PORT IN8 (737:840:945)(752:844:938))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x50y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a379_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1551:1750:1953)(1593:1768:1947))
          (PORT IN3 (923:1053:1186)(957:1083:1211))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a379_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1356:1446:1537)(1395:1471:1549))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x50y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (861:990:1120)(887:1004:1124))
          (PORT IN5 (570:652:736)(570:647:725))
          (PORT IN6 (852:960:1072)(826:915:1005))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x43y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3292:3640:3996)(3508:3848:4198))
          (PORT IN7 (991:1114:1240)(1022:1138:1256))
          (PORT IN8 (563:655:748)(555:627:702))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x46y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (389:446:504)(360:403:446))
          (PORT IN7 (1085:1213:1345)(1082:1192:1308))
          (PORT IN8 (733:839:946)(750:851:953))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x45y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (940:1046:1155)(936:1031:1130))
          (PORT IN8 (1405:1597:1791)(1430:1607:1787))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x49y96
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (577:656:736)(556:621:688))
          (PORT IN4 (1427:1588:1754)(1516:1670:1827))
          (PORT IN5 (1847:2046:2252)(1905:2091:2282))
          (PORT IN6 (772:860:951)(753:835:918))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/D    Pos: x51y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a385_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (909:1036:1165)(926:1044:1163))
          (PORT IN3 (1028:1163:1300)(1041:1164:1291))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a385_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1348:1436:1526)(1379:1458:1537))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x49y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1558:1744:1933)(1612:1784:1961))
          (PORT IN7 (1168:1296:1425)(1168:1277:1387))
          (PORT IN8 (1067:1212:1359)(1089:1222:1357))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x51y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a388_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1546:1725:1906)(1643:1810:1980))
          (PORT IN3 (864:958:1055)(890:978:1069))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a388_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (921:994:1070)(939:1003:1067))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x45y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a389_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1108:1251:1397)(1154:1292:1432))
          (PORT IN2 (905:1038:1173)(936:1062:1188))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x43y97
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a390_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (410:469:528)(395:448:501))
          (PORT IN8 (1427:1631:1838)(1447:1631:1819))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x47y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (945:1078:1213)(970:1095:1223))
          (PORT IN7 (429:487:546)(409:459:511))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a391_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1291:1389:1490)(1313:1398:1485))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a391_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (582:665:749)(578:652:729))
          (PORT IN2 (746:855:965)(754:851:951))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a391_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1291:1389:1490)(1313:1398:1485))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x47y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1932:2169:2410)(2016:2243:2476))
          (PORT IN7 (1418:1577:1740)(1454:1607:1765))
          (PORT IN8 (1419:1584:1752)(1493:1646:1804))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x47y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1234:1401:1570)(1277:1434:1594))
          (PORT IN7 (1229:1378:1530)(1277:1420:1566))
          (PORT IN8 (1307:1469:1635)(1330:1476:1626))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x45y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1055:1186:1319)(1052:1161:1273))
          (PORT IN6 (1018:1165:1316)(1041:1180:1324))
          (PORT IN7 (931:1047:1166)(937:1051:1166))
          (PORT IN8 (757:851:946)(756:844:934))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x52y115
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1542:1719:1900)(1648:1817:1990))
          (PORT IN7 (560:642:726)(557:632:709))
          (PORT IN8 (2451:2720:2996)(2585:2846:3116))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a396_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1242:1361:1482)(1285:1398:1513))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/D    Pos: x45y101
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a397_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1441:1602:1766)(1512:1665:1822))
          (PORT IN2 (2170:2401:2638)(2235:2451:2672))
          (PORT IN4 (832:940:1052)(803:894:989))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a397_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1877:2027:2180)(1915:2044:2175))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x41y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a399_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1486:1661:1837)(1501:1652:1804))
          (PORT IN3 (900:1033:1169)(908:1030:1155))
          (PORT IN4 (720:829:938)(742:850:961))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x39y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a400_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1733:1947:2162)(1796:2000:2209))
          (PORT IN2 (1963:2187:2419)(2025:2244:2468))
          (PORT IN3 (952:1069:1188)(955:1061:1167))
          (PORT IN4 (1269:1429:1591)(1310:1448:1589))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D//AND/D    Pos: x39y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (951:1077:1205)(995:1121:1250))
          (PORT IN6 (1266:1436:1610)(1336:1505:1678))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a402_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1898:2036:2181)(1936:2063:2192))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a402_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1087:1235:1386)(1133:1275:1421))
          (PORT IN3 (1342:1521:1702)(1375:1547:1722))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a402_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1898:2036:2181)(1936:2063:2192))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x40y99
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1230:1390:1555)(1230:1375:1524))
          (PORT IN6 (1542:1729:1921)(1602:1781:1964))
          (PORT IN7 (1113:1260:1411)(1119:1256:1396))
          (PORT IN8 (1588:1788:1994)(1649:1843:2040))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x42y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (544:629:716)(543:613:683))
          (PORT IN7 (1127:1255:1385)(1160:1274:1389))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x42y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (602:678:755)(606:671:737))
          (PORT IN2 (390:450:511)(367:413:460))
          (PORT IN3 (761:861:963)(768:855:944))
          (PORT IN5 (1000:1146:1295)(1005:1139:1274))
          (PORT IN6 (1149:1279:1413)(1178:1304:1432))
          (PORT IN7 (1115:1253:1395)(1135:1269:1405))
          (PORT IN8 (1237:1406:1580)(1281:1447:1618))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x41y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a407_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1088:1235:1385)(1120:1258:1401))
          (PORT IN2 (1114:1252:1393)(1164:1307:1454))
          (PORT IN4 (1577:1765:1956)(1640:1816:1996))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x39y100
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a409_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (725:839:953)(732:836:942))
          (PORT IN2 (1721:1921:2127)(1779:1972:2168))
          (PORT IN3 (1480:1657:1838)(1535:1709:1885))
          (PORT IN4 (569:662:756)(548:623:699))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x37y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1776:2001:2229)(1901:2120:2345))
          (PORT IN8 (1394:1553:1715)(1441:1584:1730))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a410_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1299:1389:1482)(1324:1400:1478))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x41y99
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1751:1969:2191)(1839:2046:2257))
          (PORT IN6 (954:1085:1218)(971:1088:1207))
          (PORT IN7 (940:1054:1170)(953:1059:1167))
          (PORT IN8 (415:472:529)(396:444:493))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x39y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1440:1603:1770)(1459:1607:1758))
          (PORT IN6 (1554:1743:1936)(1577:1752:1931))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a412_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1315:1427:1539)(1343:1452:1561))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1225:1364:1507)(1290:1418:1551))
          (PORT IN3 (1049:1202:1356)(1084:1222:1363))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a412_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1315:1427:1539)(1343:1452:1561))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x39y102
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a413_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1317:1497:1682)(1376:1541:1708))
          (PORT IN2 (1540:1708:1882)(1583:1739:1896))
          (PORT IN3 (1765:1967:2172)(1820:2017:2217))
          (PORT IN4 (364:418:474)(338:380:423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x42y97
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (939:1062:1187)(964:1079:1197))
          (PORT IN6 (606:682:758)(611:677:744))
          (PORT IN7 (1221:1377:1537)(1239:1392:1548))
          (PORT IN8 (378:430:484)(350:391:433))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x46y98
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (578:663:751)(585:667:750))
          (PORT IN8 (1075:1205:1337)(1094:1215:1340))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a416_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1275:1365:1456)(1301:1376:1454))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x44y99
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a417_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1010:1133:1261)(1022:1135:1250))
          (PORT IN2 (1829:2025:2224)(1869:2054:2245))
          (PORT IN3 (1585:1788:1996)(1643:1850:2060))
          (PORT IN4 (1198:1369:1543)(1226:1386:1551))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x46y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (597:675:754)(611:679:750))
          (PORT IN2 (396:458:522)(382:436:491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a418_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1275:1365:1456)(1301:1376:1454))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x42y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1148:1278:1412)(1152:1265:1381))
          (PORT IN7 (1323:1474:1630)(1361:1505:1651))
          (PORT IN8 (1216:1360:1508)(1259:1391:1525))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/D    Pos: x42y96
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a420_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (879:987:1098)(861:952:1048))
          (PORT IN3 (1305:1461:1621)(1361:1506:1656))
          (PORT IN4 (1805:2057:2314)(1862:2101:2344))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a420_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1504:1623:1743)(1540:1639:1739))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x46y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (385:439:494)(376:422:470))
          (PORT IN7 (1369:1528:1691)(1415:1567:1725))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a421_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1018:1090:1165)(1034:1100:1167))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a421_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (907:1033:1161)(944:1060:1179))
          (PORT IN2 (1094:1222:1352)(1158:1285:1413))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a421_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1018:1090:1165)(1034:1100:1167))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x46y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a422_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (884:986:1093)(877:969:1065))
          (PORT IN7 (559:640:721)(543:613:685))
          (PORT IN8 (1537:1744:1954)(1572:1770:1972))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x50y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1052:1184:1322)(1047:1161:1280))
          (PORT IN7 (1679:1864:2053)(1712:1898:2089))
          (PORT IN8 (1470:1647:1828)(1544:1717:1893))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x49y118
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1070:1196:1323)(1092:1211:1333))
          (PORT IN4 (844:962:1082)(852:961:1072))
          (PORT IN5 (1235:1390:1550)(1232:1361:1491))
          (PORT IN8 (957:1066:1176)(977:1079:1184))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x52y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1505:1689:1875)(1610:1784:1962))
          (PORT IN7 (1092:1243:1397)(1127:1276:1429))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a427_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1324:1451:1582)(1379:1498:1620))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (916:1044:1174)(936:1059:1187))
          (PORT IN2 (1325:1485:1647)(1406:1553:1703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a427_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1324:1451:1582)(1379:1498:1620))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x52y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1273:1409:1550)(1294:1417:1544))
          (PORT IN7 (1390:1554:1724)(1394:1543:1696))
          (PORT IN8 (1022:1154:1289)(1022:1138:1258))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x49y117
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (856:965:1075)(845:939:1034))
          (PORT IN4 (553:637:723)(522:587:652))
          (PORT IN5 (910:1041:1174)(936:1056:1178))
          (PORT IN7 (787:890:995)(800:895:993))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x50y113
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1446:1619:1797)(1499:1662:1832))
          (PORT IN7 (1157:1295:1437)(1194:1331:1470))
          (PORT IN8 (1595:1805:2021)(1666:1871:2079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x46y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1525:1697:1872)(1590:1757:1926))
          (PORT IN8 (359:415:472)(339:383:429))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a432_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1159:1257:1356)(1169:1252:1338))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a432_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1303:1460:1620)(1325:1476:1629))
          (PORT IN3 (1084:1221:1361)(1102:1229:1360))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a432_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1159:1257:1356)(1169:1252:1338))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x46y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a433_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (860:967:1075)(853:946:1043))
          (PORT IN7 (916:1047:1181)(945:1069:1194))
          (PORT IN8 (1173:1294:1418)(1172:1279:1388))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x46y114
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (789:895:1003)(809:916:1024))
          (PORT IN7 (735:854:975)(725:827:931))
          (PORT IN8 (579:657:736)(570:635:701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x45y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (411:469:529)(396:446:497))
          (PORT IN6 (1327:1474:1624)(1371:1510:1651))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a436_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1896:2031:2171)(1948:2073:2202))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1129:1251:1376)(1148:1258:1370))
          (PORT IN4 (1249:1397:1551)(1245:1378:1513))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a436_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1896:2031:2171)(1948:2073:2202))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x47y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1459:1633:1812)(1487:1653:1824))
          (PORT IN7 (582:663:745)(577:647:719))
          (PORT IN8 (737:848:959)(749:849:952))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x45y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (408:466:525)(397:447:498))
          (PORT IN6 (541:618:696)(523:591:660))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x43y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:861:962)(768:857:949))
          (PORT IN7 (1115:1259:1407)(1138:1282:1428))
          (PORT IN8 (1377:1549:1724)(1370:1522:1677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///OR/D    Pos: x51y102
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1338:1511:1686)(1425:1586:1750))
          (PORT IN3 (759:870:983)(760:850:942))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a441_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1318:1406:1498)(1360:1438:1516))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x49y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a442_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1097:1221:1350)(1099:1211:1327))
          (PORT IN7 (742:845:952)(762:858:958))
          (PORT IN8 (1843:2059:2280)(1890:2106:2325))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x52y118
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1248:1411:1577)(1293:1455:1621))
          (PORT IN6 (544:632:722)(517:587:659))
          (PORT IN8 (748:844:943)(768:857:947))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x43y111
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a446_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1115:1249:1387)(1132:1256:1385))
          (PORT IN6 (395:456:519)(363:407:452))
          (PORT IN7 (1258:1410:1566)(1249:1387:1528))
          (PORT IN8 (1206:1368:1534)(1214:1358:1504))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x47y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a448_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1103:1261:1422)(1158:1309:1464))
          (PORT IN3 (1483:1668:1855)(1562:1733:1908))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x45y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1063:1187:1313)(1102:1221:1342))
          (PORT IN6 (904:1031:1160)(947:1061:1177))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x42y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1554:1740:1931)(1604:1783:1966))
          (PORT IN3 (352:404:457)(332:374:417))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND/D///    Pos: x49y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (393:452:512)(370:414:460))
          (PORT IN6 (1483:1669:1861)(1519:1691:1869))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a451_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1880:2016:2155)(1912:2034:2160))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x47y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (725:822:920)(739:827:917))
          (PORT IN5 (768:884:1002)(762:870:979))
          (PORT IN6 (1617:1823:2032)(1726:1936:2151))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/D    Pos: x43y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a453_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1636:1832:2030)(1667:1836:2010))
          (PORT IN2 (877:977:1080)(910:1004:1099))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a453_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1524:1653:1785)(1551:1663:1776))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x51y113
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a454_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1466:1637:1815)(1512:1679:1850))
          (PORT IN2 (634:725:817)(642:730:819))
          (PORT IN3 (1487:1662:1838)(1493:1651:1813))
          (PORT IN4 (1296:1477:1662)(1366:1539:1716))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x51y103
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1566:1765:1968)(1617:1790:1966))
          (PORT IN8 (1453:1642:1837)(1525:1711:1902))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a456_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1174:1283:1395)(1187:1283:1380))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x51y112
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a457_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1236:1391:1553)(1251:1392:1538))
          (PORT IN2 (944:1059:1176)(942:1045:1150))
          (PORT IN4 (1084:1220:1361)(1114:1245:1379))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x54y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1396:1568:1744)(1431:1598:1767))
          (PORT IN3 (1180:1322:1466)(1211:1351:1492))
          (PORT IN4 (1185:1329:1476)(1191:1327:1466))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x49y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a459_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1281:1456:1632)(1324:1488:1655))
          (PORT IN3 (904:1040:1178)(904:1028:1153))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a459_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1762:1911:2064)(1784:1912:2044))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x47y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1150:1295:1443)(1222:1367:1515))
          (PORT IN7 (1770:2001:2236)(1849:2068:2290))
          (PORT IN8 (739:849:960)(736:831:928))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x51y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1555:1735:1917)(1620:1786:1954))
          (PORT IN8 (760:861:965)(793:886:982))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a461_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1649:1793:1940)(1724:1857:1992))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a461_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (769:868:967)(804:895:989))
          (PORT IN2 (1380:1537:1696)(1423:1562:1703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a461_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1649:1793:1940)(1724:1857:1992))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x47y113
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1066:1199:1333)(1083:1204:1330))
          (PORT IN7 (1182:1319:1457)(1198:1324:1453))
          (PORT IN8 (593:673:753)(574:642:712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x47y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a464_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1116:1261:1408)(1180:1321:1464))
          (PORT IN7 (1651:1849:2054)(1696:1889:2087))
          (PORT IN8 (552:639:727)(532:599:666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x51y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1105:1256:1410)(1145:1291:1438))
          (PORT IN7 (1384:1547:1715)(1449:1615:1783))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a465_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1348:1436:1526)(1379:1458:1537))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x49y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1577:1791:2007)(1669:1877:2090))
          (PORT IN7 (1749:1981:2216)(1788:2011:2242))
          (PORT IN8 (1835:2048:2265)(1904:2109:2317))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a/D///    Pos: x47y89
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1092:1234:1380)(1110:1241:1376))
          (PORT IN3 (803:899:997)(813:893:974))
          (PORT IN6 (1749:1938:2132)(1807:1983:2164))
          (PORT IN8 (1966:2192:2423)(2056:2277:2505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a467_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1363:1461:1562)(1392:1477:1564))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x52y107
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (367:418:471)(338:378:420))
          (PORT IN2 (1840:2047:2259)(1940:2130:2325))
          (PORT IN3 (369:427:486)(347:394:443))
          (PORT IN4 (708:814:922)(710:804:902))
          (PORT IN6 (1667:1839:2016)(1756:1921:2091))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a468_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1309:1428:1549)(1357:1470:1585))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x43y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (789:888:988)(812:905:999))
          (PORT IN8 (1231:1404:1580)(1234:1386:1543))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a470_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1894:2055:2217)(1970:2121:2274))
          (PORT IN3 (2025:2276:2529)(2102:2334:2571))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x47y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1281:1462:1646)(1355:1533:1715))
          (PORT IN7 (1289:1449:1610)(1345:1487:1632))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x44y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a472_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (956:1075:1198)(983:1097:1215))
          (PORT IN4 (376:434:492)(373:423:473))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x46y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a473_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1029:1157:1288)(1066:1183:1303))
          (PORT IN4 (1637:1846:2059)(1713:1925:2141))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a473_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1348:1438:1529)(1382:1457:1534))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x50y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1099:1223:1349)(1100:1209:1319))
          (PORT IN7 (580:666:752)(553:620:688))
          (PORT IN8 (1610:1795:1986)(1723:1908:2099))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x45y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1659:1855:2058)(1712:1896:2084))
          (PORT IN2 (1563:1752:1944)(1578:1750:1926))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x44y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1425:1597:1775)(1484:1648:1815))
          (PORT IN7 (962:1096:1233)(987:1115:1246))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x48y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1701:1897:2097)(1779:1969:2163))
          (PORT IN8 (386:440:495)(355:398:443))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a477_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1861:2007:2158)(1897:2030:2168))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x48y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (531:615:700)(508:574:640))
          (PORT IN7 (997:1112:1228)(1005:1116:1228))
          (PORT IN8 (1124:1254:1386)(1162:1293:1427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x41y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a479_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (560:639:720)(548:619:693))
          (PORT IN6 (1585:1773:1966)(1600:1775:1955))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x46y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (603:688:775)(602:676:751))
          (PORT IN8 (1998:2200:2405)(2072:2267:2467))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x49y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a481_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1462:1645:1832)(1499:1668:1843))
          (PORT IN8 (380:437:496)(352:399:446))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a481_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2052:2220:2394)(2104:2257:2416))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x49y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (686:792:899)(689:779:872))
          (PORT IN7 (737:840:945)(756:856:957))
          (PORT IN8 (709:815:923)(726:823:921))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x50y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a483_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (382:440:500)(365:409:454))
          (PORT IN6 (709:810:912)(727:820:914))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x45y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1577:1765:1956)(1638:1813:1990))
          (PORT IN7 (1356:1526:1701)(1430:1600:1772))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/D    Pos: x49y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a485_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (728:832:938)(721:820:920))
          (PORT IN2 (1279:1439:1603)(1294:1436:1583))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a485_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2052:2220:2394)(2104:2257:2416))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x47y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (738:836:937)(750:839:931))
          (PORT IN5 (560:643:728)(536:601:668))
          (PORT IN6 (1227:1386:1549)(1230:1377:1529))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x50y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a487_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (404:466:529)(372:418:465))
          (PORT IN2 (1423:1619:1820)(1518:1714:1914))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x43y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (786:895:1007)(803:904:1006))
          (PORT IN8 (1422:1577:1734)(1442:1578:1717))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x49y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a489_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1289:1451:1618)(1302:1446:1595))
          (PORT IN3 (576:661:747)(588:668:749))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a489_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1880:2016:2155)(1912:2034:2160))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x47y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a490_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (531:612:694)(525:595:667))
          (PORT IN5 (398:456:515)(393:444:496))
          (PORT IN6 (921:1024:1128)(925:1020:1118))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x50y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (573:650:730)(563:624:688))
          (PORT IN8 (365:425:485)(342:386:430))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x48y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a492_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1112:1239:1370)(1114:1220:1331))
          (PORT IN7 (1608:1806:2010)(1660:1855:2055))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x41y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a493_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1038:1160:1284)(1077:1188:1302))
          (PORT IN3 (583:668:755)(570:643:717))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND/D///    Pos: x52y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1525:1705:1889)(1620:1791:1966))
          (PORT IN8 (864:955:1048)(869:946:1023))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a494_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1333:1462:1592)(1386:1505:1627))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x48y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (358:415:473)(337:380:425))
          (PORT IN7 (967:1091:1218)(995:1115:1237))
          (PORT IN8 (598:677:758)(593:654:717))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x48y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a497_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1234:1382:1531)(1243:1373:1507))
          (PORT IN2 (1206:1350:1497)(1260:1394:1530))
          (PORT IN4 (584:662:742)(597:673:750))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a497_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1916:2053:2193)(1950:2073:2201))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x36y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a498_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (374:433:493)(344:391:438))
          (PORT IN3 (1829:2053:2282)(1865:2067:2273))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a498_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1558:1710:1864)(1611:1755:1902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x21y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1721:1883:2050)(1807:1961:2116))
          (PORT IN6 (542:632:724)(537:611:686))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a499_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (965:1040:1117)(979:1042:1107))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a499_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1907:2093:2284)(2012:2193:2376))
          (PORT IN2 (1561:1749:1943)(1608:1795:1987))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a499_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (965:1040:1117)(979:1042:1107))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x22y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (575:653:733)(568:635:705))
          (PORT IN6 (2338:2585:2841)(2451:2694:2938))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a501_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1289:1415:1544)(1331:1447:1564))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a501_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1021:1154:1289)(1008:1126:1248))
          (PORT IN2 (2156:2380:2612)(2248:2462:2677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a501_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1289:1415:1544)(1331:1447:1564))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x22y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1742:1906:2074)(1828:1984:2143))
          (PORT IN6 (1023:1169:1318)(1030:1162:1297))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a503_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1495:1619:1747)(1518:1627:1737))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a503_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1936:2125:2319)(2041:2226:2414))
          (PORT IN2 (1132:1267:1405)(1160:1290:1422))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a503_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1495:1619:1747)(1518:1627:1737))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x24y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a505_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (794:908:1023)(825:939:1053))
          (PORT IN6 (2072:2279:2492)(2169:2368:2571))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a505_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1012:1092:1174)(1029:1099:1169))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (967:1088:1210)(999:1110:1224))
          (PORT IN2 (1885:2069:2259)(1962:2134:2309))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a505_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1012:1092:1174)(1029:1099:1169))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x23y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1982:2179:2381)(2078:2260:2446))
          (PORT IN6 (936:1068:1202)(961:1086:1212))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a507_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (898:976:1056)(911:977:1045))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a507_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2167:2388:2614)(2282:2492:2706))
          (PORT IN2 (925:1054:1186)(957:1081:1209))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a507_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (898:976:1056)(911:977:1045))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x22y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1518:1683:1851)(1563:1708:1859))
          (PORT IN6 (388:445:504)(364:406:450))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a509_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1273:1375)(1170:1253:1338))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a509_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1700:1889:2081)(1764:1937:2116))
          (PORT IN2 (360:411:463)(334:374:415))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a509_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1273:1375)(1170:1253:1338))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x22y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a511_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (371:431:492)(351:400:450))
          (PORT IN6 (1836:2017:2204)(1932:2114:2297))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a511_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1161:1258:1358)(1177:1260:1344))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a511_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (367:424:482)(347:393:440))
          (PORT IN2 (1653:1811:1975)(1728:1882:2037))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a511_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1161:1258:1358)(1177:1260:1344))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x24y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2165:2411:2664)(2256:2480:2709))
          (PORT IN6 (565:650:735)(549:618:688))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a513_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1347:1436:1527)(1380:1457:1537))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a513_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2371:2642:2921)(2483:2736:2995))
          (PORT IN2 (544:625:707)(530:598:667))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a513_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1347:1436:1527)(1380:1457:1537))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x24y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (912:1051:1192)(919:1049:1181))
          (PORT IN6 (2416:2671:2932)(2557:2807:3061))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a515_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1240:1346:1454)(1254:1344:1435))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a515_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (919:1049:1182)(923:1044:1168))
          (PORT IN2 (2227:2458:2695)(2348:2569:2794))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a515_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1240:1346:1454)(1254:1344:1435))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x24y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a517_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2016:2229:2449)(2116:2319:2526))
          (PORT IN6 (721:818:918)(740:834:930))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a517_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1080:1156:1232)(1093:1160:1228))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a517_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2215:2452:2697)(2334:2565:2801))
          (PORT IN2 (748:848:951)(759:855:952))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a517_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1080:1156:1232)(1093:1160:1228))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x23y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1110:1263:1418)(1143:1287:1432))
          (PORT IN6 (1810:1999:2193)(1888:2063:2240))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a519_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1503:1626:1755)(1520:1633:1748))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a519_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1090:1246:1405)(1128:1276:1426))
          (PORT IN2 (1631:1798:1969)(1685:1833:1983))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a519_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1503:1626:1755)(1520:1633:1748))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x23y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a522_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1235:1357:1480)(1276:1395:1517))
          (PORT IN6 (571:651:732)(553:624:697))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a522_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (973:1048:1123)(974:1040:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x24y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1873:2084:2300)(1948:2152:2361))
          (PORT IN6 (1053:1186:1320)(1067:1192:1320))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a523_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1032:1106:1182)(1037:1099:1164))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a523_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2076:2312:2554)(2170:2403:2642))
          (PORT IN4 (1260:1429:1602)(1346:1511:1678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a523_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1032:1106:1182)(1037:1099:1164))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x24y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (858:972:1090)(848:946:1047))
          (PORT IN6 (1783:1973:2164)(1877:2052:2231))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a525_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1228:1325:1424)(1233:1316:1401))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a525_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (846:957:1071)(842:936:1033))
          (PORT IN2 (1595:1761:1928)(1666:1813:1964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a525_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1228:1325:1424)(1233:1316:1401))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x44y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (374:433:493)(344:391:438))
          (PORT IN2 (733:853:975)(752:858:965))
          (PORT IN4 (917:1051:1188)(952:1078:1207))
          (PORT IN6 (905:1017:1130)(913:1016:1122))
          (PORT IN8 (863:994:1130)(873:995:1120))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x36y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a527_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1095:1250:1408)(1139:1284:1431))
          (PORT IN2 (371:427:483)(343:386:430))
          (PORT IN3 (868:970:1074)(894:991:1089))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x28y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a528_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1237:1399:1566)(1220:1347:1480))
          (PORT IN3 (1778:2013:2255)(1827:2060:2299))
          (PORT IN4 (548:633:720)(560:641:722))
          (PORT IN5 (386:448:512)(354:402:451))
          (PORT IN7 (584:667:751)(585:662:740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x32y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a529_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (371:429:488)(344:387:431))
          (PORT IN2 (1366:1547:1732)(1443:1610:1780))
          (PORT IN3 (1459:1643:1830)(1469:1642:1819))
          (PORT IN4 (1623:1815:2012)(1639:1816:1995))
          (PORT IN6 (1175:1305:1437)(1204:1328:1456))
          (PORT IN7 (859:967:1076)(851:943:1038))
          (PORT IN8 (1177:1342:1510)(1224:1368:1516))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a529_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1657:1823:1993)(1691:1845:2001))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x25y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1090:1209:1332)(1111:1226:1343))
          (PORT IN2 (511:582:656)(512:577:644))
          (PORT IN3 (742:838:936)(748:832:917))
          (PORT IN4 (754:855:957)(753:835:919))
          (PORT IN5 (398:462:527)(366:416:466))
          (PORT IN6 (952:1068:1186)(949:1054:1161))
          (PORT IN7 (562:631:702)(552:609:668))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x24y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (418:481:544)(394:440:486))
          (PORT IN6 (1092:1250:1410)(1131:1277:1425))
          (PORT IN7 (384:444:504)(354:400:447))
          (PORT IN8 (1364:1527:1693)(1413:1567:1724))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a535_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:445:502)(366:411:458))
          (PORT IN2 (1515:1711:1911)(1559:1738:1919))
          (PORT IN3 (386:443:502)(354:402:450))
          (PORT IN4 (597:680:765)(608:689:772))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x30y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a536_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1727:1933:2140)(1757:1949:2145))
          (PORT IN6 (1103:1234:1366)(1106:1231:1359))
          (PORT IN7 (928:1069:1211)(954:1087:1221))
          (PORT IN8 (741:834:930)(745:831:918))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1750:1989:2235)(1816:2046:2280))
          (PORT IN2 (532:609:688)(520:585:652))
          (PORT IN3 (779:877:977)(784:874:967))
          (PORT IN4 (1643:1836:2033)(1689:1882:2078))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x38y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (861:968:1076)(851:944:1040))
          (PORT IN2 (552:636:722)(567:647:728))
          (PORT IN3 (1209:1379:1550)(1240:1401:1563))
          (PORT IN4 (769:866:964)(757:844:933))
          (PORT IN5 (1491:1679:1871)(1516:1679:1847))
          (PORT IN6 (581:666:754)(595:680:767))
          (PORT IN8 (574:654:736)(593:670:749))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a537_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2234:2463:2699)(2291:2507:2730))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x29y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (393:455:517)(382:436:491))
          (PORT IN2 (1304:1474:1650)(1364:1527:1693))
          (PORT IN3 (1431:1599:1771)(1441:1606:1773))
          (PORT IN4 (1944:2204:2472)(2002:2260:2521))
          (PORT IN5 (1048:1181:1317)(1051:1171:1294))
          (PORT IN6 (751:843:937)(759:848:940))
          (PORT IN7 (1020:1146:1275)(1076:1193:1314))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x35y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (929:1069:1210)(941:1068:1196))
          (PORT IN6 (1309:1478:1649)(1372:1529:1692))
          (PORT IN7 (874:985:1099)(855:952:1052))
          (PORT IN8 (902:1040:1182)(913:1039:1167))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1159:1335:1516)(1211:1364:1521))
          (PORT IN2 (1005:1125:1248)(998:1101:1206))
          (PORT IN3 (395:450:506)(382:430:480))
          (PORT IN4 (549:627:706)(551:624:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x38y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a544_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (389:446:505)(390:440:491))
          (PORT IN6 (759:844:930)(765:848:931))
          (PORT IN7 (1003:1153:1305)(1013:1147:1285))
          (PORT IN8 (907:1028:1152)(953:1069:1188))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (411:472:534)(409:465:522))
          (PORT IN2 (537:614:692)(527:596:666))
          (PORT IN3 (564:642:721)(550:615:682))
          (PORT IN4 (1604:1811:2022)(1707:1913:2125))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x51y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (362:418:475)(344:390:438))
          (PORT IN7 (1581:1770:1965)(1629:1805:1985))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x19y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a546_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1427:1601:1778)(1501:1663:1829))
          (PORT IN6 (1502:1679:1859)(1580:1746:1914))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x46y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a547_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (790:877:964)(798:870:944))
          (PORT IN3 (1337:1479:1625)(1405:1537:1672))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x46y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a548_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (577:658:740)(577:651:727))
          (PORT IN8 (1349:1499:1653)(1344:1470:1599))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x46y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a549_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (543:627:713)(525:593:662))
          (PORT IN4 (1367:1528:1695)(1426:1583:1744))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x45y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a550_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1125:1248:1372)(1189:1307:1430))
          (PORT IN7 (574:651:729)(557:621:686))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x45y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (899:1029:1163)(910:1030:1153))
          (PORT IN8 (843:944:1048)(863:960:1057))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x44y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a552_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1318:1483:1651)(1366:1522:1680))
          (PORT IN4 (1262:1431:1603)(1301:1462:1628))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x45y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a553_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (719:826:936)(709:802:897))
          (PORT IN2 (1315:1479:1644)(1374:1525:1681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x28y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a554_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (771:876:982)(778:872:968))
          (PORT IN3 (1064:1204:1347)(1077:1202:1330))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x28y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a555_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (548:631:716)(550:629:709))
          (PORT IN3 (381:438:495)(355:400:447))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x29y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1244:1407:1574)(1278:1430:1585))
          (PORT IN4 (546:633:720)(557:641:726))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x27y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1282:1431:1583)(1307:1447:1592))
          (PORT IN7 (1075:1216:1360)(1089:1216:1346))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x26y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1280:1429:1582)(1352:1494:1639))
          (PORT IN3 (1170:1297:1428)(1182:1295:1413))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x26y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (949:1083:1220)(979:1116:1255))
          (PORT IN8 (1051:1177:1307)(1084:1210:1339))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x32y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a560_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (976:1104:1234)(1029:1159:1292))
          (PORT IN7 (1281:1451:1626)(1315:1482:1652))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x26y90
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (786:898:1011)(787:885:985))
          (PORT IN4 (1064:1220:1380)(1095:1249:1408))
          (PORT IN5 (566:655:747)(556:632:709))
          (PORT IN7 (1268:1451:1637)(1306:1475:1646))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x37y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (547:627:710)(532:602:672))
          (PORT IN7 (820:928:1037)(840:936:1035))
          (PORT IN8 (378:435:494)(347:393:440))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR/D//OR/D    Pos: x39y94
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1220:1370:1522)(1280:1417:1557))
          (PORT IN8 (565:647:729)(582:662:744))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a578_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2084:2273:2465)(2189:2367:2552))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a578_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (748:860:974)(750:845:944))
          (PORT IN3 (1414:1588:1765)(1495:1660:1829))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a578_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2084:2273:2465)(2189:2367:2552))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a////    Pos: x47y117
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1285:1430:1580)(1314:1456:1604))
          (PORT IN4 (564:639:716)(545:607:670))
          (PORT IN5 (1055:1216:1379)(1088:1229:1374))
          (PORT IN8 (1074:1208:1345)(1081:1204:1330))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x45y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:660:749)(590:672:756))
          (PORT IN7 (1225:1401:1581)(1270:1440:1613))
          (PORT IN8 (1228:1371:1519)(1217:1342:1471))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR/D//OR/D    Pos: x45y102
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (718:814:913)(735:823:912))
          (PORT IN7 (1099:1235:1375)(1125:1257:1391))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a581_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1718:1855:1996)(1791:1918:2050))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a581_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (928:1046:1166)(971:1080:1192))
          (PORT IN3 (779:872:968)(805:893:983))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a581_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1718:1855:1996)(1791:1918:2050))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x33y98
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a582_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (561:649:739)(546:613:681))
          (PORT IN7 (1073:1193:1316)(1126:1244:1364))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a582_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (731:839:947)(724:823:923))
          (PORT IN4 (550:637:726)(556:635:715))
          (PORT IN6 (561:649:739)(546:613:681))
          (PORT IN7 (1073:1193:1316)(1126:1244:1364))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x33y99
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a604_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (549:634:721)(533:609:686))
          (PORT IN8 (1244:1386:1529)(1253:1379:1507))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (425:482:540)(407:456:506))
          (PORT IN3 (1057:1188:1322)(1050:1160:1273))
          (PORT IN5 (549:634:721)(533:609:686))
          (PORT IN8 (1244:1386:1529)(1253:1379:1507))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x33y100
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a608_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (718:819:923)(724:818:913))
          (PORT IN8 (1375:1557:1743)(1425:1599:1779))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (910:1037:1167)(932:1058:1188))
          (PORT IN4 (608:683:760)(606:670:735))
          (PORT IN6 (718:819:923)(724:818:913))
          (PORT IN8 (1375:1557:1743)(1425:1599:1779))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_Route1////    Pos: x33y101
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a610_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:624:678))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x39y103
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a614_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1301:1459:1620)(1299:1432:1569))
          (PORT IN8 (1363:1544:1728)(1382:1542:1705))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (722:832:942)(716:809:903))
          (PORT IN3 (1340:1518:1699)(1365:1541:1718))
          (PORT IN5 (1301:1459:1620)(1299:1432:1569))
          (PORT IN8 (1363:1544:1728)(1382:1542:1705))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x39y104
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (754:866:979)(756:856:958))
          (PORT IN7 (1335:1484:1635)(1363:1508:1657))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a636_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1396:1576:1759)(1439:1612:1793))
          (PORT IN4 (1460:1620:1784)(1477:1625:1777))
          (PORT IN5 (754:866:979)(756:856:958))
          (PORT IN7 (1335:1484:1635)(1363:1508:1657))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x39y105
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a640_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2094:2325:2562)(2172:2389:2612))
          (PORT IN8 (425:482:540)(405:455:506))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a640_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (911:1018:1127)(938:1038:1140))
          (PORT IN3 (1171:1322:1476)(1228:1375:1525))
          (PORT IN6 (2094:2325:2562)(2172:2389:2612))
          (PORT IN8 (425:482:540)(405:455:506))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_Route1////    Pos: x39y106
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a642_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:624:678))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x21y107
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a648_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (899:1031:1165)(924:1055:1187))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a648_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1077:1226:1379)(1102:1249:1399))
          (PORT IN8 (899:1031:1165)(924:1055:1187))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y108
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (754:864:975)(770:875:981))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a650_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (747:854:962)(758:859:963))
          (PORT IN7 (754:864:975)(770:875:981))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y109
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a652_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1107:1245:1387)(1107:1223:1342))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a652_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1590:1783:1981)(1624:1804:1988))
          (PORT IN5 (1107:1245:1387)(1107:1223:1342))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y110
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a654_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1579:1755:1936)(1623:1789:1958))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a654_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (715:820:928)(715:814:915))
          (PORT IN6 (1579:1755:1936)(1623:1789:1958))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y111
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a656_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1116:1250:1386)(1124:1251:1380))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (935:1057:1180)(980:1093:1208))
          (PORT IN8 (1116:1250:1386)(1124:1251:1380))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y102
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (927:1049:1172)(927:1040:1156))
          (PORT IN8 (908:1019:1133)(928:1040:1156))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a657_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (562:644:727)(565:643:721))
          (PORT IN5 (927:1049:1172)(927:1040:1156))
          (PORT IN8 (908:1019:1133)(928:1040:1156))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y112
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (571:647:724)(562:625:689))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a659_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (595:673:751)(585:646:710))
          (PORT IN8 (571:647:724)(562:625:689))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y113
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (750:853:958)(759:853:948))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a661_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (762:866:972)(772:864:957))
          (PORT IN7 (750:853:958)(759:853:948))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y114
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (362:414:467)(346:387:430))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a663_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (358:412:467)(343:385:428))
          (PORT IN6 (362:414:467)(346:387:430))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x21y103
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (575:659:744)(555:627:702))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a666_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (573:666:760)(550:629:710))
          (PORT IN7 (575:659:744)(555:627:702))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y104
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (411:470:529)(393:443:494))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (408:468:529)(394:445:497))
          (PORT IN7 (411:470:529)(393:443:494))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y105
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a670_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (372:429:488)(349:393:438))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (403:466:531)(382:430:478))
          (PORT IN8 (372:429:488)(349:393:438))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x21y106
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (557:649:742)(543:616:690))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a672_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (543:626:710)(533:603:673))
          (PORT IN7 (557:649:742)(543:616:690))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x41y101
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1929:2142:2360)(2008:2213:2421))
          (PORT IN7 (1046:1182:1322)(1017:1128:1242))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a675_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1650:1854:2064)(1720:1913:2112))
          (PORT IN6 (1929:2142:2360)(2008:2213:2421))
          (PORT IN7 (1046:1182:1322)(1017:1128:1242))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x41y102
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1596:1785:1976)(1653:1827:2006))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a677_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2166:2366:2571)(2265:2456:2655))
          (PORT IN5 (1596:1785:1976)(1653:1827:2006))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x41y103
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1725:1916:2110)(1776:1951:2130))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a679_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1722:1917:2115)(1764:1951:2143))
          (PORT IN5 (1725:1916:2110)(1776:1951:2130))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x41y104
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1555:1716:1882)(1630:1785:1944))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a681_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1576:1742:1911)(1659:1812:1968))
          (PORT IN6 (1555:1716:1882)(1630:1785:1944))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x41y105
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (373:430:489)(346:392:439))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a683_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (756:859:965)(782:875:971))
          (PORT IN8 (373:430:489)(346:392:439))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x37y99
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1643:1841:2044)(1735:1938:2145))
          (PORT IN8 (890:1033:1177)(887:1006:1127))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a685_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (901:1027:1156)(934:1049:1167))
          (PORT IN5 (1643:1841:2044)(1735:1938:2145))
          (PORT IN8 (890:1033:1177)(887:1006:1127))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x37y100
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a687_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1107:1248:1393)(1138:1283:1431))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a687_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (901:1033:1166)(931:1053:1179))
          (PORT IN5 (1107:1248:1393)(1138:1283:1431))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x37y101
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1272:1442:1615)(1272:1420:1572))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x38y105
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1573:1754:1942)(1612:1780:1954))
          (PORT IN8 (1387:1559:1733)(1381:1530:1684))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a691_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2323:2592:2868)(2390:2628:2871))
          (PORT IN5 (1573:1754:1942)(1612:1780:1954))
          (PORT IN8 (1387:1559:1733)(1381:1530:1684))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y106
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1209:1367:1528)(1215:1356:1497))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a693_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2191:2467:2748)(2372:2632:2899))
          (PORT IN5 (1209:1367:1528)(1215:1356:1497))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_Route1////    Pos: x38y107
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a696_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:624:678))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x51y90
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (359:414:470)(332:375:419))
          (PORT IN8 (536:612:689)(525:593:664))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a697_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1243:1415:1592)(1322:1492:1665))
          (PORT IN5 (359:414:470)(332:375:419))
          (PORT IN8 (536:612:689)(525:593:664))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x51y91
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1239:1419:1602)(1310:1484:1662))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a699_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (950:1074:1200)(980:1098:1218))
          (PORT IN5 (1239:1419:1602)(1310:1484:1662))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x51y92
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (722:829:939)(745:846:950))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x45y87
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (972:1093:1215)(999:1113:1229))
          (PORT IN8 (731:847:964)(727:833:940))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a703_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (941:1049:1160)(926:1029:1133))
          (PORT IN6 (972:1093:1215)(999:1113:1229))
          (PORT IN8 (731:847:964)(727:833:940))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y88
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (774:884:998)(779:883:988))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a705_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (736:848:961)(752:849:948))
          (PORT IN7 (774:884:998)(779:883:988))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y89
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (561:653:746)(547:624:703))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a707_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (945:1056:1169)(947:1050:1155))
          (PORT IN5 (561:653:746)(547:624:703))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x48y104
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1164:1310:1459)(1202:1337:1475))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a711_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (572:647:724)(552:616:682))
          (PORT IN5 (1164:1310:1459)(1202:1337:1475))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y105
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1247:1413:1584)(1251:1392:1537))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a713_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (874:974:1075)(909:1000:1094))
          (PORT IN6 (1247:1413:1584)(1251:1392:1537))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y106
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1262:1418:1577)(1301:1456:1615))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a715_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1306:1471:1639)(1349:1504:1661))
          (PORT IN6 (1262:1418:1577)(1301:1456:1615))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y107
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1345:1522:1703)(1351:1513:1682))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a717_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1450:1609:1775)(1460:1606:1757))
          (PORT IN6 (1345:1522:1703)(1351:1513:1682))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y108
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1225:1392:1563)(1270:1436:1607))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a719_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1573:1778:1988)(1637:1847:2060))
          (PORT IN6 (1225:1392:1563)(1270:1436:1607))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y99
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (374:433:494)(367:420:474))
          (PORT IN8 (772:876:982)(796:898:1003))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a720_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (378:438:499)(372:426:482))
          (PORT IN5 (374:433:494)(367:420:474))
          (PORT IN8 (772:876:982)(796:898:1003))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y109
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1105:1235:1368)(1143:1273:1405))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (752:856:962)(772:869:968))
          (PORT IN7 (1105:1235:1368)(1143:1273:1405))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y110
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1139:1265:1395)(1146:1261:1377))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1278:1450:1625)(1308:1473:1642))
          (PORT IN8 (1139:1265:1395)(1146:1261:1377))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y111
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1111:1240:1371)(1154:1288:1426))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a726_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (750:850:954)(776:878:981))
          (PORT IN8 (1111:1240:1371)(1154:1288:1426))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x48y112
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a728_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1085:1217:1353)(1101:1223:1350))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x48y100
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1409:1619:1833)(1450:1645:1846))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a730_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (921:1041:1162)(953:1068:1187))
          (PORT IN5 (1409:1619:1833)(1450:1645:1846))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y101
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a732_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (883:1016:1151)(887:1007:1131))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a732_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (876:1004:1134)(882:1000:1119))
          (PORT IN7 (883:1016:1151)(887:1007:1131))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y102
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a734_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (895:1028:1165)(898:1021:1147))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a734_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1079:1226:1378)(1115:1246:1381))
          (PORT IN8 (895:1028:1165)(898:1021:1147))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x48y103
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a736_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1102:1247:1395)(1137:1271:1407))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a736_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1322:1459:1597)(1345:1467:1593))
          (PORT IN6 (1102:1247:1395)(1137:1271:1407))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y111
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (574:655:737)(596:674:755))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a739_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (989:1064:1141)(1012:1078:1147))
          (PORT EN (1226:1347:1470)(1285:1400:1520))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a739_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (895:1028:1163)(895:1017:1141))
          (PORT IN7 (574:655:737)(596:674:755))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y112
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1629:1830:2032)(1689:1880:2077))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a741_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1110:1212:1315)(1120:1205:1290))
          (PORT EN (1266:1436:1609)(1308:1465:1624))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (897:1024:1154)(922:1039:1159))
          (PORT IN8 (1629:1830:2032)(1689:1880:2077))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y113
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (576:660:746)(574:648:725))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a743_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1098:1204:1310)(1106:1191:1276))
          (PORT EN (1262:1433:1606)(1302:1459:1619))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a743_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1033:1187:1344)(1080:1220:1364))
          (PORT IN7 (576:660:746)(574:648:725))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y114
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a745_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (909:1033:1160)(929:1041:1157))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a745_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (929:1003:1078)(942:1006:1071))
          (PORT EN (1141:1263:1385)(1187:1303:1425))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a745_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1114:1257:1403)(1126:1255:1388))
          (PORT IN8 (909:1033:1160)(929:1041:1157))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y115
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (361:416:472)(336:379:423))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a747_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (928:1000:1073)(940:1002:1065))
          (PORT EN (1125:1245:1367)(1176:1296:1419))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a747_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1428:1598:1773)(1458:1614:1774))
          (PORT IN7 (361:416:472)(336:379:423))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y106
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a748_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1234:1380:1529)(1266:1394:1526))
          (PORT IN8 (1601:1802:2009)(1684:1885:2092))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a748_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (989:1063:1138)(1006:1070:1135))
          (PORT EN (1263:1385:1508)(1312:1428:1550))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a748_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (761:872:987)(780:889:1001))
          (PORT IN5 (1234:1380:1529)(1266:1394:1526))
          (PORT IN8 (1601:1802:2009)(1684:1885:2092))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y116
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a750_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1525:1714:1909)(1562:1752:1948))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a750_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1094:1193:1294)(1110:1193:1278))
          (PORT EN (1120:1258:1397)(1155:1285:1417))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a750_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1080:1223:1371)(1127:1263:1401))
          (PORT IN8 (1525:1714:1909)(1562:1752:1948))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y117
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (590:674:760)(587:658:731))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a752_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1079:1177:1278)(1098:1180:1266))
          (PORT EN (900:1011:1124)(897:998:1102))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a752_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (538:611:687)(529:590:653))
          (PORT IN7 (590:674:760)(587:658:731))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y107
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a755_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (580:663:746)(593:671:749))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a755_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (988:1060:1133)(1004:1066:1129))
          (PORT EN (1247:1367:1490)(1301:1421:1544))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a755_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (557:646:737)(554:629:706))
          (PORT IN7 (580:663:746)(593:671:749))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y108
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1566:1773:1982)(1619:1821:2029))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a757_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1564:1690:1819)(1574:1682:1794))
          (PORT EN (1444:1598:1753)(1497:1640:1786))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a757_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (723:826:931)(737:834:933))
          (PORT IN8 (1566:1773:1982)(1619:1821:2029))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y109
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (394:456:518)(386:442:499))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a759_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1144:1242:1343)(1167:1249:1335))
          (PORT EN (1435:1587:1741)(1485:1627:1772))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a759_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (704:811:920)(724:829:937))
          (PORT IN7 (394:456:518)(386:442:499))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x26y110
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1587:1793:2006)(1654:1864:2078))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a761_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1000:1078:1158)(1022:1090:1161))
          (PORT EN (1256:1380:1506)(1314:1434:1559))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a761_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (953:1072:1194)(1008:1125:1243))
          (PORT IN8 (1587:1793:2006)(1654:1864:2078))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x22y91
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a764_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1131:1281:1434)(1197:1341:1489))
          (PORT IN8 (719:831:944)(727:827:930))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a764_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1266:1428:1593)(1304:1461:1624))
          (PORT IN5 (1131:1281:1434)(1197:1341:1489))
          (PORT IN8 (719:831:944)(727:827:930))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x22y92
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a766_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (926:1039:1153)(926:1027:1129))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a766_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (896:1019:1143)(870:963:1060))
          (PORT IN7 (926:1039:1153)(926:1027:1129))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x22y93
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a768_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1313:1477:1646)(1377:1535:1697))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a768_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1754:1972:2196)(1799:2004:2216))
          (PORT IN5 (1313:1477:1646)(1377:1535:1697))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x22y94
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (729:835:942)(735:833:935))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a770_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1353:1512:1674)(1376:1531:1690))
          (PORT IN6 (729:835:942)(735:833:935))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x22y95
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a772_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (564:634:707)(555:612:672))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a772_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (756:854:953)(765:854:945))
          (PORT IN8 (564:634:707)(555:612:672))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x33y107
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a774_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (730:836:944)(737:831:928))
          (PORT IN7 (1306:1459:1615)(1321:1466:1612))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a774_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (621:705:791)(619:698:779))
          (PORT IN6 (730:836:944)(737:831:928))
          (PORT IN7 (1306:1459:1615)(1321:1466:1612))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x33y108
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a776_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1218:1382:1550)(1223:1364:1508))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a776_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (948:1058:1170)(940:1041:1145))
          (PORT IN7 (1218:1382:1550)(1223:1364:1508))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x33y109
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a778_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1081:1236:1396)(1110:1261:1417))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:562:603))  // in 2 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x35y99
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a780_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (913:1047:1184)(939:1061:1186))
          (PORT IN7 (1348:1494:1646)(1378:1517:1659))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (825:933:1044)(798:889:982))
          (PORT IN6 (913:1047:1184)(939:1061:1186))
          (PORT IN7 (1348:1494:1646)(1378:1517:1659))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x35y100
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a782_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1219:1352:1486)(1236:1351:1467))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1133:1279:1427)(1130:1270:1411))
          (PORT IN7 (1219:1352:1486)(1236:1351:1467))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_Route1////    Pos: x35y101
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a785_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:624:678))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x22y110
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a786_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1481:1656:1836)(1530:1698:1868))
          (PORT IN7 (1318:1466:1619)(1364:1498:1637))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a786_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1194:1366:1539)(1195:1339:1488))
          (PORT IN5 (1481:1656:1836)(1530:1698:1868))
          (PORT IN7 (1318:1466:1619)(1364:1498:1637))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x22y111
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a788_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1257:1427:1599)(1272:1424:1579))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a788_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1815:2017:2221)(1886:2086:2288))
          (PORT IN6 (1257:1427:1599)(1272:1424:1579))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x22y112
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a790_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1270:1416:1565)(1339:1483:1630))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a790_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1202:1365:1531)(1192:1330:1471))
          (PORT IN6 (1270:1416:1565)(1339:1483:1630))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x22y113
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a792_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1583:1781:1983)(1585:1760:1940))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x28y110
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a794_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2310:2627:2953)(2421:2736:3055))
          (PORT IN8 (1137:1261:1389)(1188:1311:1437))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a794_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (768:874:982)(796:897:1001))
          (PORT IN5 (2310:2627:2953)(2421:2736:3055))
          (PORT IN8 (1137:1261:1389)(1188:1311:1437))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x28y111
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a796_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1418:1615:1814)(1465:1648:1834))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a796_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (837:944:1053)(831:924:1019))
          (PORT IN5 (1418:1615:1814)(1465:1648:1834))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x28y112
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a798_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1089:1225:1366)(1104:1234:1367))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a798_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (638:721:806)(646:725:805))
          (PORT IN7 (1089:1225:1366)(1104:1234:1367))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x28y113
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a800_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (759:866:974)(760:855:954))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:562:603))  // in 2 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x36y92
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (906:1018:1134)(908:1013:1122))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a803_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1416:1612:1810)(1449:1634:1822))
          (PORT IN5 (906:1018:1134)(908:1013:1122))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y93
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a805_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (887:1017:1150)(902:1022:1142))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a805_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (432:492:552)(420:470:520))
          (PORT IN5 (887:1017:1150)(902:1022:1142))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y94
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a807_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1096:1248:1401)(1145:1290:1438))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a807_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1422:1604:1791)(1474:1654:1839))
          (PORT IN6 (1096:1248:1401)(1145:1290:1438))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y95
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (350:409:469)(330:377:425))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a809_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (903:1035:1167)(921:1051:1182))
          (PORT IN6 (350:409:469)(330:377:425))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y96
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (564:642:721)(560:630:701))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a811_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (938:1053:1170)(947:1062:1178))
          (PORT IN6 (564:642:721)(560:630:701))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y87
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a812_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (879:1003:1129)(909:1029:1151))
          (PORT IN8 (1241:1397:1554)(1272:1418:1568))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a812_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (912:1051:1193)(919:1041:1166))
          (PORT IN6 (879:1003:1129)(909:1029:1151))
          (PORT IN8 (1241:1397:1554)(1272:1418:1568))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y97
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a814_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (727:842:960)(727:828:930))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a814_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (710:817:925)(717:815:913))
          (PORT IN7 (727:842:960)(727:828:930))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y98
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a816_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (740:849:961)(740:844:951))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a816_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (722:827:933)(732:830:931))
          (PORT IN7 (740:849:961)(740:844:951))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y99
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a818_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (728:828:928)(745:833:923))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a818_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (760:865:972)(771:862:954))
          (PORT IN6 (728:828:928)(745:833:923))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x36y100
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a820_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1219:1384:1552)(1258:1414:1571))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:562:603))  // in 2 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x36y88
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a822_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (970:1094:1219)(1012:1133:1256))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a822_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1093:1249:1407)(1093:1231:1373))
          (PORT IN6 (970:1094:1219)(1012:1133:1256))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y89
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a824_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1060:1184:1311)(1066:1175:1288))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a824_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1054:1176:1303)(1058:1166:1279))
          (PORT IN6 (1060:1184:1311)(1066:1175:1288))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y90
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a826_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (837:940:1045)(842:933:1025))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a826_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (718:829:942)(700:793:887))
          (PORT IN5 (837:940:1045)(842:933:1025))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y91
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a828_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (710:815:924)(719:817:916))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a828_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1117:1255:1397)(1138:1273:1410))
          (PORT IN8 (710:815:924)(719:817:916))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y109
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (744:842:941)(746:843:940))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a831_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1658:1833:2011)(1722:1881:2045))
          (PORT EN (585:665:746)(553:609:667))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a831_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1095:1252:1413)(1152:1292:1437))
          (PORT IN7 (744:842:941)(746:843:940))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y110
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a833_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1575:1792:2012)(1636:1856:2078))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a833_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1514:1669:1826)(1577:1722:1871))
          (PORT EN (779:883:990)(767:852:939))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a833_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (983:1132:1284)(992:1132:1274))
          (PORT IN8 (1575:1792:2012)(1636:1856:2078))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y111
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a835_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (574:655:737)(596:674:755))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a835_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1503:1655:1809)(1567:1710:1857))
          (PORT EN (969:1079:1191)(964:1060:1157))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a835_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1531:1693:1862)(1596:1753:1915))
          (PORT IN7 (574:655:737)(596:674:755))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y112
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1270:1417:1566)(1300:1433:1571))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a837_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1624:1803:1983)(1675:1837:2000))
          (PORT EN (980:1094:1210)(979:1078:1179))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a837_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1200:1328:1458)(1216:1329:1442))
          (PORT IN8 (1270:1417:1566)(1300:1433:1571))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y113
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (576:660:746)(574:648:725))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a839_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1612:1795:1978)(1661:1823:1986))
          (PORT EN (928:1046:1165)(920:1017:1117))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a839_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1237:1393:1554)(1259:1387:1520))
          (PORT IN7 (576:660:746)(574:648:725))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y104
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a840_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1503:1672:1844)(1516:1658:1803))
          (PORT IN8 (881:1002:1126)(865:969:1076))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a840_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2593:2833:3078)(2680:2904:3132))
          (PORT EN (968:1078:1190)(967:1062:1159))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a840_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1068:1190:1318)(1068:1180:1294))
          (PORT IN6 (1503:1672:1844)(1516:1658:1803))
          (PORT IN8 (881:1002:1126)(865:969:1076))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y114
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a842_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1672:1888:2111)(1759:1981:2209))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a842_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1443:1594:1746)(1497:1638:1781))
          (PORT EN (935:1055:1178)(922:1021:1123))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a842_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1029:1167:1308)(1041:1170:1303))
          (PORT IN8 (1672:1888:2111)(1759:1981:2209))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y115
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a844_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (361:416:472)(336:379:423))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a844_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1442:1591:1741)(1495:1634:1775))
          (PORT EN (1167:1290:1416)(1184:1294:1406))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a844_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (951:1063:1177)(978:1080:1186))
          (PORT IN7 (361:416:472)(336:379:423))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y105
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a847_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (576:660:746)(574:648:725))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a847_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2334:2581:2829)(2458:2694:2935))
          (PORT EN (945:1051:1160)(944:1035:1130))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a847_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1286:1450:1618)(1313:1471:1632))
          (PORT IN7 (576:660:746)(574:648:725))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y106
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1341:1523:1707)(1416:1593:1774))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a849_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1503:1654:1806)(1561:1702:1845))
          (PORT EN (764:859:955)(748:824:902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a849_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1557:1786:2020)(1619:1836:2058))
          (PORT IN8 (1341:1523:1707)(1416:1593:1774))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y107
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a851_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (361:416:472)(336:379:423))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a851_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1502:1651:1801)(1559:1698:1839))
          (PORT EN (762:853:946)(749:826:904))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a851_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1111:1252:1395)(1172:1303:1437))
          (PORT IN7 (361:416:472)(336:379:423))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x34y108
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a853_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2294:2556:2823)(2434:2681:2931))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a853_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2272:2503:2737)(2339:2555:2776))
          (PORT EN (1600:1798:2000)(1670:1866:2065))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a853_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1092:1246:1402)(1140:1280:1423))
          (PORT IN8 (2294:2556:2823)(2434:2681:2931))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_AND/D///    Pos: x35y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1231:1370:1513)(1228:1358:1490))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a900_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1509:1657:1808)(1567:1710:1856))
          (PORT EN (1425:1599:1777)(1481:1650:1822))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x37y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a902_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1451:1627:1807)(1527:1701:1878))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a902_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2122:2330:2542)(2172:2362:2557))
          (PORT EN (581:643:705)(550:599:649))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x37y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1390:1557:1728)(1417:1577:1741))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a906_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1812:2015:2222)(1898:2094:2296))
          (PORT EN (1078:1205:1334)(1106:1222:1340))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a906_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1604:1807:2014)(1711:1916:2129))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a906_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1812:2015:2222)(1898:2094:2296))
          (PORT EN (1078:1205:1334)(1106:1222:1340))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x37y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a908_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1456:1627:1802)(1488:1645:1808))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a908_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1696:1872:2053)(1757:1924:2096))
          (PORT EN (963:1087:1212)(982:1090:1201))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a908_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1089:1245:1403)(1132:1274:1418))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a908_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1696:1872:2053)(1757:1924:2096))
          (PORT EN (963:1087:1212)(982:1090:1201))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x39y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a912_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (785:880:977)(803:893:984))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a912_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1695:1868:2044)(1776:1941:2112))
          (PORT EN (940:1041:1143)(940:1030:1122))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a912_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (560:640:723)(561:636:712))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a912_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1695:1868:2044)(1776:1941:2112))
          (PORT EN (940:1041:1143)(940:1030:1122))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x29y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1424:1586:1751)(1437:1582:1734))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a916_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1641:1819:2003)(1692:1853:2018))
          (PORT EN (1819:2069:2325)(1846:2062:2282))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x27y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1436:1589:1747)(1467:1613:1760))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a918_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1941:2140:2342)(1985:2169:2355))
          (PORT EN (1514:1710:1909)(1489:1635:1785))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x29y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1163:1312:1465)(1214:1352:1490))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a920_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1487:1637:1791)(1536:1674:1816))
          (PORT EN (1870:2110:2353)(1887:2084:2286))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a920_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1770:1970:2176)(1858:2055:2255))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a920_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1487:1637:1791)(1536:1674:1816))
          (PORT EN (1870:2110:2353)(1887:2084:2286))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x31y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1559:1755:1957)(1629:1828:2031))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a922_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2095:2312:2532)(2177:2385:2598))
          (PORT EN (959:1076:1195)(985:1103:1224))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x30y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a923_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1414:1593:1776)(1455:1626:1802))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a923_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2321:2551:2786)(2390:2605:2824))
          (PORT EN (772:865:960)(776:867:961))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x30y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a924_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1258:1411:1569)(1282:1416:1554))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a924_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2337:2570:2807)(2405:2622:2843))
          (PORT EN (1426:1620:1816)(1452:1644:1838))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x29y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a925_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1122:1270:1418)(1167:1308:1454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a925_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1905:2089:2275)(1970:2142:2318))
          (PORT EN (591:660:731)(575:638:703))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x29y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a926_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1574:1770:1971)(1601:1789:1980))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a926_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1905:2089:2275)(1970:2142:2318))
          (PORT EN (591:660:731)(575:638:703))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x24y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a927_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (389:446:504)(358:402:446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a927_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1783:1962:2145)(1817:1980:2149))
          (PORT EN (772:878:985)(748:842:938))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x27y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a928_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (741:853:968)(753:855:958))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a928_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1885:2089:2298)(1974:2177:2382))
          (PORT EN (1213:1360:1509)(1218:1357:1500))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x22y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a929_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1386:1571:1758)(1476:1657:1841))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a929_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1629:1776:1927)(1661:1796:1934))
          (PORT EN (1601:1794:1989)(1685:1875:2069))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x42y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (600:676:753)(611:678:747))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a993_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1000:1078:1158)(1022:1090:1161))
          (PORT EN (1103:1238:1377)(1128:1249:1371))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x41y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1574:1764:1957)(1639:1823:2012))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a994_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1144:1251:1359)(1147:1232:1319))
          (PORT EN (1276:1435:1598)(1312:1459:1608))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a994_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1222:1373:1527)(1280:1423:1569))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a994_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1144:1251:1359)(1147:1232:1319))
          (PORT EN (1276:1435:1598)(1312:1459:1608))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x41y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1232:1405:1582)(1272:1436:1604))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a996_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (974:1048:1123)(979:1042:1106))
          (PORT EN (735:822:911)(743:820:898))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a996_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (790:888:986)(803:891:981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a996_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (974:1048:1123)(979:1042:1106))
          (PORT EN (735:822:911)(743:820:898))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x30y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1010_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (708:807:907)(720:820:920))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1010_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1161:1258:1358)(1177:1260:1344))
          (PORT EN (1791:1994:2201)(1875:2070:2270))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x27y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (925:1035:1146)(953:1063:1175))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1012_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1060:1136)(1009:1073:1137))
          (PORT EN (1615:1791:1969)(1686:1855:2028))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x27y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (926:1034:1147)(949:1053:1160))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1016_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1306:1430:1554)(1361:1476:1594))
          (PORT EN (1413:1558:1706)(1496:1638:1785))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1016_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (709:813:918)(730:824:919))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1016_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1306:1430:1554)(1361:1476:1594))
          (PORT EN (1413:1558:1706)(1496:1638:1785))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x23y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1299:1451:1607)(1357:1512:1672))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1018_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (926:1006:1087)(931:999:1069))
          (PORT EN (956:1073:1191)(958:1063:1170))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1018_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (977:1101:1228)(1022:1142:1265))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1018_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (926:1006:1087)(931:999:1069))
          (PORT EN (956:1073:1191)(958:1063:1170))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x23y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (917:1053:1191)(923:1046:1173))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1022_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1485:1603:1724)(1509:1620:1733))
          (PORT EN (778:866:954)(781:865:951))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1022_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1249:1408:1569)(1288:1437:1588))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1022_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1485:1603:1724)(1509:1620:1733))
          (PORT EN (778:866:954)(781:865:951))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x27y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1026_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (743:844:947)(757:847:939))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1026_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (921:994:1070)(939:1003:1067))
          (PORT EN (726:813:902)(709:784:861))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x21y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1146:1310:1477)(1168:1319:1472))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1028_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1056:1159:1264)(1057:1143:1230))
          (PORT EN (750:836:922)(735:807:881))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x23y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1261:1422:1588)(1284:1441:1601))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1030_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (905:983:1062)(920:989:1059))
          (PORT EN (578:637:696)(568:619:673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1030_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1080:1242:1408)(1109:1259:1410))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1030_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (905:983:1062)(920:989:1059))
          (PORT EN (578:637:696)(568:619:673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x42y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1032_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (588:669:751)(582:658:735))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1032_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1273:1397:1524)(1326:1440:1556))
          (PORT EN (1305:1445:1586)(1344:1481:1621))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x44y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1046:1173:1303)(1085:1203:1323))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1033_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1324:1451:1582)(1379:1498:1620))
          (PORT EN (782:871:963)(787:872:958))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x44y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1034_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (983:1096:1210)(999:1105:1216))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1034_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1333:1462:1592)(1386:1505:1627))
          (PORT EN (896:992:1090)(897:984:1074))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x43y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1035_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1342:1506:1675)(1387:1543:1702))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1035_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1525:1647:1772)(1545:1656:1768))
          (PORT EN (963:1077:1194)(984:1096:1210))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x46y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (747:853:961)(754:839:928))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1036_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1161:1258:1358)(1177:1260:1344))
          (PORT EN (1104:1252:1403)(1141:1287:1433))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x42y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1037_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1119:1260:1405)(1159:1283:1412))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1037_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (989:1063:1138)(1006:1070:1135))
          (PORT EN (1139:1277:1419)(1171:1310:1452))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x41y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1038_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (866:965:1064)(889:980:1072))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1038_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1503:1619:1737)(1528:1624:1721))
          (PORT EN (1537:1716:1902)(1551:1722:1896))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x39y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1860:2047:2239)(1918:2088:2263))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1039_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1671:1806:1946)(1727:1852:1979))
          (PORT EN (1128:1280:1433)(1141:1285:1432))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x42y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1594:1828:2065)(1671:1876:2086))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1115_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2011:2199:2393)(2097:2280:2467))
          (PORT EN (1873:2106:2344)(1977:2206:2439))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x33y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1758:1971:2187)(1872:2076:2283))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1116_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2004:2202:2402)(2092:2276:2463))
          (PORT EN (1749:1955:2165)(1745:1928:2115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1116_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1383:1530:1682)(1392:1519:1650))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1116_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2004:2202:2402)(2092:2276:2463))
          (PORT EN (1749:1955:2165)(1745:1928:2115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x32y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1436:1611:1789)(1459:1623:1791))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1118_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2118:2313:2512)(2213:2400:2592))
          (PORT EN (779:872:965)(756:828:902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1118_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2154:2436:2723)(2239:2499:2766))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1118_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2118:2313:2512)(2213:2400:2592))
          (PORT EN (779:872:965)(756:828:902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x33y112
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (723:836:951)(721:817:914))
          (PORT IN4 (1625:1828:2032)(1705:1896:2091))
          (PORT IN5 (555:637:722)(547:618:691))
          (PORT IN7 (1361:1503:1649)(1375:1497:1624))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x32y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1233:1367:1501)(1251:1362:1477))
          (PORT IN3 (958:1072:1188)(976:1075:1178))
          (PORT IN5 (1099:1239:1383)(1137:1276:1418))
          (PORT IN6 (1871:2074:2283)(1924:2121:2325))
          (PORT IN7 (1811:2016:2227)(1870:2072:2278))
          (PORT IN8 (1787:2009:2236)(1891:2112:2340))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x24y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (575:655:738)(579:657:735))
          (PORT IN3 (386:447:508)(363:410:458))
          (PORT IN5 (760:866:974)(768:865:965))
          (PORT IN6 (393:450:508)(364:408:453))
          (PORT IN7 (880:992:1105)(850:941:1033))
          (PORT IN8 (1578:1793:2011)(1634:1847:2065))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x29y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1656:1853:2054)(1745:1939:2138))
          (PORT IN3 (1772:1995:2225)(1872:2094:2318))
          (PORT IN5 (586:666:748)(593:667:744))
          (PORT IN6 (1180:1350:1523)(1214:1371:1532))
          (PORT IN7 (1897:2106:2322)(2016:2210:2409))
          (PORT IN8 (527:613:701)(513:587:661))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x25y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (718:818:920)(755:855:958))
          (PORT IN3 (541:621:702)(539:607:676))
          (PORT IN5 (1362:1562:1766)(1430:1628:1830))
          (PORT IN6 (709:821:936)(704:797:891))
          (PORT IN7 (751:841:934)(760:837:916))
          (PORT IN8 (1568:1769:1972)(1627:1818:2015))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x23y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (386:447:509)(380:430:481))
          (PORT IN3 (572:661:753)(565:641:719))
          (PORT IN5 (547:623:701)(537:602:668))
          (PORT IN6 (918:1047:1177)(919:1036:1156))
          (PORT IN7 (955:1081:1208)(975:1092:1212))
          (PORT IN8 (1652:1824:1999)(1699:1862:2029))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x25y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (400:457:516)(387:438:489))
          (PORT IN3 (545:627:710)(548:620:693))
          (PORT IN5 (428:493:558)(405:459:515))
          (PORT IN6 (547:625:704)(543:611:681))
          (PORT IN7 (951:1077:1207)(983:1109:1236))
          (PORT IN8 (1396:1587:1781)(1441:1627:1816))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x23y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (419:477:536)(405:455:506))
          (PORT IN3 (578:665:752)(571:646:723))
          (PORT IN6 (949:1055:1163)(950:1053:1158))
          (PORT IN7 (960:1072:1187)(961:1067:1176))
          (PORT IN8 (1250:1404:1562)(1290:1439:1593))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x25y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (734:840:949)(779:880:984))
          (PORT IN3 (384:441:500)(357:400:444))
          (PORT IN5 (1646:1857:2071)(1723:1932:2147))
          (PORT IN6 (966:1075:1187)(960:1062:1167))
          (PORT IN7 (1291:1444:1600)(1340:1489:1641))
          (PORT IN8 (1988:2205:2425)(2082:2296:2516))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x44y115
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (749:819:891)(753:815:877))
          (PORT IN3 (1206:1343:1485)(1220:1349:1481))
          (PORT IN5 (1568:1731:1900)(1621:1778:1939))
          (PORT IN6 (705:809:915)(704:792:882))
          (PORT IN7 (771:878:986)(771:863:958))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x34y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1117:1261:1410)(1135:1271:1411))
          (PORT IN3 (923:1058:1196)(959:1083:1207))
          (PORT IN5 (563:643:725)(545:613:681))
          (PORT IN6 (589:667:747)(588:658:729))
          (PORT IN7 (1140:1280:1424)(1186:1318:1451))
          (PORT IN8 (761:863:966)(768:861:957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x44y117
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (740:844:948)(765:862:960))
          (PORT IN4 (1194:1347:1503)(1212:1353:1497))
          (PORT IN5 (1249:1423:1601)(1270:1419:1571))
          (PORT IN6 (902:1030:1159)(944:1061:1181))
          (PORT IN7 (567:654:744)(580:664:750))
          (PORT IN8 (1168:1314:1462)(1219:1348:1480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1133_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (976:1051:1128)(996:1063:1132))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x39y117
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1026:1149:1275)(1072:1192:1315))
          (PORT IN3 (773:886:1001)(765:865:967))
          (PORT IN5 (1084:1232:1383)(1139:1280:1425))
          (PORT IN6 (538:614:692)(540:609:679))
          (PORT IN7 (1265:1424:1586)(1310:1465:1622))
          (PORT IN8 (1051:1183:1317)(1060:1179:1302))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x31y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (908:1031:1157)(917:1032:1148))
          (PORT IN3 (787:888:993)(789:879:971))
          (PORT IN5 (389:445:501)(359:401:444))
          (PORT IN6 (557:643:729)(546:616:687))
          (PORT IN7 (627:708:790)(616:682:749))
          (PORT IN8 (725:830:937)(762:871:981))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x41y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (730:824:920)(739:823:908))
          (PORT IN4 (550:635:721)(535:600:667))
          (PORT IN5 (1379:1573:1772)(1399:1586:1778))
          (PORT IN6 (1710:1909:2112)(1734:1923:2116))
          (PORT IN7 (372:425:479)(348:390:433))
          (PORT IN8 (1064:1211:1358)(1101:1242:1386))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1136_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1029:1106)(968:1031:1095))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x36y117
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (973:1111:1253)(998:1131:1265))
          (PORT IN3 (874:987:1103)(852:950:1051))
          (PORT IN5 (772:887:1004)(758:855:954))
          (PORT IN6 (420:481:542)(410:459:510))
          (PORT IN7 (1317:1464:1615)(1384:1533:1687))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b/D///    Pos: x44y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (767:871:977)(787:886:986))
          (PORT IN4 (1262:1429:1600)(1330:1486:1648))
          (PORT IN5 (1806:1977:2151)(1909:2066:2226))
          (PORT IN6 (576:667:760)(555:633:712))
          (PORT IN7 (978:1094:1213)(997:1106:1218))
          (PORT IN8 (555:643:731)(523:589:657))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1138_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1499:1628:1761)(1512:1628:1746))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x35y117
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (760:863:969)(791:896:1001))
          (PORT IN3 (866:989:1115)(873:992:1112))
          (PORT IN6 (1266:1426:1591)(1310:1463:1622))
          (PORT IN7 (1613:1806:2003)(1669:1865:2064))
          (PORT IN8 (993:1099:1207)(1021:1121:1224))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x33y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1093:1238:1386)(1147:1296:1448))
          (PORT IN3 (541:621:702)(539:607:676))
          (PORT IN5 (712:815:920)(720:813:909))
          (PORT IN6 (587:665:745)(586:654:724))
          (PORT IN7 (981:1124:1269)(997:1130:1265))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b/D///    Pos: x41y115
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (560:638:718)(550:620:692))
          (PORT IN4 (595:669:744)(592:657:724))
          (PORT IN5 (1343:1547:1755)(1353:1539:1731))
          (PORT IN6 (1616:1813:2015)(1632:1814:2000))
          (PORT IN7 (1104:1239:1376)(1111:1240:1371))
          (PORT IN8 (1086:1239:1393)(1124:1271:1423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1141_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (967:1041:1117)(978:1042:1108))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x35y115
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (620:711:805)(607:686:766))
          (PORT IN3 (787:894:1004)(798:895:994))
          (PORT IN5 (1148:1315:1483)(1165:1319:1478))
          (PORT IN6 (397:452:509)(368:411:454))
          (PORT IN7 (777:889:1001)(775:873:975))
          (PORT IN8 (1434:1623:1817)(1451:1630:1813))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x46y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (732:842:954)(743:845:948))
          (PORT IN4 (1552:1750:1953)(1606:1804:2006))
          (PORT IN5 (919:1021:1125)(951:1046:1144))
          (PORT IN6 (1236:1396:1560)(1264:1420:1577))
          (PORT IN7 (556:640:725)(542:611:683))
          (PORT IN8 (529:610:693)(502:566:633))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1143_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1096:1193:1293)(1109:1192:1276))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x29y113
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1313:1495:1683)(1353:1528:1705))
          (PORT IN3 (1497:1682:1871)(1523:1700:1879))
          (PORT IN5 (587:673:760)(589:669:750))
          (PORT IN6 (1493:1676:1863)(1545:1723:1904))
          (PORT IN7 (1399:1569:1742)(1457:1615:1775))
          (PORT IN8 (372:429:488)(349:393:438))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x27y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1492:1658:1830)(1504:1657:1816))
          (PORT IN3 (534:614:697)(509:571:635))
          (PORT IN5 (630:716:803)(633:711:791))
          (PORT IN6 (1097:1222:1349)(1110:1219:1332))
          (PORT IN7 (924:1044:1165)(919:1027:1138))
          (PORT IN8 (912:1047:1185)(928:1049:1174))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x39y112
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1420:1610:1805)(1463:1640:1820))
          (PORT IN4 (1081:1228:1378)(1122:1262:1405))
          (PORT IN5 (1212:1338:1467)(1218:1326:1437))
          (PORT IN6 (1583:1793:2007)(1654:1848:2047))
          (PORT IN7 (754:855:959)(783:879:975))
          (PORT IN8 (1419:1576:1736)(1455:1615:1776))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1146_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1330:1451:1574)(1373:1488:1606))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x41y107
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (780:891:1004)(767:861:956))
          (PORT IN4 (568:646:726)(558:627:697))
          (PORT IN5 (942:1082:1223)(959:1076:1195))
          (PORT IN6 (1402:1568:1736)(1413:1568:1725))
          (PORT IN7 (1310:1479:1649)(1347:1506:1667))
          (PORT IN8 (1305:1452:1602)(1335:1472:1612))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1147_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1046:1120:1196)(1053:1117:1183))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x29y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1840:2051:2269)(1889:2095:2307))
          (PORT IN3 (903:1031:1162)(919:1034:1153))
          (PORT IN5 (382:444:506)(373:429:485))
          (PORT IN6 (748:857:970)(758:854:954))
          (PORT IN7 (1414:1579:1747)(1441:1593:1748))
          (PORT IN8 (1451:1617:1789)(1505:1668:1835))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x31y115
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1317:1498:1684)(1362:1536:1713))
          (PORT IN3 (1139:1274:1412)(1135:1254:1375))
          (PORT IN5 (567:653:740)(557:632:707))
          (PORT IN6 (1099:1252:1409)(1163:1310:1459))
          (PORT IN7 (972:1087:1202)(999:1112:1229))
          (PORT IN8 (1076:1227:1380)(1105:1248:1392))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x39y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1072:1223:1375)(1074:1208:1344))
          (PORT IN4 (890:1018:1147)(911:1028:1148))
          (PORT IN5 (1232:1375:1522)(1291:1421:1554))
          (PORT IN6 (1558:1750:1944)(1573:1741:1910))
          (PORT IN7 (924:1063:1203)(929:1046:1166))
          (PORT IN8 (1546:1740:1939)(1628:1824:2025))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:409:463))  // in 1 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1150_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (969:1047:1127)(991:1061:1133))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x35y110
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (922:1061:1201)(958:1090:1225))
          (PORT IN4 (1206:1380:1557)(1248:1413:1582))
          (PORT IN5 (761:870:982)(780:882:984))
          (PORT IN7 (1408:1593:1780)(1426:1588:1754))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x35y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1032:1184:1340)(1054:1198:1345))
          (PORT IN4 (749:851:953)(772:873:975))
          (PORT IN5 (540:626:714)(526:602:680))
          (PORT IN7 (1273:1447:1623)(1320:1492:1667))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x31y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (423:484:546)(407:461:517))
          (PORT IN4 (588:681:776)(580:664:750))
          (PORT IN5 (1111:1252:1397)(1153:1278:1407))
          (PORT IN8 (1252:1407:1566)(1292:1441:1596))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x27y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (564:646:730)(546:616:687))
          (PORT IN4 (1127:1268:1412)(1201:1342:1486))
          (PORT IN5 (1637:1833:2033)(1732:1929:2132))
          (PORT IN6 (1177:1330:1486)(1182:1323:1468))
          (PORT IN8 (889:1021:1155)(912:1034:1161))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x31y112
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1095:1229:1366)(1150:1281:1414))
          (PORT IN4 (1254:1377:1504)(1281:1390:1504))
          (PORT IN6 (1153:1301:1453)(1199:1338:1480))
          (PORT IN8 (1232:1383:1538)(1271:1417:1568))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x31y114
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1254:1417:1584)(1306:1461:1620))
          (PORT IN4 (1060:1182:1307)(1118:1229:1342))
          (PORT IN6 (1843:2075:2313)(1873:2089:2310))
          (PORT IN8 (535:618:703)(522:596:671))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x33y114
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (721:804:889)(746:822:899))
          (PORT IN4 (1065:1187:1310)(1116:1225:1336))
          (PORT IN5 (1119:1232:1348)(1145:1249:1357))
          (PORT IN7 (1654:1847:2046)(1706:1894:2085))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x25y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (627:700:773)(620:682:744))
          (PORT IN4 (1385:1571:1760)(1406:1582:1762))
          (PORT IN5 (770:878:989)(776:880:986))
          (PORT IN6 (774:894:1015)(768:872:978))
          (PORT IN7 (1549:1747:1950)(1558:1740:1924))
          (PORT IN8 (819:912:1006)(811:886:964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x25y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (913:1043:1176)(918:1042:1167))
          (PORT IN4 (778:874:972)(805:892:981))
          (PORT IN6 (1080:1232:1386)(1108:1243:1382))
          (PORT IN7 (924:1030:1138)(929:1030:1134))
          (PORT IN8 (561:634:709)(550:612:675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x27y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1023:1175:1331)(1044:1191:1341))
          (PORT IN4 (783:895:1009)(787:885:985))
          (PORT IN5 (944:1068:1195)(957:1073:1191))
          (PORT IN7 (1414:1570:1730)(1451:1604:1761))
          (PORT IN8 (1068:1190:1316)(1088:1206:1326))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x25y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1372:1573:1779)(1419:1620:1825))
          (PORT IN4 (769:881:995)(763:861:961))
          (PORT IN5 (973:1088:1205)(973:1076:1182))
          (PORT IN6 (1265:1430:1599)(1336:1501:1669))
          (PORT IN8 (715:823:933)(723:818:915))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x32y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (727:831:938)(723:821:919))
          (PORT IN4 (750:850:954)(776:878:981))
          (PORT IN6 (1575:1741:1911)(1605:1762:1923))
          (PORT IN7 (1638:1823:2012)(1671:1848:2030))
          (PORT IN8 (1072:1205:1341)(1098:1228:1362))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x28y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1233:1412:1596)(1272:1450:1630))
          (PORT IN4 (623:708:795)(632:710:790))
          (PORT IN5 (1317:1462:1608)(1338:1473:1612))
          (PORT IN7 (576:663:752)(588:675:762))
          (PORT IN8 (570:654:739)(593:675:757))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x46y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:834:942)(742:837:933))
          (PORT IN4 (578:662:748)(569:640:711))
          (PORT IN6 (1077:1212:1351)(1081:1200:1321))
          (PORT IN7 (1218:1381:1549)(1203:1344:1487))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x43y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (392:456:520)(379:435:492))
          (PORT IN3 (874:998:1124)(876:993:1112))
          (PORT IN5 (1217:1388:1563)(1241:1406:1575))
          (PORT IN7 (773:886:1002)(780:884:989))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x39y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (956:1077:1201)(1001:1120:1241))
          (PORT IN3 (1091:1243:1398)(1088:1222:1360))
          (PORT IN5 (1175:1328:1483)(1239:1385:1533))
          (PORT IN7 (1189:1330:1473)(1200:1330:1464))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x33y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (987:1113:1243)(1009:1132:1257))
          (PORT IN3 (1188:1333:1482)(1205:1338:1474))
          (PORT IN6 (1632:1839:2050)(1669:1863:2061))
          (PORT IN8 (1789:1962:2140)(1842:2011:2187))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x35y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (635:714:796)(632:701:771))
          (PORT IN3 (1572:1767:1967)(1637:1825:2017))
          (PORT IN6 (1217:1379:1545)(1220:1365:1514))
          (PORT IN8 (1283:1436:1591)(1344:1499:1658))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x37y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1231:1376:1525)(1291:1424:1559))
          (PORT IN3 (1467:1671:1878)(1492:1681:1876))
          (PORT IN5 (584:658:734)(575:636:698))
          (PORT IN7 (1261:1416:1576)(1277:1424:1577))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x41y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (692:767:844)(701:765:830))
          (PORT IN3 (1210:1369:1532)(1203:1338:1477))
          (PORT IN6 (1128:1264:1405)(1147:1277:1409))
          (PORT IN8 (1032:1186:1341)(1036:1175:1317))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x41y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (549:634:719)(529:597:666))
          (PORT IN4 (741:839:939)(769:860:953))
          (PORT IN5 (752:859:970)(743:842:941))
          (PORT IN7 (891:990:1090)(920:1010:1104))
          (PORT IN8 (1301:1468:1638)(1332:1489:1648))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x44y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:445:504)(385:434:485))
          (PORT IN4 (950:1077:1207)(1004:1125:1249))
          (PORT IN6 (1375:1547:1725)(1390:1552:1717))
          (PORT IN7 (1217:1364:1514)(1253:1383:1519))
          (PORT IN8 (1105:1237:1371)(1141:1254:1370))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x44y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (381:436:493)(377:426:476))
          (PORT IN4 (1114:1268:1425)(1167:1311:1458))
          (PORT IN5 (908:1039:1173)(934:1058:1186))
          (PORT IN7 (891:988:1086)(921:1010:1102))
          (PORT IN8 (889:1022:1158)(913:1037:1164))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x46y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (736:846:959)(741:840:941))
          (PORT IN4 (1379:1551:1727)(1398:1552:1710))
          (PORT IN5 (940:1063:1189)(974:1087:1204))
          (PORT IN7 (1086:1210:1336)(1124:1237:1354))
          (PORT IN8 (1049:1165:1283)(1078:1181:1286))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x41y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (715:819:924)(720:813:907))
          (PORT IN4 (713:824:935)(719:818:920))
          (PORT IN5 (1403:1557:1714)(1430:1571:1716))
          (PORT IN6 (1641:1856:2072)(1705:1916:2130))
          (PORT IN7 (793:884:977)(784:862:941))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x47y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1290:1454:1622)(1330:1485:1642))
          (PORT IN4 (783:885:989)(788:882:978))
          (PORT IN5 (1039:1174:1313)(1018:1128:1241))
          (PORT IN6 (735:830:928)(758:846:936))
          (PORT IN7 (1678:1870:2067)(1734:1918:2106))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x48y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (780:884:989)(810:913:1018))
          (PORT IN4 (1333:1519:1708)(1423:1604:1788))
          (PORT IN5 (1228:1366:1509)(1275:1404:1534))
          (PORT IN6 (1481:1648:1819)(1525:1682:1845))
          (PORT IN7 (762:871:981)(768:866:967))
          (PORT IN8 (444:505:568)(438:495:553))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // IBF    Pos: x0y99
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a1178)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a1179)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x0y95
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a1180)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x77y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a1181)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x0y75
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a1182)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x73y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a1183)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x85y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a1184)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x0y71
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a1185)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x81y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a1186)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x0y73
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a1187)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x75y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a1188)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x0y69
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a1189)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // CC_PLL    Pos: x33y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a1192)
    )
 // C_AND////    Pos: x37y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:862:974)(752:851:952))
          (PORT IN2 (1774:2005:2241)(1844:2078:2314))
          (PORT IN3 (743:852:964)(744:841:940))
          (PORT IN4 (1228:1391:1556)(1254:1410:1569))
          (PORT IN5 (1387:1539:1694)(1440:1594:1753))
          (PORT IN6 (1074:1207:1343)(1139:1262:1391))
          (PORT IN7 (1145:1286:1430)(1184:1328:1477))
          (PORT IN8 (1054:1206:1361)(1078:1223:1371))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x33y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (920:1036:1156)(948:1060:1175))
          (PORT IN8 (1541:1754:1973)(1601:1807:2021))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1194_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1473:1658:1845)(1529:1710:1893))
          (PORT IN3 (851:964:1082)(830:923:1019))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x39y99
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1195_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (765:860:958)(759:845:934))
          (PORT IN2 (1021:1156:1292)(1000:1108:1219))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x38y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (736:842:950)(751:851:954))
          (PORT IN8 (1408:1577:1753)(1461:1622:1787))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a1197)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_0 GLB0 (2479:2478:2477)(2539:2537:2536))
          (IOPATH CLK0_90 GLB0 (2503:2503:2503)(2563:2563:2564))
          (IOPATH CLK0_90 GLB1 (2385:2385:2385)(2394:2395:2397))
          (IOPATH CLK0_180 GLB0 (2584:2657:2731)(2636:2693:2750))
          (IOPATH CLK0_270 GLB0 (2613:2695:2778)(2670:2716:2762))
    )))
 // C_///OR/    Pos: x40y102
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1198_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (951:1073:1197)(945:1059:1177))
          (PORT IN2 (1518:1710:1905)(1576:1764:1955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x37y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (558:642:727)(558:632:709))
          (PORT IN8 (1297:1442:1591)(1365:1511:1661))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x36y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (557:636:715)(550:616:684))
          (PORT IN7 (1618:1802:1989)(1630:1794:1960))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a1201)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_OR////    Pos: x44y107
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2266:2583:2904)(2338:2633:2932))
          (PORT IN8 (915:1046:1180)(946:1073:1205))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x40y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1261:1421:1587)(1277:1422:1571))
          (PORT IN3 (2085:2329:2581)(2136:2362:2598))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x44y111
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1205_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1577:1750:1927)(1612:1770:1933))
          (PORT IN4 (875:1011:1148)(882:1005:1131))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x44y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (613:697:783)(621:702:783))
          (PORT IN8 (852:976:1102)(852:971:1093))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x40y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1037:1164:1293)(1063:1176:1292))
          (PORT IN7 (1287:1459:1636)(1346:1510:1681))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1042:1169:1297)(1074:1187:1303))
          (PORT IN3 (1198:1346:1499)(1234:1388:1546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x39y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1448:1619:1793)(1510:1669:1833))
          (PORT IN8 (921:1051:1182)(936:1050:1166))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x41y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1238:1383:1532)(1290:1433:1580))
          (PORT IN8 (1246:1415:1588)(1298:1461:1629))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1055:1196:1339)(1038:1156:1275))
          (PORT IN4 (1058:1188:1320)(1095:1227:1362))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x39y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1128:1253:1383)(1135:1248:1365))
          (PORT IN7 (1493:1676:1859)(1558:1734:1915))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x37y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (558:649:741)(542:611:682))
          (PORT IN5 (388:443:500)(382:429:478))
          (PORT IN6 (923:1033:1144)(952:1061:1174))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x31y101
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1181:1339:1499)(1165:1301:1442))
          (PORT IN2 (1019:1145:1273)(1015:1122:1233))
          (PORT IN3 (1018:1149:1284)(1013:1131:1252))
          (PORT IN4 (739:850:963)(728:822:918))
          (PORT IN5 (1756:1968:2184)(1832:2035:2244))
          (PORT IN6 (1566:1757:1953)(1644:1834:2027))
          (PORT IN7 (1045:1194:1347)(1041:1177:1316))
          (PORT IN8 (1756:1992:2235)(1814:2048:2287))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x32y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1218_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1415:1592:1772)(1506:1679:1858))
          (PORT IN3 (771:881:991)(789:892:997))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x26y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1219_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (562:647:733)(558:627:697))
          (PORT IN3 (1020:1166:1315)(1040:1174:1311))
          (PORT IN4 (911:1034:1160)(961:1077:1195))
          (PORT IN5 (590:663:736)(596:660:726))
          (PORT IN6 (1220:1367:1518)(1265:1408:1554))
          (PORT IN7 (1952:2166:2381)(1999:2197:2400))
          (PORT IN8 (1077:1201:1326)(1107:1223:1344))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x43y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1475:1654:1836)(1541:1713:1889))
          (PORT IN5 (758:853:949)(778:865:954))
          (PORT IN6 (1089:1243:1399)(1147:1294:1445))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x33y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (601:677:753)(597:661:727))
          (PORT IN5 (411:470:530)(404:454:506))
          (PORT IN6 (1392:1570:1751)(1394:1559:1727))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x32y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1258:1406)(1144:1276:1411))
          (PORT IN6 (1021:1148:1276)(1042:1161:1282))
          (PORT IN7 (1426:1624:1824)(1458:1639:1825))
          (PORT IN8 (1098:1239:1382)(1121:1255:1391))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x29y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1225_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1335:1476:1620)(1374:1504:1637))
          (PORT IN4 (1056:1212:1372)(1106:1248:1393))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x40y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1226_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (743:845:951)(778:880:983))
          (PORT IN7 (566:650:734)(556:625:696))
          (PORT IN8 (390:450:511)(380:431:483))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x38y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1227_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1218:1362:1508)(1257:1391:1528))
          (PORT IN4 (1444:1647:1852)(1452:1626:1805))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x29y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1088:1221:1357)(1087:1199:1314))
          (PORT IN4 (1084:1244:1409)(1131:1277:1424))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x41y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1086:1244:1404)(1122:1269:1419))
          (PORT IN5 (1662:1847:2037)(1678:1833:1993))
          (PORT IN7 (965:1093:1223)(1020:1147:1277))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x32y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1689:1891:2097)(1735:1927:2125))
          (PORT IN2 (1745:1933:2126)(1860:2046:2236))
          (PORT IN3 (857:965:1077)(837:927:1021))
          (PORT IN4 (1416:1580:1746)(1469:1629:1791))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x50y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (432:496:560)(430:487:545))
          (PORT IN7 (739:848:960)(736:831:929))
          (PORT IN8 (555:637:720)(553:621:691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x43y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (365:424:485)(336:384:434))
          (PORT IN6 (1120:1259:1401)(1175:1305:1438))
          (PORT IN7 (1429:1607:1786)(1491:1649:1809))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x52y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1398:1577:1758)(1379:1533:1691))
          (PORT IN8 (1330:1502:1678)(1403:1574:1747))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x49y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1237_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1592:1763:1937)(1662:1828:1996))
          (PORT IN4 (1924:2131:2342)(2002:2204:2413))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x40y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (599:675:753)(588:652:717))
          (PORT IN5 (783:891:1002)(790:887:987))
          (PORT IN7 (793:908:1025)(815:924:1034))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x34y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1727:1987:2252)(1828:2075:2325))
          (PORT IN6 (679:754:831)(688:750:815))
          (PORT IN7 (1858:2123:2392)(1927:2180:2438))
          (PORT IN8 (750:837:926)(759:841:925))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x37y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1240_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (755:871:989)(757:858:960))
          (PORT IN5 (939:1075:1215)(942:1071:1201))
          (PORT IN6 (569:646:725)(561:627:696))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x34y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1595:1809:2027)(1651:1856:2067))
          (PORT IN8 (933:1058:1187)(958:1083:1211))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x35y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1642:1833:2029)(1688:1872:2061))
          (PORT IN5 (1255:1424:1596)(1294:1460:1631))
          (PORT IN6 (392:447:502)(381:428:476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x32y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1243_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1490:1688:1889)(1558:1749:1942))
          (PORT IN2 (777:881:987)(802:909:1017))
          (PORT IN3 (1405:1596:1791)(1435:1613:1795))
          (PORT IN4 (386:443:500)(355:399:444))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x49y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (752:861:973)(766:864:964))
          (PORT IN7 (759:869:982)(774:877:983))
          (PORT IN8 (1254:1427:1602)(1275:1436:1601))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x48y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (939:1072:1207)(938:1054:1171))
          (PORT IN6 (1053:1208:1367)(1063:1207:1353))
          (PORT IN7 (589:676:763)(587:663:740))
          (PORT IN8 (907:1038:1173)(917:1043:1171))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x48y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2037:2264:2493)(2148:2370:2597))
          (PORT IN8 (1798:2024:2255)(1876:2105:2343))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x35y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1089:1240:1394)(1102:1240:1380))
          (PORT IN7 (1265:1429:1597)(1304:1460:1620))
          (PORT IN8 (1102:1262:1426)(1127:1278:1431))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x32y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1248_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1761:2012:2268)(1794:2027:2266))
          (PORT IN4 (1411:1583:1758)(1415:1576:1742))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x39y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (536:617:699)(533:603:673))
          (PORT IN6 (369:422:476)(346:387:429))
          (PORT IN8 (592:672:754)(594:669:746))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x34y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1251_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2259:2501:2750)(2413:2643:2875))
          (PORT IN3 (1403:1592:1785)(1439:1616:1798))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x30y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1252_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1006:1150:1297)(1029:1165:1301))
          (PORT IN3 (1098:1254:1411)(1157:1308:1461))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x27y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1253_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (385:444:504)(377:427:478))
          (PORT IN3 (590:664:739)(597:660:725))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x39y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1611:1800:1994)(1635:1819:2008))
          (PORT IN6 (586:664:744)(594:667:743))
          (PORT IN8 (1127:1278:1433)(1174:1320:1470))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x31y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1255_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (554:635:717)(540:608:677))
          (PORT IN3 (1161:1329:1499)(1165:1314:1467))
          (PORT IN4 (1110:1240:1373)(1157:1287:1422))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x30y96
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (793:882:974)(771:850:930))
          (PORT IN5 (1104:1232:1363)(1091:1199:1312))
          (PORT IN8 (1479:1662:1848)(1541:1722:1908))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x40y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (755:857:962)(787:890:995))
          (PORT IN5 (416:475:535)(410:461:514))
          (PORT IN6 (742:845:950)(744:836:931))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x35y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1258_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (960:1095:1234)(975:1096:1220))
          (PORT IN3 (818:907:998)(819:893:970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x30y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1260_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1248:1396:1547)(1284:1429:1576))
          (PORT IN3 (539:618:698)(527:595:665))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x43y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1259:1435:1613)(1327:1498:1672))
          (PORT IN6 (1786:2015:2252)(1863:2095:2330))
          (PORT IN8 (1191:1356:1525)(1247:1413:1583))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x35y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1275:1443:1615)(1336:1500:1669))
          (PORT IN5 (1437:1637:1838)(1489:1676:1867))
          (PORT IN6 (948:1083:1220)(949:1067:1188))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4a////    Pos: x32y92
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (908:1043:1180)(905:1024:1145))
          (PORT IN6 (922:1049:1177)(950:1071:1195))
          (PORT IN7 (1457:1652:1853)(1488:1672:1861))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x37y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1447:1643:1844)(1497:1688:1882))
          (PORT IN7 (1904:2144:2391)(1967:2197:2432))
          (PORT IN8 (907:1021:1138)(910:1023:1138))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x39y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (768:863:961)(802:894:988))
          (PORT IN7 (952:1092:1233)(973:1104:1237))
          (PORT IN8 (363:419:477)(343:389:436))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x28y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (907:1011:1117)(908:1001:1096))
          (PORT IN3 (379:435:491)(357:399:442))
          (PORT IN4 (922:1034:1148)(919:1017:1119))
          (PORT IN5 (1467:1645:1828)(1481:1644:1813))
          (PORT IN7 (739:825:913)(733:810:890))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x50y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (582:668:757)(585:657:731))
          (PORT IN7 (360:414:469)(339:384:429))
          (PORT IN8 (550:639:730)(528:596:665))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x50y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1273_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (724:830:938)(725:819:916))
          (PORT IN4 (1118:1263:1412)(1172:1320:1472))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x48y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1274_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1836:2038:2242)(1927:2120:2318))
          (PORT IN4 (1610:1812:2018)(1665:1866:2075))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x47y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1291:1455:1621)(1319:1475:1633))
          (PORT IN7 (1083:1248:1416)(1109:1254:1400))
          (PORT IN8 (1088:1238:1390)(1127:1270:1415))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x48y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1276_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1431:1621:1814)(1451:1621:1793))
          (PORT IN2 (1540:1743:1951)(1644:1849:2059))
          (PORT IN3 (578:654:731)(570:632:695))
          (PORT IN4 (1291:1460:1632)(1356:1528:1703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x37y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (778:876:976)(798:888:981))
          (PORT IN5 (942:1074:1209)(971:1097:1224))
          (PORT IN6 (898:1029:1161)(910:1032:1156))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x32y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1262:1415:1572)(1295:1444:1597))
          (PORT IN3 (778:877:976)(794:886:980))
          (PORT IN8 (916:1034:1157)(905:1014:1125))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x34y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1085:1233:1384)(1117:1249:1386))
          (PORT IN5 (1397:1577:1762)(1436:1617:1800))
          (PORT IN6 (384:440:496)(357:402:447))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x27y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (584:659:734)(568:632:697))
          (PORT IN6 (1261:1425:1591)(1292:1447:1604))
          (PORT IN8 (1752:1991:2236)(1802:2038:2280))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x38y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (558:649:740)(549:621:695))
          (PORT IN7 (1229:1404:1584)(1242:1402:1564))
          (PORT IN8 (1506:1692:1882)(1581:1764:1950))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x29y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (560:637:716)(550:620:691))
          (PORT IN6 (1258:1407:1558)(1298:1444:1593))
          (PORT IN8 (897:1031:1166)(924:1053:1183))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x35y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1105:1241:1380)(1125:1256:1390))
          (PORT IN5 (1462:1645:1829)(1475:1643:1816))
          (PORT IN6 (949:1072:1196)(987:1101:1219))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x40y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1101:1265:1432)(1135:1283:1433))
          (PORT IN7 (1324:1484:1645)(1358:1519:1684))
          (PORT IN8 (928:1061:1197)(967:1096:1227))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x30y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1329:1488:1651)(1381:1537:1696))
          (PORT IN4 (719:826:935)(724:822:922))
          (PORT IN5 (560:636:712)(549:617:688))
          (PORT IN6 (1219:1373:1528)(1251:1398:1548))
          (PORT IN7 (725:836:948)(728:830:933))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x38y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (585:679:774)(578:653:729))
          (PORT IN5 (1117:1262:1409)(1144:1290:1438))
          (PORT IN6 (1144:1283:1425)(1160:1296:1432))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x30y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1476:1672:1871)(1537:1723:1914))
          (PORT IN6 (1101:1239:1379)(1119:1252:1387))
          (PORT IN7 (1805:2055:2308)(1867:2104:2347))
          (PORT IN8 (1370:1541:1714)(1364:1515:1669))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x44y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1677:1881:2088)(1766:1967:2173))
          (PORT IN5 (742:859:978)(745:849:956))
          (PORT IN6 (744:849:958)(758:854:953))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x30y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (382:438:496)(376:425:474))
          (PORT IN4 (1118:1273:1431)(1147:1298:1453))
          (PORT IN5 (576:656:738)(574:649:725))
          (PORT IN6 (1114:1244:1377)(1133:1257:1384))
          (PORT IN7 (910:1045:1182)(929:1057:1187))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x30y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (390:445:500)(384:432:481))
          (PORT IN4 (902:1017:1134)(914:1021:1131))
          (PORT IN5 (392:448:505)(383:431:480))
          (PORT IN7 (957:1086:1219)(1016:1148:1281))
          (PORT IN8 (571:653:737)(559:631:704))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x29y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1300_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1467:1650:1836)(1527:1702:1882))
          (PORT IN4 (385:444:503)(363:407:452))
          (PORT IN5 (569:650:732)(576:652:729))
          (PORT IN7 (764:869:977)(805:910:1016))
          (PORT IN8 (391:450:510)(360:406:452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x27y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (600:686:774)(604:683:764))
          (PORT IN4 (396:454:513)(371:417:464))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x21y94
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1302_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1913:2125:2343)(1983:2185:2394))
          (PORT IN7 (372:429:486)(350:394:439))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x27y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1303_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1233:1374:1520)(1287:1415:1547))
          (PORT IN4 (1040:1189:1339)(1056:1195:1337))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x27y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1304_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1064:1213:1364)(1093:1226:1363))
          (PORT IN8 (546:629:714)(534:608:683))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x32y88
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (941:1067:1197)(978:1097:1219))
          (PORT IN6 (1656:1861:2070)(1744:1943:2149))
          (PORT IN8 (428:484:542)(404:453:504))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x27y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1311_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1470:1655:1843)(1519:1694:1873))
          (PORT IN4 (1085:1238:1394)(1130:1277:1429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x29y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1104:1237:1373)(1109:1238:1370))
          (PORT IN3 (393:451:510)(377:429:482))
          (PORT IN5 (910:1047:1188)(926:1050:1178))
          (PORT IN6 (569:649:731)(559:626:694))
          (PORT IN8 (552:634:716)(555:625:695))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x32y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1521:1724:1931)(1575:1758:1945))
          (PORT IN5 (578:659:741)(578:650:723))
          (PORT IN6 (1777:2012:2253)(1822:2055:2294))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x34y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1801:2028:2258)(1867:2085:2307))
          (PORT IN3 (938:1057:1180)(962:1076:1192))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x35y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (986:1122:1261)(986:1113:1243))
          (PORT IN8 (1251:1402:1557)(1267:1404:1545))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x39y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1110:1235:1363)(1127:1246:1368))
          (PORT IN8 (744:849:957)(751:847:944))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x36y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1327_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (370:424:479)(341:384:429))
          (PORT IN3 (822:916:1012)(839:929:1019))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ICOMP////    Pos: x40y113
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a1329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (544:624:705)(513:577:644))
          (PORT IN2 (902:1028:1158)(925:1038:1155))
          (PORT IN3 (598:680:763)(595:670:748))
          (PORT IN8 (1293:1449:1608)(1301:1438:1579))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x38y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1588:1811:2039)(1648:1871:2099))
          (PORT IN7 (855:949:1045)(851:932:1016))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x35y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (746:849:954)(762:856:951))
          (PORT IN7 (1078:1212:1352)(1072:1190:1311))
          (PORT IN8 (387:446:505)(377:428:480))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x39y113
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (603:691:780)(593:666:740))
          (PORT IN6 (1089:1239:1390)(1100:1241:1384))
          (PORT IN7 (864:960:1058)(858:941:1027))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x37y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (596:674:754)(593:661:731))
          (PORT IN5 (555:645:736)(534:613:694))
          (PORT IN6 (1242:1399:1558)(1287:1437:1592))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x40y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (878:990:1103)(860:955:1053))
          (PORT IN5 (1623:1821:2026)(1647:1843:2043))
          (PORT IN6 (367:427:489)(348:398:449))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x34y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1501:1673:1851)(1524:1680:1841))
          (PORT IN3 (1662:1903:2147)(1712:1937:2166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x30y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1347_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (728:832:938)(728:823:920))
          (PORT IN4 (1267:1451:1640)(1333:1506:1681))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x31y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1425:1584:1747)(1484:1627:1773))
          (PORT IN6 (1420:1613:1810)(1463:1656:1854))
          (PORT IN8 (881:1001:1122)(892:1009:1126))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x31y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1349_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1184:1330:1477)(1226:1357:1491))
          (PORT IN3 (1222:1371:1525)(1216:1350:1489))
          (PORT IN4 (1041:1182:1326)(1066:1204:1345))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x33y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1221:1393:1568)(1231:1387:1545))
          (PORT IN5 (394:452:511)(370:417:464))
          (PORT IN6 (1107:1261:1417)(1146:1285:1427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x29y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (391:447:504)(378:427:476))
          (PORT IN3 (724:834:945)(723:818:916))
          (PORT IN4 (886:1017:1152)(936:1060:1185))
          (PORT IN5 (960:1087:1214)(987:1104:1223))
          (PORT IN7 (1094:1229:1368)(1119:1243:1370))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x24y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1352_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1031:1160:1294)(1013:1130:1248))
          (PORT IN4 (750:850:954)(776:878:981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x28y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (963:1104:1247)(961:1083:1206))
          (PORT IN7 (577:658:742)(566:638:711))
          (PORT IN8 (1058:1198:1340)(1047:1167:1291))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x21y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1036:1174:1315)(1018:1134:1252))
          (PORT IN7 (1213:1374:1537)(1249:1404:1563))
          (PORT IN8 (739:852:966)(765:878:992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x21y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (576:664:754)(564:638:713))
          (PORT IN5 (868:970:1075)(905:1001:1097))
          (PORT IN6 (725:835:946)(730:829:928))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x30y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (934:1077:1222)(924:1034:1149))
          (PORT IN2 (840:951:1063)(818:907:998))
          (PORT IN4 (1266:1401:1540)(1273:1391:1513))
          (PORT IN7 (757:866:977)(757:851:948))
          (PORT IN8 (535:621:709)(516:581:648))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x25y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (900:1038:1179)(924:1051:1180))
          (PORT IN6 (1238:1392:1551)(1261:1410:1562))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1359_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (749:850:951)(782:884:987))
          (PORT IN2 (1649:1846:2049)(1726:1928:2133))
          (PORT IN3 (937:1063:1192)(995:1125:1256))
          (PORT IN4 (906:1029:1155)(965:1090:1217))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x27y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (777:888:1001)(796:908:1021))
          (PORT IN8 (887:1022:1159)(887:1006:1128))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x25y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1064:1210:1361)(1109:1246:1387))
          (PORT IN5 (1226:1361:1499)(1228:1355:1485))
          (PORT IN6 (1272:1438:1608)(1294:1462:1632))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x29y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1221:1367:1517)(1224:1361:1502))
          (PORT IN7 (829:932:1038)(821:913:1008))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1363_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (734:835:940)(736:827:920))
          (PORT IN3 (1609:1817:2031)(1662:1870:2080))
          (PORT IN4 (1731:1943:2159)(1755:1958:2166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x27y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:872:984)(770:871:975))
          (PORT IN5 (1649:1845:2045)(1689:1886:2087))
          (PORT IN6 (903:1008:1115)(900:995:1092))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x36y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (599:687:777)(573:645:718))
          (PORT IN7 (1503:1679:1859)(1545:1718:1892))
          (PORT IN8 (1450:1637:1828)(1508:1683:1864))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x39y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (726:832:939)(742:837:933))
          (PORT IN7 (2007:2255:2510)(2081:2328:2582))
          (PORT IN8 (1916:2131:2350)(1981:2194:2410))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x31y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (772:870:970)(769:856:947))
          (PORT IN8 (1533:1733:1938)(1591:1799:2011))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x42y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1186:1358:1535)(1225:1393:1565))
          (PORT IN7 (1038:1172:1310)(1047:1171:1299))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x45y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1026:1172:1322)(1053:1189:1330))
          (PORT IN7 (921:1055:1191)(956:1085:1218))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x35y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (877:988:1104)(849:938:1030))
          (PORT IN7 (567:657:748)(548:616:686))
          (PORT IN8 (1418:1600:1786)(1480:1658:1841))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x31y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1664:1850:2041)(1739:1918:2103))
          (PORT IN7 (1859:2102:2349)(1920:2148:2382))
          (PORT IN8 (1649:1853:2061)(1739:1943:2151))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x40y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (575:659:744)(565:634:704))
          (PORT IN5 (1364:1535:1707)(1409:1583:1759))
          (PORT IN7 (986:1120:1256)(999:1127:1255))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x32y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (913:1047:1184)(949:1077:1207))
          (PORT IN7 (1044:1179:1318)(1042:1156:1274))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x35y103
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1380_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (392:451:510)(364:409:455))
          (PORT IN2 (1367:1527:1689)(1381:1519:1659))
          (PORT IN3 (952:1087:1223)(976:1104:1234))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///ORAND/    Pos: x33y106
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1381_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1197:1377:1559)(1197:1350:1506))
          (PORT IN2 (550:639:730)(542:619:697))
          (PORT IN3 (1343:1530:1723)(1368:1542:1719))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x33y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (567:644:722)(549:615:681))
          (PORT IN7 (1205:1377:1554)(1247:1401:1561))
          (PORT IN8 (867:988:1111)(907:1029:1153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x35y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (770:864:961)(769:854:942))
          (PORT IN7 (569:651:735)(562:632:703))
          (PORT IN8 (1196:1364:1535)(1232:1394:1560))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x52y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (566:643:721)(571:644:719))
          (PORT IN7 (753:842:934)(746:826:907))
          (PORT IN8 (920:1042:1167)(957:1077:1199))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x46y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (940:1051:1163)(931:1035:1141))
          (PORT IN4 (724:814:907)(734:823:913))
          (PORT IN5 (1050:1183:1319)(1053:1168:1285))
          (PORT IN6 (700:807:918)(709:809:911))
          (PORT IN8 (1251:1418:1590)(1305:1470:1640))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x47y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1388_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1019:1150:1284)(1029:1152:1278))
          (PORT IN5 (596:686:778)(577:654:733))
          (PORT IN6 (1318:1473:1632)(1365:1524:1683))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x25y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1047:1176:1311)(1039:1155:1273))
          (PORT IN7 (1157:1299:1444)(1190:1332:1476))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x27y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1409_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1189:1364:1543)(1187:1342:1498))
          (PORT IN4 (535:615:697)(513:579:648))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x20y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (936:1076:1216)(944:1070:1197))
          (PORT IN8 (554:639:726)(547:622:698))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x49y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1174:1328:1483)(1200:1342:1487))
          (PORT IN7 (1304:1455:1610)(1367:1518:1672))
          (PORT IN8 (540:624:709)(531:603:676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x32y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1432:1600:1773)(1428:1566:1709))
          (PORT IN3 (1339:1508:1681)(1355:1503:1657))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x23y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1413_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (571:662:753)(582:669:758))
          (PORT IN3 (745:851:960)(764:862:961))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x24y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1414_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1226:1380:1540)(1231:1377:1524))
          (PORT IN8 (775:879:984)(801:905:1010))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x30y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1415_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1732:1939:2153)(1795:1984:2178))
          (PORT IN3 (1082:1235:1392)(1130:1276:1425))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x20y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1559:1751:1947)(1643:1829:2017))
          (PORT IN7 (739:847:957)(748:846:945))
          (PORT IN8 (950:1076:1202)(990:1113:1238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x21y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1273:1436:1602)(1317:1475:1638))
          (PORT IN7 (571:655:741)(582:663:746))
          (PORT IN8 (1449:1644:1843)(1513:1701:1895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x48y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1418_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1019:1152:1286)(1018:1135:1255))
          (PORT IN7 (1369:1567:1772)(1370:1544:1722))
          (PORT IN8 (1855:2081:2314)(1910:2126:2346))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x48y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1521:1734:1953)(1554:1759:1966))
          (PORT IN5 (982:1107:1236)(1032:1156:1282))
          (PORT IN6 (737:845:955)(762:859:958))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x42y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1422_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1290:1446:1604)(1335:1481:1631))
          (PORT IN7 (581:661:743)(559:626:694))
          (PORT IN8 (922:1050:1179)(953:1084:1217))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x21y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1424_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (530:613:698)(521:594:669))
          (PORT IN7 (1319:1491:1666)(1360:1522:1689))
          (PORT IN8 (552:637:722)(546:620:695))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x47y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1021:1164:1309)(1027:1158:1291))
          (PORT IN5 (1254:1380:1510)(1267:1376:1488))
          (PORT IN6 (1591:1782:1977)(1636:1823:2014))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x24y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (906:1031:1160)(926:1038:1153))
          (PORT IN5 (773:869:968)(782:874:969))
          (PORT IN6 (1053:1184:1317)(1109:1230:1354))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x42y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (880:998:1118)(876:986:1098))
          (PORT IN7 (1552:1723:1897)(1577:1735:1895))
          (PORT IN8 (390:448:507)(388:439:490))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x21y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (404:461:520)(394:444:496))
          (PORT IN5 (761:867:977)(787:890:996))
          (PORT IN7 (1819:2057:2299)(1874:2102:2336))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x23y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (539:620:703)(537:609:683))
          (PORT IN5 (753:855:958)(758:851:945))
          (PORT IN6 (739:840:942)(725:818:913))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x49y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (911:1032:1155)(940:1054:1171))
          (PORT IN5 (407:464:521)(395:444:494))
          (PORT IN6 (1598:1813:2035)(1620:1824:2032))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x50y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (901:1020:1142)(927:1041:1157))
          (PORT IN5 (580:662:747)(561:633:707))
          (PORT IN6 (1617:1793:1972)(1703:1870:2039))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x26y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (751:854:958)(777:879:983))
          (PORT IN5 (392:454:518)(384:437:492))
          (PORT IN7 (1115:1264:1416)(1133:1275:1419))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x51y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1433_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (353:408:463)(331:376:422))
          (PORT IN5 (721:824:930)(722:812:905))
          (PORT IN6 (730:832:935)(723:818:916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x24y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (896:1015:1136)(894:1004:1116))
          (PORT IN7 (626:710:795)(622:700:779))
          (PORT IN8 (734:835:940)(750:850:952))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x42y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (398:457:517)(388:441:494))
          (PORT IN5 (1058:1212:1368)(1086:1227:1370))
          (PORT IN6 (1225:1381:1542)(1270:1421:1574))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x23y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1335:1493:1656)(1358:1518:1680))
          (PORT IN7 (1108:1237:1369)(1152:1276:1402))
          (PORT IN8 (1320:1478:1638)(1357:1514:1674))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x29y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (767:885:1006)(786:892:1000))
          (PORT IN6 (757:854:952)(745:834:924))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x44y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (566:643:721)(571:644:719))
          (PORT IN5 (1499:1696:1894)(1575:1761:1953))
          (PORT IN6 (1620:1841:2069)(1699:1909:2123))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x50y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1087:1231:1378)(1138:1279:1423))
          (PORT IN7 (1311:1478:1650)(1359:1526:1696))
          (PORT IN8 (575:663:752)(579:656:734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x50y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1102:1226:1353)(1109:1217:1328))
          (PORT IN7 (398:456:516)(393:445:497))
          (PORT IN8 (384:441:500)(380:430:480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x47y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1429:1588:1752)(1428:1572:1721))
          (PORT IN8 (1086:1227:1372)(1115:1252:1392))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1104:1222:1343)(1113:1220:1332))
          (PORT IN2 (403:457:511)(382:428:476))
          (PORT IN3 (576:662:748)(576:654:732))
          (PORT IN4 (1440:1643:1849)(1505:1692:1883))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x42y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1442_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1313:1490:1671)(1375:1540:1710))
          (PORT IN6 (1113:1229:1348)(1140:1244:1351))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x50y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1444_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (596:675:756)(614:683:754))
          (PORT IN5 (1182:1351:1523)(1218:1381:1549))
          (PORT IN6 (771:862:955)(784:863:944))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x50y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1445_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:849:947)(768:858:951))
          (PORT IN2 (580:663:749)(584:662:741))
          (PORT IN3 (563:645:727)(579:654:732))
          (PORT IN4 (1042:1204:1369)(1041:1182:1326))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x52y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (744:839:937)(768:858:949))
          (PORT IN5 (1755:1945:2137)(1845:2021:2200))
          (PORT IN6 (883:1012:1142)(892:1001:1112))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x43y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1448_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1114:1247:1385)(1137:1266:1400))
          (PORT IN7 (1158:1315:1475)(1202:1347:1493))
          (PORT IN8 (1483:1676:1874)(1537:1726:1920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x46y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1273:1460:1648)(1322:1486:1652))
          (PORT IN5 (935:1070:1208)(978:1118:1261))
          (PORT IN6 (893:1033:1175)(899:1022:1147))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x44y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1450_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (547:632:718)(542:614:689))
          (PORT IN4 (1087:1212:1340)(1084:1195:1309))
          (PORT IN5 (1402:1598:1797)(1450:1639:1831))
          (PORT IN6 (1199:1370:1545)(1243:1408:1579))
          (PORT IN8 (1395:1586:1780)(1442:1625:1814))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x47y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1112:1260:1411)(1170:1311:1457))
          (PORT IN5 (594:680:766)(604:684:764))
          (PORT IN6 (765:863:965)(786:879:975))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x42y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (584:667:750)(598:678:760))
          (PORT IN4 (565:645:726)(549:621:694))
          (PORT IN5 (842:964:1090)(848:961:1077))
          (PORT IN7 (940:1063:1189)(942:1060:1180))
          (PORT IN8 (1064:1206:1349)(1101:1245:1395))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x44y98
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1254:1409:1569)(1276:1423:1575))
          (PORT IN3 (921:1056:1193)(942:1068:1198))
          (PORT IN4 (548:636:725)(529:600:673))
          (PORT IN5 (935:1045:1158)(957:1066:1178))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x46y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1464:1639:1819)(1520:1695:1875))
          (PORT IN7 (1563:1785:2010)(1591:1792:1998))
          (PORT IN8 (1649:1877:2110)(1650:1850:2059))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x43y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (537:620:705)(533:607:682))
          (PORT IN5 (1245:1408:1575)(1256:1406:1556))
          (PORT IN7 (1787:2000:2219)(1885:2100:2319))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x43y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (854:955:1058)(886:980:1076))
          (PORT IN5 (1413:1578:1747)(1481:1638:1799))
          (PORT IN6 (1373:1547:1724)(1426:1591:1758))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x42y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (622:703:785)(634:707:781))
          (PORT IN5 (1415:1618:1825)(1447:1639:1837))
          (PORT IN6 (1473:1622:1777)(1506:1643:1784))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x43y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (857:959:1062)(890:986:1084))
          (PORT IN5 (1586:1798:2012)(1592:1778:1970))
          (PORT IN6 (1200:1361:1524)(1187:1317:1452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x42y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1226:1378:1534)(1271:1421:1575))
          (PORT IN5 (1134:1276:1422)(1183:1323:1467))
          (PORT IN7 (2206:2479:2759)(2302:2570:2844))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x44y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1136:1284:1438)(1192:1333:1476))
          (PORT IN7 (543:630:720)(522:590:659))
          (PORT IN8 (1426:1609:1796)(1471:1654:1840))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x45y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1148:1279:1414)(1166:1281:1399))
          (PORT IN7 (1000:1124:1249)(1026:1144:1266))
          (PORT IN8 (595:664:736)(608:669:733))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x44y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1124:1268:1412)(1202:1346:1492))
          (PORT IN4 (545:628:712)(545:616:690))
          (PORT IN5 (906:1036:1169)(907:1026:1147))
          (PORT IN7 (769:866:966)(795:887:982))
          (PORT IN8 (949:1060:1173)(967:1071:1179))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x46y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1478_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1460:1636:1817)(1491:1655:1827))
          (PORT IN3 (1412:1567:1726)(1446:1589:1733))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x47y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1479_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1383:1560:1741)(1441:1613:1787))
          (PORT IN7 (1112:1268:1428)(1149:1302:1459))
          (PORT IN8 (755:855:959)(781:884:987))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x48y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (605:680:755)(604:669:735))
          (PORT IN7 (912:1038:1166)(942:1056:1172))
          (PORT IN8 (933:1073:1215)(968:1103:1241))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x44y116
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1481_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (388:445:503)(385:434:484))
          (PORT IN5 (585:671:758)(577:649:723))
          (PORT IN8 (747:844:941)(757:850:947))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x47y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1214:1364:1517)(1254:1394:1537))
          (PORT IN7 (396:453:510)(369:414:460))
          (PORT IN8 (1265:1443:1625)(1323:1498:1675))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x54y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1483_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1230:1390:1553)(1259:1414:1572))
          (PORT IN8 (709:817:927)(695:784:876))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x48y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (791:890:989)(812:905:999))
          (PORT IN3 (1072:1218:1366)(1072:1207:1344))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x50y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (587:662:738)(593:659:727))
          (PORT IN7 (568:650:735)(576:655:735))
          (PORT IN8 (895:1025:1158)(924:1043:1163))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x50y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (924:1030:1140)(930:1029:1129))
          (PORT IN8 (754:853:953)(771:864:958))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x49y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (774:876:981)(790:887:985))
          (PORT IN7 (579:666:755)(564:637:712))
          (PORT IN8 (1236:1399:1568)(1276:1437:1602))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x50y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1490_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (712:805:899)(726:812:899))
          (PORT IN8 (719:822:928)(726:823:921))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x46y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (940:1070:1200)(982:1102:1225))
          (PORT IN7 (1423:1625:1830)(1496:1702:1912))
          (PORT IN8 (928:1036:1146)(955:1059:1167))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x50y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1492_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1281:1460:1643)(1346:1522:1700))
          (PORT IN2 (1131:1273:1417)(1202:1345:1491))
          (PORT IN3 (874:1000:1129)(908:1021:1135))
          (PORT IN4 (1060:1208:1360)(1130:1276:1425))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x49y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1222:1353:1486)(1234:1348:1464))
          (PORT IN7 (1247:1397:1550)(1310:1463:1620))
          (PORT IN8 (1408:1569:1733)(1415:1562:1712))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x50y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (900:1029:1160)(922:1043:1168))
          (PORT IN8 (934:1056:1182)(967:1086:1208))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x45y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1117:1271:1426)(1175:1322:1472))
          (PORT IN5 (748:856:967)(754:853:955))
          (PORT IN6 (768:867:967)(755:845:936))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x48y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1496_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1225:1390:1557)(1224:1365:1507))
          (PORT IN6 (1345:1524:1707)(1427:1604:1785))
          (PORT IN7 (778:879:981)(790:880:972))
          (PORT IN8 (1097:1242:1390)(1141:1285:1432))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x44y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1544:1748:1957)(1603:1792:1984))
          (PORT IN5 (1228:1379:1532)(1235:1375:1519))
          (PORT IN6 (1813:2041:2276)(1908:2133:2362))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x45y113
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1498_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (609:692:777)(612:692:773))
          (PORT IN4 (1176:1313:1452)(1214:1348:1487))
          (PORT IN5 (375:433:492)(354:399:445))
          (PORT IN7 (780:893:1008)(781:882:986))
          (PORT IN8 (1070:1193:1318)(1083:1193:1307))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x46y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (747:852:960)(743:836:930))
          (PORT IN2 (951:1070:1191)(987:1106:1226))
          (PORT IN4 (879:1012:1149)(887:1005:1124))
          (PORT IN7 (1126:1270:1417)(1190:1336:1485))
          (PORT IN8 (373:433:494)(364:418:472))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x50y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (398:456:515)(387:438:490))
          (PORT IN5 (1894:2122:2353)(1958:2175:2398))
          (PORT IN6 (699:812:927)(698:800:904))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x48y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1502_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (863:979:1098)(850:948:1048))
          (PORT IN3 (766:866:966)(791:884:980))
          (PORT IN4 (750:849:950)(757:846:937))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x44y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1425:1629:1837)(1494:1686:1884))
          (PORT IN5 (1307:1450:1600)(1334:1463:1596))
          (PORT IN6 (1436:1615:1798)(1445:1611:1783))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x46y113
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1506_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1757:1960:2167)(1822:2023:2230))
          (PORT IN3 (1437:1588:1741)(1484:1622:1764))
          (PORT IN8 (1452:1651:1853)(1505:1694:1887))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x49y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1270:1417:1566)(1281:1416:1553))
          (PORT IN5 (392:449:507)(384:435:487))
          (PORT IN6 (1103:1248:1399)(1164:1315:1470))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x47y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (591:675:759)(582:658:736))
          (PORT IN5 (1484:1642:1802)(1497:1632:1772))
          (PORT IN6 (1081:1227:1375)(1061:1179:1299))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4a////    Pos: x48y117
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (528:613:701)(503:567:632))
          (PORT IN6 (778:874:972)(801:892:984))
          (PORT IN7 (1514:1709:1906)(1620:1823:2030))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x52y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1511_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (381:436:492)(367:413:460))
          (PORT IN5 (1496:1676:1861)(1538:1710:1884))
          (PORT IN6 (1151:1275:1400)(1167:1280:1396))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x47y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1514_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1266:1447:1630)(1337:1505:1676))
          (PORT IN5 (1459:1650:1847)(1539:1724:1913))
          (PORT IN6 (940:1044:1153)(962:1066:1171))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x44y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1132:1275:1420)(1141:1276:1413))
          (PORT IN8 (1066:1213:1362)(1115:1257:1401))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x50y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1516_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1174:1323:1476)(1218:1363:1512))
          (PORT IN5 (1612:1794:1981)(1680:1860:2042))
          (PORT IN6 (1157:1296:1438)(1191:1329:1469))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x52y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1517_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1735:1953:2176)(1797:2017:2241))
          (PORT IN3 (1093:1248:1405)(1137:1284:1433))
          (PORT IN4 (836:948:1061)(863:965:1069))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x49y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1518_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (999:1126:1256)(1018:1137:1260))
          (PORT IN5 (1220:1370:1525)(1222:1363:1508))
          (PORT IN6 (959:1084:1212)(986:1102:1221))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x48y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1519_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (562:643:726)(573:651:730))
          (PORT IN4 (1102:1257:1416)(1136:1289:1445))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x50y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1520_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (571:657:745)(576:647:721))
          (PORT IN5 (1115:1257:1404)(1177:1319:1467))
          (PORT IN6 (1299:1445:1595)(1330:1471:1617))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x54y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1637:1838:2047)(1701:1897:2096))
          (PORT IN8 (985:1110:1238)(1031:1149:1268))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x48y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1522_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (735:852:970)(728:827:928))
          (PORT IN2 (1912:2139:2371)(2014:2241:2474))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x52y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1524_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1584:1795:2009)(1629:1826:2027))
          (PORT IN8 (1359:1549:1742)(1461:1648:1840))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x44y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1525_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (752:848:945)(747:832:919))
          (PORT IN4 (1189:1346:1507)(1201:1343:1490))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x46y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:621:702)(531:600:672))
          (PORT IN7 (1422:1596:1771)(1451:1617:1787))
          (PORT IN8 (394:448:504)(384:432:480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x50y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (564:649:735)(553:626:700))
          (PORT IN5 (758:854:952)(767:860:956))
          (PORT IN6 (1429:1616:1808)(1454:1635:1819))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x51y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1528_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (384:445:506)(358:404:450))
          (PORT IN5 (1251:1422:1596)(1324:1491:1663))
          (PORT IN6 (1428:1612:1798)(1481:1660:1843))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x50y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1529_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (371:424:479)(346:389:432))
          (PORT IN5 (363:419:477)(344:390:437))
          (PORT IN6 (1049:1183:1320)(1080:1215:1355))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x52y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1530_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1276:1436:1599)(1322:1481:1644))
          (PORT IN7 (1874:2108:2344)(1939:2172:2410))
          (PORT IN8 (1246:1394:1546)(1309:1449:1592))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x41y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (566:648:731)(569:648:728))
          (PORT IN5 (594:682:771)(587:660:735))
          (PORT IN6 (1143:1271:1402)(1176:1298:1425))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x48y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1532_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1200:1366:1535)(1232:1390:1550))
          (PORT IN5 (437:496:556)(416:467:520))
          (PORT IN6 (415:470:526)(393:440:489))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x32y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1243:1401:1563)(1263:1406:1553))
          (PORT IN4 (955:1077:1202)(993:1115:1239))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x38y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1624:1842:2066)(1696:1913:2134))
          (PORT IN5 (597:683:770)(594:674:755))
          (PORT IN6 (1454:1616:1783)(1461:1611:1763))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x46y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (964:1077:1193)(984:1086:1190))
          (PORT IN6 (1360:1533:1712)(1421:1585:1752))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x45y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1538_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1256:1437:1621)(1308:1474:1645))
          (PORT IN5 (552:634:717)(547:615:686))
          (PORT IN6 (936:1044:1153)(957:1060:1166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x1y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1539_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2030:2237:2450)(2127:2320:2517))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1539_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x77y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1540_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2000:2208:2419)(2103:2288:2480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1540_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x1y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1541_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1966:2177:2392)(2052:2248:2446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1541_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x73y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1964:2166:2373)(2067:2261:2460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1542_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x85y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2448:2679:2915)(2547:2770:2999))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1543_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x1y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1860:2059:2262)(1943:2128:2315))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1544_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x81y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1545_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2004:2187:2376)(2123:2292:2466))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1545_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x1y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1621:1810:2004)(1699:1864:2031))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1546_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x75y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1547_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1949:2155:2364)(2046:2234:2424))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1547_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x1y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2146:2350:2558)(2223:2407:2596))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1548_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x36y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1549_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1006:1145:1288)(979:1094:1213))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x41y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1550_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (930:1054:1181)(965:1086:1210))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x46y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1551_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1240:1388:1538)(1299:1435:1573))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x39y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1552_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (975:1108:1243)(967:1084:1205))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x43y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1553_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1692:1885:2079)(1751:1928:2109))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x43y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1554_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (863:972:1083)(845:938:1035))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x28y105
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1555_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1498:1665:1836)(1520:1660:1806))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x35y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1556_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1075:1225:1379)(1052:1177:1306))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x43y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1557_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (969:1100:1234)(997:1114:1234))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x31y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1558_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (799:900:1004)(804:902:1001))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x37y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1559_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1542:1716:1893)(1596:1764:1935))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x32y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1560_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (837:974:1112)(824:941:1058))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x28y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1561_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (737:841:948)(748:851:955))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x53y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1562_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1292:1447:1604)(1360:1499:1642))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x37y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1563_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (555:636:718)(545:609:674))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x31y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1564_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (940:1080:1222)(959:1082:1207))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x29y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1565_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (557:635:713)(552:614:679))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x31y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1566_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (740:842:946)(759:856:957))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x27y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1567_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (765:859:953)(787:875:964))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x31y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1568_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (954:1074:1198)(956:1064:1174))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x27y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1569_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1095:1241:1390)(1165:1307:1452))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x30y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1570_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (552:632:713)(536:609:683))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x31y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1571_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (737:849:962)(732:833:936))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x31y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1572_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (960:1082:1205)(984:1103:1224))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x32y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1573_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (550:637:725)(532:606:681))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x26y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1574_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1619:1806:1997)(1693:1867:2048))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x27y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1575_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1419:1592:1771)(1444:1606:1772))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x25y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1576_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1109:1235:1362)(1101:1212:1326))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x31y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1577_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1388:1535:1688)(1417:1554:1695))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x27y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1578_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (750:850:952)(755:853:955))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x34y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1579_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1229:1383:1541)(1247:1380:1515))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x30y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1580_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1231:1389:1550)(1241:1383:1529))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x34y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1581_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (944:1083:1225)(949:1071:1196))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x28y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1582_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1174:1327:1483)(1214:1352:1493))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x30y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1583_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1062:1210:1362)(1090:1222:1356))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x29y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1584_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (581:662:745)(573:645:719))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x29y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1585_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1147:1281:1420)(1182:1311:1443))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x37y118
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1586_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1240:1379:1521)(1305:1436:1570))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x27y120
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1587_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1382:1573:1769)(1406:1582:1762))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x43y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1588_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1582:1756:1935)(1618:1775:1937))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x31y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1589_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1468:1683:1899)(1560:1762:1967))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x32y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1590_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1323:1494:1667)(1401:1563:1728))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x37y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1591_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1240:1389:1544)(1302:1449:1600))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x38y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1592_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1418:1581:1748)(1493:1646:1804))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x40y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1593_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1141:1279:1420)(1172:1306:1444))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x39y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1594_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1046:1185:1326)(1048:1167:1290))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x42y111
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1595_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1366:1563:1763)(1404:1589:1776))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x30y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1596_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1110:1266:1424)(1141:1292:1447))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x37y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1597_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1033:1153:1275)(1053:1171:1292))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x46y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1598_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1323:1464:1608)(1369:1500:1635))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x27y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1599_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1065:1195:1328)(1105:1238:1374))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x37y116
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1600_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1214:1335:1459)(1242:1359:1479))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x29y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1601_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (553:632:711)(555:629:704))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x38y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1602_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (366:429:493)(344:391:439))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x34y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1603_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (773:887:1003)(762:858:956))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x44y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1604_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1383:1541:1702)(1397:1534:1674))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x34y119
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1605_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1504:1679:1861)(1534:1706:1881))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x36y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1606_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (893:988:1086)(895:982:1072))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x32y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1607_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1421:1588:1760)(1439:1587:1739))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x38y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1608_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1274:1438:1608)(1338:1494:1652))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x30y104
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1609_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1467:1646:1828)(1532:1709:1889))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x24y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1610_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (885:1007:1132)(883:992:1104))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x31y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1611_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (744:844:945)(760:850:943))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x37y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1612_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (798:907:1020)(801:901:1003))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x29y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1613_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1021:1167:1316)(1039:1174:1313))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x31y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1614_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (769:871:975)(802:901:1002))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x34y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1615_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1032:1171:1314)(1043:1166:1291))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x51y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1616_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1636:1834:2037)(1708:1898:2096))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x41y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1617_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1975:2217:2466)(2030:2259:2492))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x39y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1618_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1590:1777:1970)(1624:1797:1975))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x49y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1619_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (752:853:955)(739:832:927))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x22y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1620_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1029:1161:1295)(1025:1137:1251))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x27y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1621_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1035:1172:1312)(1028:1149:1273))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x32y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1622_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1172:1298:1427)(1193:1304:1418))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x31y111
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1623_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (404:462:520)(378:421:465))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x27y116
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1624_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1125:1279:1434)(1158:1295:1433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x26y118
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1625_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1985:2215:2451)(2044:2271:2503))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x25y111
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1626_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1314:1470:1630)(1364:1519:1677))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x28y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1627_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (762:871:983)(791:898:1006))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x27y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1628_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (406:467:529)(391:445:500))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x29y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1629_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (785:884:986)(796:888:982))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x52y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1630_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (387:448:511)(380:434:490))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x25y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1631_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (381:436:492)(349:394:439))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x51y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1632_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (721:825:931)(708:799:893))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x44y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1633_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (559:648:738)(550:621:693))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x45y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1634_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (937:1055:1178)(963:1078:1197))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x47y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1635_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1068:1228:1390)(1080:1226:1377))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x26y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1636_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1028:1166:1305)(1015:1132:1251))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x22y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1637_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (406:472:539)(385:433:482))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x39y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1638_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (774:873:974)(802:894:988))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x45y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1639_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (561:646:732)(572:653:735))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x32y104
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1640_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (415:470:526)(393:440:489))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x48y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1641_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (753:858:965)(766:868:973))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x44y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1642_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1033:1157:1283)(1085:1207:1332))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x43y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1643_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1765:1970:2182)(1815:2013:2216))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x42y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1644_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1882:2102:2326)(1941:2148:2359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x43y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1645_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1591:1799:2011)(1640:1847:2057))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x47y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1646_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1546:1727:1910)(1603:1775:1952))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x44y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1647_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (959:1071:1185)(948:1045:1144))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x51y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1648_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (581:658:737)(572:634:697))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x46y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1649_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1085:1226:1372)(1101:1234:1370))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x46y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1650_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (913:1018:1126)(908:1002:1098))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x42y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1651_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1368:1523:1684)(1396:1534:1677))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x49y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1652_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1105:1243:1384)(1130:1258:1390))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x35y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1653_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1310:1464:1619)(1370:1509:1650))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x33y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1654_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1242:1387:1535)(1298:1431:1566))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x40y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1655_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1121:1243:1367)(1157:1268:1381))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x42y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1656_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (587:657:728)(597:660:723))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x46y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1657_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1926:2173:2424)(1967:2198:2434))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x48y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1658_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1530:1716:1904)(1593:1759:1929))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x40y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1659_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1260:1434:1610)(1308:1472:1639))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x44y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1660_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1495:1663:1835)(1526:1685:1845))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x42y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1661_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1003:1138:1279)(979:1089:1202))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x42y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1662_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (760:876:992)(758:862:969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x38y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1663_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (569:648:728)(568:638:710))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x40y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1664_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (598:676:755)(599:673:750))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x46y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1665_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (972:1104:1236)(955:1064:1176))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x42y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1666_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1903:2153:2405)(1975:2202:2438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x53y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1667_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1754:1944:2139)(1849:2034:2226))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x53y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1668_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1388:1543:1702)(1466:1606:1749))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x51y104
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1669_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (733:852:973)(722:820:920))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x45y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1670_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1221:1395:1573)(1231:1386:1546))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x45y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1671_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (742:847:953)(767:872:977))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x27y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1672_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1360:1525:1697)(1381:1544:1712))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x25y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1673_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1564:1771:1982)(1597:1803:2011))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x33y111
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1674_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1780:1999:2224)(1867:2087:2312))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x40y105
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1675_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2609:2876:3149)(2733:2981:3233))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x32y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1676_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1006:1154:1306)(1029:1171:1315))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x36y111
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1677_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (898:1020:1145)(956:1088:1220))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x32y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1678_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1135:1280:1427)(1197:1344:1493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x40y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1679_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1013:1150:1288)(999:1112:1229))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x30y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1680_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1568:1751:1940)(1611:1784:1959))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x38y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1681_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (788:881:978)(803:892:984))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x42y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1682_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1552:1745:1943)(1573:1758:1945))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x28y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1683_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (617:698:781)(618:697:776))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x34y116
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1684_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1501:1670:1843)(1563:1728:1897))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x28y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1685_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (585:656:729)(595:657:720))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x37y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1686_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1202:1343:1487)(1214:1346:1478))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x35y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1687_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (732:843:955)(746:846:949))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x33y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1688_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1266:1416:1570)(1270:1407:1548))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x37y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1689_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (899:1019:1142)(904:1022:1142))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x31y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1690_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (807:924:1042)(816:927:1040))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x35y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1691_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (756:876:998)(743:842:944))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x31y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1692_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1154:1299:1447)(1186:1331:1480))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x31y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1693_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1292:1449:1609)(1328:1483:1643))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x28y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1694_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (528:604:681)(528:595:665))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x28y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1695_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (552:637:723)(527:592:659))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x44y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1696_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (865:966:1068)(884:970:1059))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x44y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1697_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1011:1150:1294)(1038:1173:1311))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x50y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1698_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1296:1462:1631)(1330:1483:1639))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x52y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1699_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1517:1713:1913)(1614:1813:2015))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x47y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1700_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1258:1402:1550)(1292:1432:1575))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x50y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1701_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (903:1029:1159)(933:1059:1186))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x40y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1702_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1083:1214:1348)(1090:1213:1336))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x29y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1703_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (564:655:747)(564:639:715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x49y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1704_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (415:471:529)(398:447:497))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x28y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1705_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (565:643:722)(575:651:728))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x22y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1706_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (745:840:936)(760:844:931))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x23y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1707_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1706:1918:2136)(1788:1992:2201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x30y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1708_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1038:1195:1354)(1065:1210:1359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
)
// 
// 
// Min/Max-Timing
//         1539/10      1  min:  100  max:  100
//         1540/10      1  min:  100  max:  100
//         1541/10      1  min:  100  max:  100
//         1542/10      1  min:  100  max:  100
//         1543/10      1  min:  100  max:  100
//         1544/10      1  min:  100  max:  100
//         1545/10      1  min:  100  max:  100
//         1546/10      1  min:  100  max:  100
//         1547/10      1  min:  100  max:  100
//         1548/10      1  min:  100  max:  100
