
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/utils_1/imports/synth_1/cache.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/utils_1/imports/synth_1/cache.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22008
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1212.258 ; gain = 408.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/top_module.v:3]
INFO: [Synth 8-638] synthesizing module 'UART_RX_CTRL' [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/receiver.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_CTRL' (0#1) [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/receiver.vhd:25]
INFO: [Synth 8-6157] synthesizing module 'cache' [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cache' (0#1) [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'Clock_divider' [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Clock_divider' (0#1) [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/top_module.v:3]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  instr_reg with 18432 registers
WARNING: [Synth 8-6014] Unused sequential element mshr_is_full_reg was removed.  [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/main.v:56]
WARNING: [Synth 8-6014] Unused sequential element curr_tag_reg was removed.  [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/main.v:67]
WARNING: [Synth 8-6014] Unused sequential element curr_index_reg was removed.  [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/main.v:68]
WARNING: [Synth 8-6014] Unused sequential element index_max_reg was removed.  [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/main.v:77]
WARNING: [Synth 8-6014] Unused sequential element b_index_reg was removed.  [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/main.v:93]
WARNING: [Synth 8-6014] Unused sequential element clock_reg was removed.  [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/top_module.v:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:01:14 . Memory (MB): peak = 2347.129 ; gain = 1542.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:16 . Memory (MB): peak = 2347.129 ; gain = 1542.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:16 . Memory (MB): peak = 2347.129 ; gain = 1542.930
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2347.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'hit_count[10]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[9]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[8]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[7]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[6]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[5]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[4]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[3]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[2]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[1]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[0]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[0]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[1]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[2]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[3]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[4]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[5]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[6]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[7]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[8]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[9]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hit_count[10]'. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2383.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 2383.496 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 2383.496 ; gain = 1579.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:59 ; elapsed = 00:02:12 . Memory (MB): peak = 2672.070 ; gain = 1867.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:59 ; elapsed = 00:02:12 . Memory (MB): peak = 2672.070 ; gain = 1867.871
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cache'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                               00
                  iSTATE |                                1 |                               01
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE1 |                            00010 |                              001
                 iSTATE2 |                            00100 |                              010
                 iSTATE3 |                            01000 |                              011
                  iSTATE |                            10000 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:01 ; elapsed = 00:11:11 . Memory (MB): peak = 3350.203 ; gain = 2546.004
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM instr_buffer_reg. We will not be able to pipeline it. This may degrade performance. 


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               18 Bit    Registers := 1024  
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1025  
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	              34K Bit	(1101 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 78    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 5268  
	   2 Input   14 Bit        Muxes := 1     
	   6 Input   14 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 50303 
	 256 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 21    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7376  
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM instr_buffer_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instr_buffer_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "cache__GB0/instr_buffer_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM instr_buffer_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FSM_sequential_state_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:57 ; elapsed = 00:24:35 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cache__GB0  | instr_buffer_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:02 ; elapsed = 00:24:48 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:03 ; elapsed = 00:24:50 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cache__GB0  | instr_buffer_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i1i_1/i1/instr_buffer_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i1i_1/i1/instr_buffer_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:31 ; elapsed = 00:25:55 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i1/instr_buffer_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i1/instr_buffer_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:16 ; elapsed = 00:28:03 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:16 ; elapsed = 00:28:05 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:20 ; elapsed = 00:28:14 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:20 ; elapsed = 00:28:14 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:51 ; elapsed = 00:29:51 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:52 ; elapsed = 00:29:52 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    14|
|3     |LUT1     |     8|
|4     |LUT2     |  2064|
|5     |LUT3     |  6181|
|6     |LUT4     |  4519|
|7     |LUT5     | 20865|
|8     |LUT6     | 70061|
|9     |MUXF7    |  4134|
|10    |MUXF8    |  1745|
|11    |RAMB36E1 |     2|
|12    |FDRE     | 22789|
|13    |IBUF     |     2|
|14    |OBUF     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:52 ; elapsed = 00:29:52 . Memory (MB): peak = 3395.727 ; gain = 2591.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:05 ; elapsed = 00:29:36 . Memory (MB): peak = 3395.727 ; gain = 2555.160
Synthesis Optimization Complete : Time (s): cpu = 00:10:52 ; elapsed = 00:29:57 . Memory (MB): peak = 3395.727 ; gain = 2591.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3395.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'cache' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 3395.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e9d1e809
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 31 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:13 ; elapsed = 00:30:57 . Memory (MB): peak = 3395.727 ; gain = 2987.828
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/CS224-Hardware-Lab/Lab_5/cache/cache.runs/synth_1/top_module.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 3395.727 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 22:40:46 2023...
