/// Auto-generated register definitions for RTT
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::rtt {

// ============================================================================
// RTT - Real-time Timer
// Base Address: 0x400E1A30
// ============================================================================

/// RTT Register Structure
struct RTT_Registers {

    /// Mode Register
    /// Offset: 0x0000
    /// Reset value: 0x00008000
    /// Access: read-write
    volatile uint32_t MR;

    /// Alarm Register
    /// Offset: 0x0004
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t AR;

    /// Value Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t VR;

    /// Status Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;
};

static_assert(sizeof(RTT_Registers) >= 16, "RTT_Registers size mismatch");

/// RTT peripheral instance
constexpr RTT_Registers* RTT = 
    reinterpret_cast<RTT_Registers*>(0x400E1A30);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::rtt
