{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486237387952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486237387952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 04 20:43:07 2017 " "Processing started: Sat Feb 04 20:43:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486237387952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486237387952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 02-Display_Counter_VHDL -c 02-Display_Counter_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off 02-Display_Counter_VHDL -c 02-Display_Counter_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486237387952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1486237388749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1486237388749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/pll1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403499 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/pll1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486237403499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486237403515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Dataflow " "Found design unit 1: Decoder-Dataflow" {  } { { "Decoder.vhd" "" { Text "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/Decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403530 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486237403530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-Behavioral " "Found design unit 1: Multiplexer-Behavioral" {  } { { "Multiplexer.vhd" "" { Text "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/Multiplexer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403546 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.vhd" "" { Text "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/Multiplexer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486237403546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02-display_counter_vhdl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 02-display_counter_vhdl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 02-Display_Counter_VHDL " "Found entity 1: 02-Display_Counter_VHDL" {  } { { "02-Display_Counter_VHDL.bdf" "" { Schematic "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/02-Display_Counter_VHDL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486237403608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-Behavioral " "Found design unit 1: Divider-Behavioral" {  } { { "Divider.vhd" "" { Text "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403624 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486237403624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486237403624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "02-Display_Counter_VHDL " "Elaborating entity \"02-Display_Counter_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1486237403858 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "Input\[3..0\] Decoder inst_dec1 \"O\[15..0\]\" " "Width mismatch in port \"Input\[3..0\]\" of instance \"inst_dec1\" and type Decoder -- source is \"\"O\[15..0\]\"\"" {  } { { "02-Display_Counter_VHDL.bdf" "" { Schematic "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/02-Display_Counter_VHDL.bdf" { { 264 224 280 281 "O\[7..4\]" "" } { 352 224 280 369 "O\[11..8\]" "" } { 440 224 280 457 "O\[15..12\]" "" } { 176 168 249 193 "O\[15..0\],O\[3..0\]" "" } { 192 224 280 192 "" "" } { 192 224 224 280 "" "" } { 280 224 224 368 "O\[15..0\]" "" } { 368 224 224 456 "" "" } { 264 224 280 281 "O\[7..4\]" "" } { 352 224 280 369 "O\[11..8\]" "" } { 440 224 280 457 "O\[15..12\]" "" } { 176 168 249 193 "O\[15..0\],O\[3..0\]" "" } { 176 168 249 193 "O\[15..0\],O\[3..0\]" "" } { 280 224 224 368 "O\[15..0\]" "" } { 160 280 464 240 "inst_dec1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486237403905 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "O\[15..0\],O\[3..0\] \"Output\[15..0\]\" (ID Counter:inst_cnt) " "Width mismatch in O\[15..0\],O\[3..0\] -- source is \"\"Output\[15..0\]\" (ID Counter:inst_cnt)\"" {  } { { "02-Display_Counter_VHDL.bdf" "" { Schematic "C:/Users/olo/Desktop/MAX10-Training/02-Display_Counter_VHDL/02-Display_Counter_VHDL.bdf" { { 264 224 280 281 "O\[7..4\]" "" } { 352 224 280 369 "O\[11..8\]" "" } { 440 224 280 457 "O\[15..12\]" "" } { 176 168 249 193 "O\[15..0\],O\[3..0\]" "" } { 192 224 280 192 "" "" } { 192 224 224 280 "" "" } { 280 224 224 368 "O\[15..0\]" "" } { 368 224 224 456 "" "" } { 160 8 168 240 "inst_cnt" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486237403905 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1486237403905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486237404186 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 04 20:43:24 2017 " "Processing ended: Sat Feb 04 20:43:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486237404186 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486237404186 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486237404186 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486237404186 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486237404921 ""}
