# Part4-2-Block-Design

æœ¬ç« ç¯€æœƒä½¿ç”¨ä½ åœ¨ [`Part4-1-IP-Package`](../Part4-1-IP-Package/) ä¸­å°è£å¥½çš„è‡ªè¨‚ IPã€‚  
è«‹å‹™å¿…å…ˆå®Œæˆ IP åŒ…è£æ­¥é©Ÿï¼Œæ‰èƒ½é †åˆ©åœ¨ Block Design ä¸­åŠ å…¥è©² IP é€²è¡Œé€£ç·šèˆ‡æ•´åˆã€‚

##   What is Block Design ?
Vivado çš„ `Block Design` æ˜¯ä¸€å€‹åœ–å½¢åŒ–è¨­è¨ˆå¹³å°ï¼Œå¯è®“ä½ ä½¿ç”¨æ‹–æ‹‰æ–¹å¼å°‡å¤šå€‹ IP æ ¸ï¼ˆå¦‚ AXI IPã€è‡ªè¨‚ IPã€Zynq PS ç­‰ï¼‰çµ„åˆæˆå®Œæ•´ç³»çµ±ã€‚  
é€™å¤§å¹…ç°¡åŒ–äº† RTL é€£ç·šèˆ‡ç³»çµ±æ•´åˆçš„è¤‡é›œåº¦ï¼Œæ˜¯é€²éš FPGA é–‹ç™¼çš„ä¸»æµæ–¹å¼ä¹‹ä¸€ã€‚  
>   ä½ ä¸æœƒæƒ³è¦ç”¨å¯« code çš„æ–¹å¼å»æ‹‰ä¸‹é¢é€™å¼µåœ–çš„ ğŸ™ƒ  
>
>![Block_Design](./png/Block_Design.png)

## Part4.2.1 Create Block Design  

1.  æ–°å‰µä¸€å€‹ Vivado Projectï¼Œå…ˆç…§è‘— `Part4.1.2` çš„æ–¹å¼å°‡ `IP_repo` importé€²ä¾†è©² Project

2.  é»é¸å·¦å´ `IP INTEGRATOR -> Create Block Design`ï¼ŒBlock Design çš„åç¨±å¯ä»¥è‡ªå·±å–å  

    ![Create_Block_Design](./png/Create_Block_Design.png)  

3.  