// Seed: 661941918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    access,
    id_11,
    id_12,
    module_0,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_16 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output logic id_2,
    output wor id_3,
    output uwire id_4,
    output uwire id_5,
    output uwire id_6,
    output supply0 id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10,
    input wire id_11,
    input wire id_12,
    output tri1 id_13,
    input tri id_14,
    output wand id_15,
    input wire id_16,
    input wor id_17,
    output supply0 id_18
    , id_26,
    input supply1 id_19,
    output wand id_20,
    input logic id_21,
    inout supply1 id_22,
    input supply0 id_23,
    input supply1 id_24
);
  wire id_27;
  tri  id_28;
  initial begin
    id_2 <= id_21;
  end
  wire id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36;
  wire id_37;
  assign id_28 = 1;
  logic id_38 = id_21;
  id_39(
      .id_0(id_11),
      .id_1(1 - ""),
      .id_2(1'b0),
      .id_3(1'b0),
      .id_4(id_38 & 1),
      .id_5(),
      .id_6(1 || 1)
  );
  wire  id_40;
  uwire id_41 = 1;
  module_0(
      id_41,
      id_27,
      id_27,
      id_41,
      id_28,
      id_33,
      id_37,
      id_36,
      id_26,
      id_37,
      id_27,
      id_41,
      id_29,
      id_33,
      id_28,
      id_32,
      id_26,
      id_28,
      id_35,
      id_33
  );
  always @(posedge "");
  wire id_42;
endmodule
