# vsim -wlf mul_top.wlf -logfile sim.log -c -coverage -assertdebug -voptargs="+acc" work.mul_top -do "coverage save -onexit -directive -codeAll mul_top.ucdb; run -all" 
# Start time: 23:26:30 on May 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: mul_sequence.svh(21): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.mul_if(fast)
# Loading work.cv32e40p_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.package_uvm(fast)
# Loading work.mul_top(fast)
# Loading work.mul_interface_sv_unit(fast)
# Loading work.mul_if(fast)
# Loading work.cv32e40p_mult(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'dot_signed_i'. The port definition is at: ../../rtl/cv32e40p_mult.sv(47).
#    Time: 0 ns  Iteration: 0  Instance: /mul_top/dut File: mul_tb.sv Line: 9
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# coverage save -onexit -directive -codeAll mul_top.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test mul_test...
# Starting simulation
# UVM_INFO mul_scoreboard.svh(25) @ 20: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: Received item with rst_n=0, skipping
# UVM_INFO mul_scoreboard.svh(34) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: Received item with operator_i=6
# UVM_INFO mul_scoreboard.svh(35) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: Received item with operand_a_i=268202993
# UVM_INFO mul_scoreboard.svh(36) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: Received item with operand_b_i=3457957153
# UVM_INFO mul_scoreboard.svh(37) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: Received item with operand_c_i=0
# UVM_INFO mul_scoreboard.svh(80) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: MUL_HSU operation
# UVM_INFO mul_scoreboard.svh(81) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: b = 3457957153
# UVM_INFO mul_scoreboard.svh(82) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: b_signed = -837010143
# UVM_INFO mul_scoreboard.svh(83) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: cdee8b9d3875f11
# UVM_ERROR mul_scoreboard.svh(106) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: Mismatch! Expected cdee8b9, got cde8790
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 121: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO mul_scoreboard.svh(121) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: Passed cases: 0
# UVM_INFO mul_scoreboard.svh(122) @ 121: uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] Scoreboard: Failed cases: 1
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   15
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [uvm_test_top.env.scoreboard]    12
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 121 ns  Iteration: 53  Instance: /mul_top
# Saving coverage database on exit...
# End time: 23:26:33 on May 03,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
