{
  "design": {
    "design_info": {
      "boundary_crc": "0x8AC44CD087AFCD5C",
      "device": "xc7z020clg400-1",
      "name": "base_zynq",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "TARGETC_axi_int_0": "",
      "TARGETC_axi_int_1": "",
      "axi_dma_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "axis_interconnect_0": {
        "xbar": "",
        "s_arb_req_suppress_concat": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_data_fifo": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "auto_ss_k": "",
          "auto_ss_slidr": ""
        }
      },
      "processing_system7_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "rst_ps7_0_50M": "",
      "util_ds_buf_0": "",
      "util_ds_buf_1": "",
      "xlconcat_0": "",
      "xlconcat_2": "",
      "xlconcat_1": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "TARGET_C_TopLevel_Sy_0": "",
      "TARGET_C_TopLevel_Sy_1": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "A_DO_16": {
        "direction": "I"
      },
      "A_DO_15": {
        "direction": "I"
      },
      "A_DO_1": {
        "direction": "I"
      },
      "A_DO_2": {
        "direction": "I"
      },
      "A_DO_3": {
        "direction": "I"
      },
      "A_DO_4": {
        "direction": "I"
      },
      "A_DO_5": {
        "direction": "I"
      },
      "A_DO_6": {
        "direction": "I"
      },
      "A_DO_7": {
        "direction": "I"
      },
      "A_DO_14": {
        "direction": "I"
      },
      "A_DO_13": {
        "direction": "I"
      },
      "A_DO_12": {
        "direction": "I"
      },
      "A_DO_11": {
        "direction": "I"
      },
      "A_DO_10": {
        "direction": "I"
      },
      "A_DO_8": {
        "direction": "I"
      },
      "A_DO_9": {
        "direction": "I"
      },
      "SIN": {
        "direction": "O"
      },
      "SCLK": {
        "direction": "O"
      },
      "A_PCLK": {
        "direction": "O"
      },
      "A_HSCLK_P": {
        "direction": "O"
      },
      "A_HSCLK_N": {
        "direction": "O"
      },
      "A_WR_RS_S0": {
        "direction": "O"
      },
      "A_WR_RS_S1": {
        "direction": "O"
      },
      "A_WR_CS_S0": {
        "direction": "O"
      },
      "A_WR_CS_S1": {
        "direction": "O"
      },
      "A_WR_CS_S2": {
        "direction": "O"
      },
      "A_WR_CS_S3": {
        "direction": "O"
      },
      "A_WR_CS_S4": {
        "direction": "O"
      },
      "A_WR_CS_S5": {
        "direction": "O"
      },
      "A_GCC_RESET": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "WL_CLK_P": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_zynq_util_ds_buf_1_0_OBUF_DS_P",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "WL_CLK_N": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_zynq_util_ds_buf_1_0_OBUF_DS_N",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "A_RDAD_CLK": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_zynq_TARGET_C_TopLevel_Sy_0_0_RDAD_CLK",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "A_RDAD_SIN": {
        "direction": "O"
      },
      "A_RDAD_DIR": {
        "direction": "O"
      },
      "A_SAMPLESEL_ANY": {
        "direction": "O"
      },
      "A_SS_INCR": {
        "direction": "O"
      },
      "A_SS_RESET": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "A_SS_LD_SIN": {
        "direction": "O"
      },
      "A_SS_LD_DIR": {
        "direction": "O"
      },
      "A_RAMP": {
        "direction": "O"
      },
      "SSTIN_P": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_zynq_util_ds_buf_0_0_OBUF_DS_P",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "SSTIN_N": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_zynq_util_ds_buf_0_0_OBUF_DS_N",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "MONTIMING_P": {
        "direction": "I"
      },
      "A_DONE": {
        "direction": "I"
      },
      "A_SHOUT": {
        "direction": "I"
      },
      "MONTIMING_N": {
        "direction": "I"
      },
      "A_TRIG1": {
        "direction": "I"
      },
      "A_TRIG2": {
        "direction": "I"
      },
      "A_TRIG3": {
        "direction": "I"
      },
      "A_TRIG4": {
        "direction": "I"
      },
      "B_HSCLK_P": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_HSCLK_N": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_TRIG1": {
        "direction": "I"
      },
      "B_TRIG2": {
        "direction": "I"
      },
      "B_TRIG3": {
        "direction": "I"
      },
      "B_TRIG4": {
        "direction": "I"
      },
      "B_SHOUT": {
        "direction": "I"
      },
      "B_DONE": {
        "direction": "I"
      },
      "B_WR_RS_S0": {
        "direction": "O"
      },
      "B_WR_RS_S1": {
        "direction": "O"
      },
      "B_WR_CS_S0": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_WR_CS_S1": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_WR_CS_S2": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_WR_CS_S3": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_WR_CS_S4": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_WR_CS_S5": {
        "direction": "O"
      },
      "B_GCC_RESET": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_RDAD_CLK": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_RDAD_SIN": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_RDAD_DIR": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_SAMPLESEL_ANY": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_SS_INCR": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_SS_RESET": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "B_DO_1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "B_DO_2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "B_DO_3": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_4": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_5": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_6": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_7": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_8": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_9": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_10": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_11": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_12": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "B_DO_13": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_14": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_15": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_DO_16": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_RAMP": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_SS_LD_SIN": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "B_SS_LD_DIR": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "B_PCLK": {
        "direction": "O"
      }
    },
    "components": {
      "TARGETC_axi_int_0": {
        "vlnv": "user.org:user:TARGETC_axi_int:1.0",
        "xci_name": "base_zynq_TARGETC_axi_int_0_1",
        "xci_path": "ip/base_zynq_TARGETC_axi_int_0_1/base_zynq_TARGETC_axi_int_0_1.xci",
        "inst_hier_path": "TARGETC_axi_int_0"
      },
      "TARGETC_axi_int_1": {
        "vlnv": "user.org:user:TARGETC_axi_int:1.0",
        "xci_name": "base_zynq_TARGETC_axi_int_0_2",
        "xci_path": "ip/base_zynq_TARGETC_axi_int_0_2/base_zynq_TARGETC_axi_int_0_2.xci",
        "inst_hier_path": "TARGETC_axi_int_1"
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "base_zynq_axi_dma_0_0",
        "xci_path": "ip/base_zynq_axi_dma_0_0/base_zynq_axi_dma_0_0.xci",
        "inst_hier_path": "axi_dma_0",
        "parameters": {
          "c_include_mm2s": {
            "value": "0"
          },
          "c_include_s2mm": {
            "value": "1"
          },
          "c_include_s2mm_dre": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_micro_dma": {
            "value": "0"
          },
          "c_s2mm_burst_size": {
            "value": "128"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "M_AXI_S2MM": {
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/base_zynq_axi_interconnect_0_0/base_zynq_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "base_zynq_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "base_zynq_auto_pc_0",
                "xci_path": "ip/base_zynq_auto_pc_0/base_zynq_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axis_interconnect_0": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_path": "ip/base_zynq_axis_interconnect_0_1/base_zynq_axis_interconnect_0_1.xci",
        "inst_hier_path": "axis_interconnect_0",
        "xci_name": "base_zynq_axis_interconnect_0_1",
        "parameters": {
          "ARB_ALGORITHM": {
            "value": "1"
          },
          "ARB_ON_MAX_XFERS": {
            "value": "0"
          },
          "ARB_ON_TLAST": {
            "value": "1"
          },
          "M00_FIFO_DEPTH": {
            "value": "64"
          },
          "M00_FIFO_MODE": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_FIFO_DEPTH": {
            "value": "32"
          },
          "S01_FIFO_DEPTH": {
            "value": "32"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_AXIS_ARESETN"
              }
            }
          },
          "S01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ARB_REQ_SUPPRESS": {
            "type": "data",
            "direction": "I"
          },
          "S01_ARB_REQ_SUPPRESS": {
            "type": "data",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "base_zynq_xbar_5",
            "xci_path": "ip/base_zynq_xbar_5/base_zynq_xbar_5.xci",
            "inst_hier_path": "axis_interconnect_0/xbar",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "1"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "0"
              },
              "ARB_ON_NUM_CYCLES": {
                "value": "0"
              },
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "M00_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000000"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "ROUTING_MODE": {
                "value": "0"
              }
            }
          },
          "s_arb_req_suppress_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "base_zynq_s_arb_req_suppress_concat_0",
            "xci_path": "ip/base_zynq_s_arb_req_suppress_concat_0/base_zynq_s_arb_req_suppress_concat_0.xci",
            "inst_hier_path": "axis_interconnect_0/s_arb_req_suppress_concat",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "base_zynq_s00_data_fifo_0",
                "xci_path": "ip/base_zynq_s00_data_fifo_0/base_zynq_s00_data_fifo_0.xci",
                "inst_hier_path": "axis_interconnect_0/s00_couplers/s00_data_fifo",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "32"
                  },
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "HAS_RD_DATA_COUNT": {
                    "value": "1"
                  },
                  "HAS_WR_DATA_COUNT": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXIS",
                  "s00_data_fifo/S_AXIS"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "s00_data_fifo/M_AXIS"
                ]
              }
            },
            "nets": {
              "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                "ports": [
                  "s00_data_fifo/axis_wr_data_count"
                ]
              },
              "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                "ports": [
                  "s00_data_fifo/axis_rd_data_count"
                ]
              },
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "s00_data_fifo/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "s00_data_fifo/s_axis_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "base_zynq_s01_data_fifo_0",
                "xci_path": "ip/base_zynq_s01_data_fifo_0/base_zynq_s01_data_fifo_0.xci",
                "inst_hier_path": "axis_interconnect_0/s01_couplers/s01_data_fifo",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "32"
                  },
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "HAS_RD_DATA_COUNT": {
                    "value": "1"
                  },
                  "HAS_WR_DATA_COUNT": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_data_fifo": {
                "interface_ports": [
                  "S_AXIS",
                  "s01_data_fifo/S_AXIS"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "s01_data_fifo/M_AXIS"
                ]
              }
            },
            "nets": {
              "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                "ports": [
                  "s01_data_fifo/axis_wr_data_count"
                ]
              },
              "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                "ports": [
                  "s01_data_fifo/axis_rd_data_count"
                ]
              },
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "s01_data_fifo/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "s01_data_fifo/s_axis_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "base_zynq_m00_data_fifo_0",
                "xci_path": "ip/base_zynq_m00_data_fifo_0/base_zynq_m00_data_fifo_0.xci",
                "inst_hier_path": "axis_interconnect_0/m00_couplers/m00_data_fifo",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "64"
                  },
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "HAS_RD_DATA_COUNT": {
                    "value": "1"
                  },
                  "HAS_WR_DATA_COUNT": {
                    "value": "1"
                  }
                }
              },
              "auto_ss_k": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "base_zynq_auto_ss_k_0",
                "xci_path": "ip/base_zynq_auto_ss_k_0/base_zynq_auto_ss_k_0.xci",
                "inst_hier_path": "axis_interconnect_0/m00_couplers/auto_ss_k",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "1"
                  },
                  "S_HAS_TKEEP": {
                    "value": "0"
                  }
                }
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "base_zynq_auto_ss_slidr_0",
                "xci_path": "ip/base_zynq_auto_ss_slidr_0/base_zynq_auto_ss_slidr_0.xci",
                "inst_hier_path": "axis_interconnect_0/m00_couplers/auto_ss_slidr",
                "parameters": {
                  "M_HAS_TSTRB": {
                    "value": "0"
                  },
                  "M_TID_WIDTH": {
                    "value": "0"
                  },
                  "S_HAS_TSTRB": {
                    "value": "1"
                  },
                  "S_TID_WIDTH": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_k_to_auto_ss_slidr": {
                "interface_ports": [
                  "auto_ss_k/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "m00_data_fifo_to_auto_ss_k": {
                "interface_ports": [
                  "m00_data_fifo/M_AXIS",
                  "auto_ss_k/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              },
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXIS",
                  "m00_data_fifo/S_AXIS"
                ]
              }
            },
            "nets": {
              "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                "ports": [
                  "m00_data_fifo/axis_wr_data_count"
                ]
              },
              "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                "ports": [
                  "m00_data_fifo/axis_rd_data_count"
                ]
              },
              "S_AXIS_ACLK": {
                "ports": [
                  "S_AXIS_ACLK",
                  "m00_data_fifo/s_axis_aclk",
                  "auto_ss_k/aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "m00_data_fifo/s_axis_aresetn",
                  "auto_ss_k/aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M00_AXIS",
              "m00_couplers/M_AXIS"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXIS",
              "m00_couplers/S_AXIS"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXIS",
              "xbar/S01_AXIS"
            ]
          },
          "axis_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXIS",
              "s01_couplers/S_AXIS"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXIS",
              "xbar/S00_AXIS"
            ]
          },
          "axis_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "axis_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_AXIS_ACLK",
              "s01_couplers/S_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK",
              "s01_couplers/M_AXIS_ACLK",
              "m00_couplers/M_AXIS_ACLK",
              "m00_couplers/S_AXIS_ACLK"
            ]
          },
          "axis_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_AXIS_ARESETN",
              "s01_couplers/S_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN",
              "s01_couplers/M_AXIS_ARESETN",
              "m00_couplers/M_AXIS_ARESETN",
              "m00_couplers/S_AXIS_ARESETN"
            ]
          },
          "s_arb_req_suppress_concat_dout": {
            "ports": [
              "s_arb_req_suppress_concat/dout",
              "xbar/s_req_suppress"
            ]
          },
          "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
            "ports": [
              "S00_ARB_REQ_SUPPRESS",
              "s_arb_req_suppress_concat/In0"
            ]
          },
          "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
            "ports": [
              "S01_ARB_REQ_SUPPRESS",
              "s_arb_req_suppress_concat/In1"
            ]
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "base_zynq_processing_system7_0_0",
        "xci_path": "ip/base_zynq_processing_system7_0_0/base_zynq_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "25.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "125000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "100 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "0"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "125"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#UART 1#UART 1#SD 0#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#gpio[47]#tx#rx#wp#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.063"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.062"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.065"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.083"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.007"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.010"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.048"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 50"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "32"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_BASEADDR": {
            "value": "0xE0104000"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_HIGHADDR": {
            "value": "0xE0104fff"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.294"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.298"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.338"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.334"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "68.4725"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "71.086"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "66.794"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "108.7385"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.073"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.072"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.024"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.023"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "64.1705"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "63.686"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "68.46"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "105.4895"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "preset": {
            "value": "ZC702"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/base_zynq_ps7_0_axi_periph_1/base_zynq_ps7_0_axi_periph_1.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "base_zynq_ps7_0_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "base_zynq_xbar_6",
            "xci_path": "ip/base_zynq_xbar_6/base_zynq_xbar_6.xci",
            "inst_hier_path": "ps7_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "base_zynq_auto_pc_1",
                "xci_path": "ip/base_zynq_auto_pc_1/base_zynq_auto_pc_1.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_zynq_rst_ps7_0_50M_0",
        "xci_path": "ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0.xci",
        "inst_hier_path": "rst_ps7_0_50M"
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "base_zynq_util_ds_buf_0_0",
        "xci_path": "ip/base_zynq_util_ds_buf_0_0/base_zynq_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "base_zynq_util_ds_buf_1_0",
        "xci_path": "ip/base_zynq_util_ds_buf_1_0/base_zynq_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "base_zynq_xlconcat_0_0",
        "xci_path": "ip/base_zynq_xlconcat_0_0/base_zynq_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          },
          "dout_width": {
            "value": "16"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "base_zynq_xlconcat_0_1",
        "xci_path": "ip/base_zynq_xlconcat_0_1/base_zynq_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_2",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          },
          "dout_width": {
            "value": "16"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "base_zynq_xlconcat_1_0",
        "xci_path": "ip/base_zynq_xlconcat_1_0/base_zynq_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          },
          "dout_width": {
            "value": "3"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "base_zynq_xlconstant_0_0",
        "xci_path": "ip/base_zynq_xlconstant_0_0/base_zynq_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "base_zynq_xlconstant_0_1",
        "xci_path": "ip/base_zynq_xlconstant_0_1/base_zynq_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "base_zynq_xlconstant_2_0",
        "xci_path": "ip/base_zynq_xlconstant_2_0/base_zynq_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "TARGET_C_TopLevel_Sy_0": {
        "vlnv": "xilinx.com:module_ref:TARGET_C_TopLevel_System:1.0",
        "xci_name": "base_zynq_TARGET_C_TopLevel_Sy_0_0",
        "xci_path": "ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.xci",
        "inst_hier_path": "TARGET_C_TopLevel_Sy_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TARGET_C_TopLevel_System",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "tc_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "base_zynq_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "tc_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "tc_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "tc_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "tc_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "tc_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "tc_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "tc_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "tc_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "tc_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "tc_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "tc_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "tc_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "tc_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "tc_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "tc_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "tc_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "tc_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "tc_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "tc_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "SW_nRST": {
            "direction": "O"
          },
          "RefCLK_i1": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "base_zynq_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "RefCLK_i2": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "base_zynq_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "tc_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "tc_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "tc_axi_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "base_zynq_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "tc_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "SIN": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          },
          "PCLK": {
            "direction": "O"
          },
          "SHOUT": {
            "direction": "I"
          },
          "HSCLK_P": {
            "direction": "O"
          },
          "HSCLK_N": {
            "direction": "O"
          },
          "WR_RS_S0": {
            "direction": "O"
          },
          "WR_RS_S1": {
            "direction": "O"
          },
          "WR_CS_S0": {
            "direction": "O"
          },
          "WR_CS_S1": {
            "direction": "O"
          },
          "WR_CS_S2": {
            "direction": "O"
          },
          "WR_CS_S3": {
            "direction": "O"
          },
          "WR_CS_S4": {
            "direction": "O"
          },
          "WR_CS_S5": {
            "direction": "O"
          },
          "GCC_RESET": {
            "type": "rst",
            "direction": "O"
          },
          "WLCLK": {
            "direction": "O"
          },
          "RDAD_CLK": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000"
              }
            }
          },
          "RDAD_SIN": {
            "direction": "O"
          },
          "RDAD_DIR": {
            "direction": "O"
          },
          "SAMPLESEL_ANY": {
            "direction": "O"
          },
          "DO": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "16",
                "value_src": "ip_prop"
              }
            }
          },
          "SS_INCR": {
            "direction": "O"
          },
          "DOE": {
            "direction": "O"
          },
          "DONE": {
            "direction": "I"
          },
          "SS_RESET": {
            "type": "rst",
            "direction": "O"
          },
          "REGCLR": {
            "direction": "O"
          },
          "SS_LD_SIN": {
            "direction": "O"
          },
          "SS_LD_DIR": {
            "direction": "O"
          },
          "RAMP": {
            "direction": "O"
          },
          "SSTIN": {
            "direction": "O"
          },
          "MONTIMING_P": {
            "direction": "I"
          },
          "MONTIMING_N": {
            "direction": "I"
          },
          "Cnt_AXIS_DATA": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "CNT_CLR": {
            "direction": "O"
          },
          "TestStream": {
            "direction": "O"
          },
          "FIFOvalid": {
            "direction": "O"
          },
          "FIFOdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "StreamReady": {
            "direction": "I"
          },
          "TrigA": {
            "direction": "I"
          },
          "TrigB": {
            "direction": "I"
          },
          "TrigC": {
            "direction": "I"
          },
          "TrigD": {
            "direction": "I"
          },
          "WS_masterctrl_in": {
            "direction": "I"
          },
          "WS_masterctrl_out": {
            "direction": "O"
          },
          "SSVALID_INTR": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "TARGET_C_TopLevel_Sy_1": {
        "vlnv": "xilinx.com:module_ref:TARGET_C_TopLevel_System:1.0",
        "xci_name": "base_zynq_TARGET_C_TopLevel_Sy_0_1",
        "xci_path": "ip/base_zynq_TARGET_C_TopLevel_Sy_0_1/base_zynq_TARGET_C_TopLevel_Sy_0_1.xci",
        "inst_hier_path": "TARGET_C_TopLevel_Sy_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TARGET_C_TopLevel_System",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "tc_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "base_zynq_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "tc_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "tc_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "tc_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "tc_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "tc_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "tc_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "tc_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "tc_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "tc_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "tc_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "tc_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "tc_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "tc_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "tc_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "tc_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "tc_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "tc_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "tc_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "tc_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "SW_nRST": {
            "direction": "O"
          },
          "RefCLK_i1": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "base_zynq_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "RefCLK_i2": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "base_zynq_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "tc_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "tc_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "tc_axi_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "base_zynq_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "tc_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "SIN": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          },
          "PCLK": {
            "direction": "O"
          },
          "SHOUT": {
            "direction": "I"
          },
          "HSCLK_P": {
            "direction": "O"
          },
          "HSCLK_N": {
            "direction": "O"
          },
          "WR_RS_S0": {
            "direction": "O"
          },
          "WR_RS_S1": {
            "direction": "O"
          },
          "WR_CS_S0": {
            "direction": "O"
          },
          "WR_CS_S1": {
            "direction": "O"
          },
          "WR_CS_S2": {
            "direction": "O"
          },
          "WR_CS_S3": {
            "direction": "O"
          },
          "WR_CS_S4": {
            "direction": "O"
          },
          "WR_CS_S5": {
            "direction": "O"
          },
          "GCC_RESET": {
            "type": "rst",
            "direction": "O"
          },
          "WLCLK": {
            "direction": "O"
          },
          "RDAD_CLK": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000"
              }
            }
          },
          "RDAD_SIN": {
            "direction": "O"
          },
          "RDAD_DIR": {
            "direction": "O"
          },
          "SAMPLESEL_ANY": {
            "direction": "O"
          },
          "DO": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "16",
                "value_src": "ip_prop"
              }
            }
          },
          "SS_INCR": {
            "direction": "O"
          },
          "DOE": {
            "direction": "O"
          },
          "DONE": {
            "direction": "I"
          },
          "SS_RESET": {
            "type": "rst",
            "direction": "O"
          },
          "REGCLR": {
            "direction": "O"
          },
          "SS_LD_SIN": {
            "direction": "O"
          },
          "SS_LD_DIR": {
            "direction": "O"
          },
          "RAMP": {
            "direction": "O"
          },
          "SSTIN": {
            "direction": "O"
          },
          "MONTIMING_P": {
            "direction": "I"
          },
          "MONTIMING_N": {
            "direction": "I"
          },
          "Cnt_AXIS_DATA": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "CNT_CLR": {
            "direction": "O"
          },
          "TestStream": {
            "direction": "O"
          },
          "FIFOvalid": {
            "direction": "O"
          },
          "FIFOdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "StreamReady": {
            "direction": "I"
          },
          "TrigA": {
            "direction": "I"
          },
          "TrigB": {
            "direction": "I"
          },
          "TrigC": {
            "direction": "I"
          },
          "TrigD": {
            "direction": "I"
          },
          "WS_masterctrl_in": {
            "direction": "I"
          },
          "WS_masterctrl_out": {
            "direction": "O"
          },
          "SSVALID_INTR": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "TARGET_C_TopLevel_Sy_0/tc_axi"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "S00_AXIS_1": {
        "interface_ports": [
          "axis_interconnect_0/S00_AXIS",
          "TARGETC_axi_int_1/M00_AXIS"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_0/M_AXI_S2MM",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axis_interconnect_0_M00_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M00_AXIS",
          "axi_dma_0/S_AXIS_S2MM"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "TARGETC_axi_int_0_M00_AXIS": {
        "interface_ports": [
          "TARGETC_axi_int_0/M00_AXIS",
          "axis_interconnect_0/S01_AXIS"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "TARGET_C_TopLevel_Sy_1/tc_axi"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "TARGETC_axi_int_0/M_AXIS_ARESETN",
          "TARGETC_axi_int_1/M_AXIS_ARESETN",
          "axi_dma_0/axi_resetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axis_interconnect_0/ARESETN",
          "axis_interconnect_0/S00_AXIS_ARESETN",
          "axis_interconnect_0/S01_AXIS_ARESETN",
          "axis_interconnect_0/M00_AXIS_ARESETN",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "ps7_0_axi_periph/M02_ARESETN",
          "TARGET_C_TopLevel_Sy_0/tc_axi_aresetn",
          "TARGET_C_TopLevel_Sy_1/tc_axi_aresetn"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "rst_ps7_0_50M/interconnect_aresetn",
          "ps7_0_axi_periph/ARESETN"
        ]
      },
      "DO_16_1": {
        "ports": [
          "A_DO_16",
          "xlconcat_0/In15"
        ]
      },
      "DO_15_1": {
        "ports": [
          "A_DO_15",
          "xlconcat_0/In14"
        ]
      },
      "DO_1_1": {
        "ports": [
          "A_DO_1",
          "xlconcat_0/In0"
        ]
      },
      "DO_2_1": {
        "ports": [
          "A_DO_2",
          "xlconcat_0/In1"
        ]
      },
      "DO_3_1": {
        "ports": [
          "A_DO_3",
          "xlconcat_0/In2"
        ]
      },
      "DO_4_1": {
        "ports": [
          "A_DO_4",
          "xlconcat_0/In3"
        ]
      },
      "DO_5_1": {
        "ports": [
          "A_DO_5",
          "xlconcat_0/In4"
        ]
      },
      "DO_6_1": {
        "ports": [
          "A_DO_6",
          "xlconcat_0/In5"
        ]
      },
      "DO_7_1": {
        "ports": [
          "A_DO_7",
          "xlconcat_0/In6"
        ]
      },
      "DO_14_1": {
        "ports": [
          "A_DO_14",
          "xlconcat_0/In13"
        ]
      },
      "DO_13_1": {
        "ports": [
          "A_DO_13",
          "xlconcat_0/In12"
        ]
      },
      "DO_12_1": {
        "ports": [
          "A_DO_12",
          "xlconcat_0/In11"
        ]
      },
      "DO_11_1": {
        "ports": [
          "A_DO_11",
          "xlconcat_0/In10"
        ]
      },
      "DO_10_1": {
        "ports": [
          "A_DO_10",
          "xlconcat_0/In9"
        ]
      },
      "DO_8_1": {
        "ports": [
          "A_DO_8",
          "xlconcat_0/In7"
        ]
      },
      "DO_9_1": {
        "ports": [
          "A_DO_9",
          "xlconcat_0/In8"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "TARGETC_axi_int_0/M_AXIS_ACLK",
          "TARGETC_axi_int_1/M_AXIS_ACLK",
          "axi_dma_0/s_axi_lite_aclk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axis_interconnect_0/ACLK",
          "axis_interconnect_0/S00_AXIS_ACLK",
          "axis_interconnect_0/S01_AXIS_ACLK",
          "axis_interconnect_0/M00_AXIS_ACLK",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "ps7_0_axi_periph/M02_ACLK",
          "rst_ps7_0_50M/slowest_sync_clk",
          "TARGET_C_TopLevel_Sy_0/RefCLK_i1",
          "TARGET_C_TopLevel_Sy_0/RefCLK_i2",
          "TARGET_C_TopLevel_Sy_0/tc_axi_aclk",
          "TARGET_C_TopLevel_Sy_1/RefCLK_i1",
          "TARGET_C_TopLevel_Sy_1/RefCLK_i2",
          "TARGET_C_TopLevel_Sy_1/tc_axi_aclk"
        ]
      },
      "axi_dma_0_s2mm_introut": {
        "ports": [
          "axi_dma_0/s2mm_introut",
          "xlconcat_1/In1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_SIN": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/SIN",
          "SIN"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_SCLK": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/SCLK",
          "SCLK"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_PCLK": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/PCLK",
          "A_PCLK"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_HSCLK_P": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/HSCLK_P",
          "A_HSCLK_P"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_HSCLK_N": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/HSCLK_N",
          "A_HSCLK_N"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WR_RS_S0": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/WR_RS_S0",
          "A_WR_RS_S0"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WR_RS_S1": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/WR_RS_S1",
          "A_WR_RS_S1"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WR_CS_S0": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/WR_CS_S0",
          "A_WR_CS_S0"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WR_CS_S1": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/WR_CS_S1",
          "A_WR_CS_S1"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WR_CS_S2": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/WR_CS_S2",
          "A_WR_CS_S2"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WR_CS_S3": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/WR_CS_S3",
          "A_WR_CS_S3"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WR_CS_S4": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/WR_CS_S4",
          "A_WR_CS_S4"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WR_CS_S5": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/WR_CS_S5",
          "A_WR_CS_S5"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_GCC_RESET": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/GCC_RESET",
          "A_GCC_RESET"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WL_CLK_P": {
        "ports": [
          "util_ds_buf_1/OBUF_DS_P",
          "WL_CLK_P"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WL_CLK_N": {
        "ports": [
          "util_ds_buf_1/OBUF_DS_N",
          "WL_CLK_N"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_RDAD_CLK": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/RDAD_CLK",
          "A_RDAD_CLK"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_RDAD_SIN": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/RDAD_SIN",
          "A_RDAD_SIN"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_RDAD_DIR": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/RDAD_DIR",
          "A_RDAD_DIR"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_SAMPLESEL_ANY": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/SAMPLESEL_ANY",
          "A_SAMPLESEL_ANY"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_SS_INCR": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/SS_INCR",
          "A_SS_INCR"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_SS_RESET": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/SS_RESET",
          "A_SS_RESET"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_SS_LD_SIN": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/SS_LD_SIN",
          "A_SS_LD_SIN"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_SS_LD_DIR": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/SS_LD_DIR",
          "A_SS_LD_DIR"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_RAMP": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/RAMP",
          "A_RAMP"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_SSVALID_INTR": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/SSVALID_INTR",
          "xlconcat_1/In0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "TARGET_C_TopLevel_Sy_0/DO"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_FIFOdata": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/FIFOdata",
          "TARGETC_axi_int_0/FIFOdata"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "TARGET_C_TopLevel_Sy_0_CNT_CLR": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/CNT_CLR",
          "TARGETC_axi_int_0/CNT_CLR"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_FIFOvalid": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/FIFOvalid",
          "TARGETC_axi_int_0/FIFOvalid"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_SW_nRST": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/SW_nRST",
          "TARGETC_axi_int_0/SW_nRST"
        ]
      },
      "DONE_1": {
        "ports": [
          "A_DONE",
          "TARGET_C_TopLevel_Sy_0/DONE"
        ]
      },
      "SHOUT_1": {
        "ports": [
          "A_SHOUT",
          "TARGET_C_TopLevel_Sy_0/SHOUT"
        ]
      },
      "TRIGA_1": {
        "ports": [
          "A_TRIG1",
          "TARGET_C_TopLevel_Sy_0/TrigA"
        ]
      },
      "TRIGB_1": {
        "ports": [
          "A_TRIG2",
          "TARGET_C_TopLevel_Sy_0/TrigB"
        ]
      },
      "TRIGC_1": {
        "ports": [
          "A_TRIG3",
          "TARGET_C_TopLevel_Sy_0/TrigC"
        ]
      },
      "TRIGD_1": {
        "ports": [
          "A_TRIG4",
          "TARGET_C_TopLevel_Sy_0/TrigD"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_TestStream": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/TestStream",
          "TARGETC_axi_int_0/TestStream"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_SW_nRST": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/SW_nRST",
          "TARGETC_axi_int_1/SW_nRST"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_TestStream": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/TestStream",
          "TARGETC_axi_int_1/TestStream"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_FIFOdata": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/FIFOdata",
          "TARGETC_axi_int_1/FIFOdata"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "TARGET_C_TopLevel_Sy_1_FIFOvalid": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/FIFOvalid",
          "TARGETC_axi_int_1/FIFOvalid"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_CNT_CLR": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/CNT_CLR",
          "TARGETC_axi_int_1/CNT_CLR"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_HSCLK_P": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/HSCLK_P",
          "B_HSCLK_P"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_HSCLK_N": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/HSCLK_N",
          "B_HSCLK_N"
        ]
      },
      "B_TRIG1_1": {
        "ports": [
          "B_TRIG1",
          "TARGET_C_TopLevel_Sy_1/TrigA"
        ]
      },
      "B_TRIG2_1": {
        "ports": [
          "B_TRIG2",
          "TARGET_C_TopLevel_Sy_1/TrigB"
        ]
      },
      "B_TRIG3_1": {
        "ports": [
          "B_TRIG3",
          "TARGET_C_TopLevel_Sy_1/TrigC"
        ]
      },
      "B_TRIG4_1": {
        "ports": [
          "B_TRIG4",
          "TARGET_C_TopLevel_Sy_1/TrigD"
        ]
      },
      "B_SHOUT_1": {
        "ports": [
          "B_SHOUT",
          "TARGET_C_TopLevel_Sy_1/SHOUT"
        ]
      },
      "B_DONE_1": {
        "ports": [
          "B_DONE",
          "TARGET_C_TopLevel_Sy_1/DONE"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_WR_RS_S0": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/WR_RS_S0",
          "B_WR_RS_S0"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_WR_RS_S1": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/WR_RS_S1",
          "B_WR_RS_S1"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_WR_CS_S0": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/WR_CS_S0",
          "B_WR_CS_S0"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_WR_CS_S1": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/WR_CS_S1",
          "B_WR_CS_S1"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_WR_CS_S2": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/WR_CS_S2",
          "B_WR_CS_S2"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_WR_CS_S3": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/WR_CS_S3",
          "B_WR_CS_S3"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_WR_CS_S4": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/WR_CS_S4",
          "B_WR_CS_S4"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_WR_CS_S5": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/WR_CS_S5",
          "B_WR_CS_S5"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_GCC_RESET": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/GCC_RESET",
          "B_GCC_RESET"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_RDAD_CLK": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/RDAD_CLK",
          "B_RDAD_CLK"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_RDAD_SIN": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/RDAD_SIN",
          "B_RDAD_SIN"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_RDAD_DIR": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/RDAD_DIR",
          "B_RDAD_DIR"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_SAMPLESEL_ANY": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/SAMPLESEL_ANY",
          "B_SAMPLESEL_ANY"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_SS_INCR": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/SS_INCR",
          "B_SS_INCR"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_SS_RESET": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/SS_RESET",
          "B_SS_RESET"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "TARGET_C_TopLevel_Sy_1/DO"
        ]
      },
      "B_DO_1_1": {
        "ports": [
          "B_DO_1",
          "xlconcat_2/In0"
        ]
      },
      "B_DO_2_1": {
        "ports": [
          "B_DO_2",
          "xlconcat_2/In1"
        ]
      },
      "B_DO_3_1": {
        "ports": [
          "B_DO_3",
          "xlconcat_2/In2"
        ]
      },
      "B_DO_4_1": {
        "ports": [
          "B_DO_4",
          "xlconcat_2/In3"
        ]
      },
      "B_DO_5_1": {
        "ports": [
          "B_DO_5",
          "xlconcat_2/In4"
        ]
      },
      "B_DO_6_1": {
        "ports": [
          "B_DO_6",
          "xlconcat_2/In5"
        ]
      },
      "B_DO_7_1": {
        "ports": [
          "B_DO_7",
          "xlconcat_2/In6"
        ]
      },
      "B_DO_8_1": {
        "ports": [
          "B_DO_8",
          "xlconcat_2/In7"
        ]
      },
      "B_DO_9_1": {
        "ports": [
          "B_DO_9",
          "xlconcat_2/In8"
        ]
      },
      "B_DO_10_1": {
        "ports": [
          "B_DO_10",
          "xlconcat_2/In9"
        ]
      },
      "B_DO_11_1": {
        "ports": [
          "B_DO_11",
          "xlconcat_2/In10"
        ]
      },
      "B_DO_12_1": {
        "ports": [
          "B_DO_12",
          "xlconcat_2/In11"
        ]
      },
      "B_DO_13": {
        "ports": [
          "B_DO_13",
          "xlconcat_2/In12"
        ]
      },
      "B_DO_14_1": {
        "ports": [
          "B_DO_14",
          "xlconcat_2/In13"
        ]
      },
      "B_DO_15_1": {
        "ports": [
          "B_DO_15",
          "xlconcat_2/In14"
        ]
      },
      "B_DO_16_1": {
        "ports": [
          "B_DO_16",
          "xlconcat_2/In15"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_RAMP": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/RAMP",
          "B_RAMP"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_SS_LD_SIN": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/SS_LD_SIN",
          "B_SS_LD_SIN"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_SS_LD_DIR": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/SS_LD_DIR",
          "B_SS_LD_DIR"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_SSVALID_INTR": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/SSVALID_INTR",
          "xlconcat_1/In2"
        ]
      },
      "TARGET_C_TopLevel_Sy_1_PCLK": {
        "ports": [
          "TARGET_C_TopLevel_Sy_1/PCLK",
          "B_PCLK"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_SSTIN": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/SSTIN",
          "util_ds_buf_0/OBUF_IN"
        ]
      },
      "util_ds_buf_0_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_0/OBUF_DS_P",
          "SSTIN_P"
        ]
      },
      "util_ds_buf_0_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_0/OBUF_DS_N",
          "SSTIN_N"
        ]
      },
      "TARGETC_axi_int_0_StreamReady": {
        "ports": [
          "TARGETC_axi_int_0/StreamReady",
          "TARGET_C_TopLevel_Sy_0/StreamReady"
        ]
      },
      "TARGETC_axi_int_0_Cnt_AXIS_DATA": {
        "ports": [
          "TARGETC_axi_int_0/Cnt_AXIS_DATA",
          "TARGET_C_TopLevel_Sy_0/Cnt_AXIS_DATA"
        ]
      },
      "TARGETC_axi_int_1_StreamReady": {
        "ports": [
          "TARGETC_axi_int_1/StreamReady",
          "TARGET_C_TopLevel_Sy_1/StreamReady"
        ]
      },
      "TARGETC_axi_int_1_Cnt_AXIS_DATA": {
        "ports": [
          "TARGETC_axi_int_1/Cnt_AXIS_DATA",
          "TARGET_C_TopLevel_Sy_1/Cnt_AXIS_DATA"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "TARGETC_axi_int_0/TID"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "TARGETC_axi_int_1/TID"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "TARGET_C_TopLevel_Sy_0/WS_masterctrl_in"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WS_masterctrl_out": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/WS_masterctrl_out",
          "TARGET_C_TopLevel_Sy_1/WS_masterctrl_in"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "MONTIMING_P_1": {
        "ports": [
          "MONTIMING_P",
          "TARGET_C_TopLevel_Sy_0/MONTIMING_P"
        ]
      },
      "MONTIMING_N_1": {
        "ports": [
          "MONTIMING_N",
          "TARGET_C_TopLevel_Sy_0/MONTIMING_N"
        ]
      },
      "TARGET_C_TopLevel_Sy_0_WLCLK": {
        "ports": [
          "TARGET_C_TopLevel_Sy_0/WLCLK",
          "util_ds_buf_1/OBUF_IN"
        ]
      }
    },
    "addressing": {
      "/axi_dma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_TARGET_C_TopLevel_Sy_0_reg0": {
                "address_block": "/TARGET_C_TopLevel_Sy_0/tc_axi/reg0",
                "offset": "0x60000000",
                "range": "512M"
              },
              "SEG_TARGET_C_TopLevel_Sy_1_reg0": {
                "address_block": "/TARGET_C_TopLevel_Sy_1/tc_axi/reg0",
                "offset": "0x50000000",
                "range": "256M"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}