Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 11:15:37 2020
| Host         : zlxt running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Instrumentation_control_sets_placed.rpt
| Design       : Instrumentation
| Device       : xc7s15
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            2 |
|      4 |            1 |
|      5 |            2 |
|      7 |            1 |
|      8 |            3 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           20 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |             102 |           27 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+--------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                Enable Signal               |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+--------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  UART_Send0/Tx_En_reg_LDC_i_1_n_0                       |                                            | UART_Send0/Tx_En_reg_LDC_i_2_n_0                          |                1 |              1 |
|  clk_division/inst/clk_out3                             |                                            | UART_Send0/Tx_En_reg_LDC_i_2_n_0                          |                1 |              1 |
|  clk_division/inst/clk_out3                             |                                            | UART_Send0/Tx_En_reg_LDC_i_1_n_0                          |                1 |              1 |
|  clk_division/inst/clk_out1                             |                                            |                                                           |                1 |              2 |
| ~clk_division/inst/clk_out2                             |                                            |                                                           |                2 |              2 |
|  clk_division/inst/clk_out3                             | UART_Send0/Pulse_Init_Flag                 | UART0/inst/UART_Tx0/Tx_ACK                                |                1 |              4 |
|  clk_division/inst/clk_out1                             |                                            | Driver_DAC0/inst/DAC_Cnt[4]_i_1_n_0                       |                2 |              5 |
|  clk_division/inst/clk_out2                             |                                            |                                                           |                5 |              5 |
|  UART0/inst/UART_Clk/clk_UART                           | UART0/inst/UART_Tx0/Send_Buffer[6]_i_1_n_0 |                                                           |                2 |              7 |
|  UART0/inst/UART_Tx0/Tx_ACK                             |                                            |                                                           |                3 |              8 |
|  UART0/inst/UART_Clk/clk_UART                           |                                            |                                                           |                3 |              8 |
|  Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Clk |                                            |                                                           |                3 |              8 |
|  Driver_ADC0/inst/Clk_Division_ADC/CLK                  |                                            |                                                           |                3 |             16 |
|  clk_division/inst/clk_out2                             |                                            | UART0/inst/UART_Clk/Count[0]_i_1_n_0                      |                8 |             32 |
|  clk_division/inst/clk_out2                             |                                            | Driver_ADC0/inst/Clk_Division_ADC/Count0                  |                8 |             32 |
|  clk_division/inst/clk_out2                             |                                            | Driver_DAC0/inst/DDS_Addr_Generator/Clk_Division_0/Count0 |                8 |             32 |
+---------------------------------------------------------+--------------------------------------------+-----------------------------------------------------------+------------------+----------------+


