Code written in Xilinx design studio ISE 12.2