Source Block: hdl/library/util_adc_pack/util_adc_pack.v@140:150@HdlIdDef
  reg             dvalid = 0;
  reg             chan_valid = 0;
  reg             chan_valid_d1 = 0;
  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;

Diff Content:
- 145   reg  [(DATA_WIDTH-1):0]     chan_data_2_r;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_adc_pack/util_adc_pack.v@138:148
  reg  [7:0]      en4 = 0;
  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;
  reg             dvalid = 0;
  reg             chan_valid = 0;
  reg             chan_valid_d1 = 0;
  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;

Clone Blocks 2:
hdl/library/util_adc_pack/util_adc_pack.v@139:149
  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;
  reg             dvalid = 0;
  reg             chan_valid = 0;
  reg             chan_valid_d1 = 0;
  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;

Clone Blocks 3:
hdl/library/util_adc_pack/util_adc_pack.v@144:154
  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;

  assign dsync        = dvalid;

  always @(posedge clk)

Clone Blocks 4:
hdl/library/util_adc_pack/util_adc_pack.v@137:147
  reg  [7:0]      en2 = 0;
  reg  [7:0]      en4 = 0;
  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;
  reg             dvalid = 0;
  reg             chan_valid = 0;
  reg             chan_valid_d1 = 0;
  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;

Clone Blocks 5:
hdl/library/util_adc_pack/util_adc_pack.v@136:146
  reg  [7:0]      en1 = 0;
  reg  [7:0]      en2 = 0;
  reg  [7:0]      en4 = 0;
  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;
  reg             dvalid = 0;
  reg             chan_valid = 0;
  reg             chan_valid_d1 = 0;
  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;

Clone Blocks 6:
hdl/library/util_adc_pack/util_adc_pack.v@141:151
  reg             chan_valid = 0;
  reg             chan_valid_d1 = 0;
  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;


Clone Blocks 7:
hdl/library/util_adc_pack/util_adc_pack.v@143:153
  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;

  assign dsync        = dvalid;


Clone Blocks 8:
hdl/library/util_adc_pack/util_adc_pack.v@142:152
  reg             chan_valid_d1 = 0;
  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;
  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;

  assign dsync        = dvalid;

