<profile>

<section name = "Vitis HLS Report for 'eucHW'" level="0">
<item name = "Date">Tue Mar 15 14:24:48 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">EucHLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a12ti-csg325-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.007 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13, 13, 0.130 us, 0.130 us, 14, 14, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sqrt_fixed_32_32_s_fu_77">sqrt_fixed_32_32_s, 8, 8, 80.000 ns, 80.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 207, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 629, 1572, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 61, -</column>
<column name="Register">-, -, 70, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 10, 4, 23, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_9s_9s_18_1_1_U2">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U3">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U4">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_9s_9s_18_1_1_U5">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="grp_sqrt_fixed_32_32_s_fu_77">sqrt_fixed_32_32_s, 0, 0, 629, 1368, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9s_9s_18s_18_4_1_U6">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_9s_9s_18s_18_4_1_U7">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_9s_9s_18s_18_4_1_U8">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_9s_9s_18s_18_4_1_U9">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_2_fu_400_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln19_5_fu_416_p2">+, 0, 0, 26, 19, 19</column>
<column name="result_2_fu_426_p2">+, 0, 0, 27, 20, 20</column>
<column name="sub_ln19_1_fu_136_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln19_2_fu_170_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln19_3_fu_204_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln19_4_fu_242_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln19_5_fu_276_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln19_6_fu_314_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln19_7_fu_348_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln19_fu_98_p2">-, 0, 0, 16, 9, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">61, 15, 1, 15</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="result_2_reg_537">20, 0, 20, 0</column>
<column name="sub_ln19_1_reg_479">9, 0, 9, 0</column>
<column name="sub_ln19_2_reg_484">9, 0, 9, 0</column>
<column name="sub_ln19_4_reg_495">9, 0, 9, 0</column>
<column name="sub_ln19_6_reg_506">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="A">in, 64, ap_none, A, pointer</column>
<column name="B">in, 64, ap_none, B, pointer</column>
<column name="C">out, 32, ap_vld, C, pointer</column>
<column name="C_ap_vld">out, 1, ap_vld, C, pointer</column>
</table>
</item>
</section>
</profile>
