INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/RISC-V/RISC-V-Prediction/Src/BTB.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/BranchDecisionMaking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecisionMaking
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/DataExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/BRAMModule/DataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/EXSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/HarzardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/IDSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/IFSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/ImmOperandUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmOperandUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/BRAMModule/InstructionRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/MEMSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/NPC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/RV32Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32Core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Src/WBSegReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBSegReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RISC-V/RISC-V-Prediction/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
