
Lab2_IDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c4c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08006d60  08006d60  00016d60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070fc  080070fc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  080070fc  080070fc  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080070fc  080070fc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070fc  080070fc  000170fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007100  08007100  00017100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007104  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  200001d4  080072d8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  080072d8  000203c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   000091d8  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d64  00000000  00000000  00029418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009a8  00000000  00000000  0002b180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000075f  00000000  00000000  0002bb28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001840c  00000000  00000000  0002c287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c0ba  00000000  00000000  00044693  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008910a  00000000  00000000  0005074d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003640  00000000  00000000  000d9858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000dce98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006d44 	.word	0x08006d44

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08006d44 	.word	0x08006d44

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a8c:	f000 fb30 	bl	80010f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a90:	f000 f812 	bl	8000ab8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a94:	f000 f8d8 	bl	8000c48 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a98:	f000 f86a 	bl	8000b70 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000a9c:	f000 f8a6 	bl	8000bec <MX_I2C1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(test_led_GPIO_Port, test_led_Pin);
 8000aa0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000aa4:	4803      	ldr	r0, [pc, #12]	; (8000ab4 <main+0x2c>)
 8000aa6:	f001 f9c5 	bl	8001e34 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8000aaa:	20c8      	movs	r0, #200	; 0xc8
 8000aac:	f000 fb82 	bl	80011b4 <HAL_Delay>
	  HAL_GPIO_TogglePin(test_led_GPIO_Port, test_led_Pin);
 8000ab0:	e7f6      	b.n	8000aa0 <main+0x18>
 8000ab2:	bf00      	nop
 8000ab4:	40011000 	.word	0x40011000

08000ab8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b094      	sub	sp, #80	; 0x50
 8000abc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000abe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ac2:	2228      	movs	r2, #40	; 0x28
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f004 f9f9 	bl	8004ebe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000acc:	f107 0314 	add.w	r3, r7, #20
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	605a      	str	r2, [r3, #4]
 8000ae4:	609a      	str	r2, [r3, #8]
 8000ae6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000aec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000af0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000af2:	2300      	movs	r3, #0
 8000af4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000af6:	2301      	movs	r3, #1
 8000af8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000afa:	2302      	movs	r3, #2
 8000afc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000afe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b02:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b04:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000b08:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f002 ffc0 	bl	8003a94 <HAL_RCC_OscConfig>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000b1a:	f000 f8ed 	bl	8000cf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b1e:	230f      	movs	r3, #15
 8000b20:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b22:	2302      	movs	r3, #2
 8000b24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b26:	2300      	movs	r3, #0
 8000b28:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b2e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b30:	2300      	movs	r3, #0
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	2102      	movs	r1, #2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f003 fa2c 	bl	8003f98 <HAL_RCC_ClockConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000b46:	f000 f8d7 	bl	8000cf8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b52:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b54:	1d3b      	adds	r3, r7, #4
 8000b56:	4618      	mov	r0, r3
 8000b58:	f003 fb98 	bl	800428c <HAL_RCCEx_PeriphCLKConfig>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000b62:	f000 f8c9 	bl	8000cf8 <Error_Handler>
  }
}
 8000b66:	bf00      	nop
 8000b68:	3750      	adds	r7, #80	; 0x50
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
	...

08000b70 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b80:	4b18      	ldr	r3, [pc, #96]	; (8000be4 <MX_ADC1_Init+0x74>)
 8000b82:	4a19      	ldr	r2, [pc, #100]	; (8000be8 <MX_ADC1_Init+0x78>)
 8000b84:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b86:	4b17      	ldr	r3, [pc, #92]	; (8000be4 <MX_ADC1_Init+0x74>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b8c:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <MX_ADC1_Init+0x74>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b92:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <MX_ADC1_Init+0x74>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b98:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <MX_ADC1_Init+0x74>)
 8000b9a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b9e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ba0:	4b10      	ldr	r3, [pc, #64]	; (8000be4 <MX_ADC1_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000ba6:	4b0f      	ldr	r3, [pc, #60]	; (8000be4 <MX_ADC1_Init+0x74>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bac:	480d      	ldr	r0, [pc, #52]	; (8000be4 <MX_ADC1_Init+0x74>)
 8000bae:	f000 fb25 	bl	80011fc <HAL_ADC_Init>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000bb8:	f000 f89e 	bl	8000cf8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000bbc:	2304      	movs	r3, #4
 8000bbe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000bc4:	2307      	movs	r3, #7
 8000bc6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4805      	ldr	r0, [pc, #20]	; (8000be4 <MX_ADC1_Init+0x74>)
 8000bce:	f000 fcbf 	bl	8001550 <HAL_ADC_ConfigChannel>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000bd8:	f000 f88e 	bl	8000cf8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bdc:	bf00      	nop
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	200001f0 	.word	0x200001f0
 8000be8:	40012400 	.word	0x40012400

08000bec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000bf0:	4b12      	ldr	r3, [pc, #72]	; (8000c3c <MX_I2C1_Init+0x50>)
 8000bf2:	4a13      	ldr	r2, [pc, #76]	; (8000c40 <MX_I2C1_Init+0x54>)
 8000bf4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000bf6:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <MX_I2C1_Init+0x50>)
 8000bf8:	4a12      	ldr	r2, [pc, #72]	; (8000c44 <MX_I2C1_Init+0x58>)
 8000bfa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <MX_I2C1_Init+0x50>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c02:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <MX_I2C1_Init+0x50>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <MX_I2C1_Init+0x50>)
 8000c0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c0e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c10:	4b0a      	ldr	r3, [pc, #40]	; (8000c3c <MX_I2C1_Init+0x50>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c16:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <MX_I2C1_Init+0x50>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c1c:	4b07      	ldr	r3, [pc, #28]	; (8000c3c <MX_I2C1_Init+0x50>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c22:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <MX_I2C1_Init+0x50>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c28:	4804      	ldr	r0, [pc, #16]	; (8000c3c <MX_I2C1_Init+0x50>)
 8000c2a:	f001 f91d 	bl	8001e68 <HAL_I2C_Init>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c34:	f000 f860 	bl	8000cf8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c38:	bf00      	nop
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20000220 	.word	0x20000220
 8000c40:	40005400 	.word	0x40005400
 8000c44:	000186a0 	.word	0x000186a0

08000c48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b088      	sub	sp, #32
 8000c4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c4e:	f107 0310 	add.w	r3, r7, #16
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
 8000c5a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c5c:	4b24      	ldr	r3, [pc, #144]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000c5e:	699b      	ldr	r3, [r3, #24]
 8000c60:	4a23      	ldr	r2, [pc, #140]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000c62:	f043 0310 	orr.w	r3, r3, #16
 8000c66:	6193      	str	r3, [r2, #24]
 8000c68:	4b21      	ldr	r3, [pc, #132]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000c6a:	699b      	ldr	r3, [r3, #24]
 8000c6c:	f003 0310 	and.w	r3, r3, #16
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c74:	4b1e      	ldr	r3, [pc, #120]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	4a1d      	ldr	r2, [pc, #116]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000c7a:	f043 0320 	orr.w	r3, r3, #32
 8000c7e:	6193      	str	r3, [r2, #24]
 8000c80:	4b1b      	ldr	r3, [pc, #108]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000c82:	699b      	ldr	r3, [r3, #24]
 8000c84:	f003 0320 	and.w	r3, r3, #32
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8c:	4b18      	ldr	r3, [pc, #96]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	4a17      	ldr	r2, [pc, #92]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000c92:	f043 0304 	orr.w	r3, r3, #4
 8000c96:	6193      	str	r3, [r2, #24]
 8000c98:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	f003 0304 	and.w	r3, r3, #4
 8000ca0:	607b      	str	r3, [r7, #4]
 8000ca2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca4:	4b12      	ldr	r3, [pc, #72]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000ca6:	699b      	ldr	r3, [r3, #24]
 8000ca8:	4a11      	ldr	r2, [pc, #68]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000caa:	f043 0308 	orr.w	r3, r3, #8
 8000cae:	6193      	str	r3, [r2, #24]
 8000cb0:	4b0f      	ldr	r3, [pc, #60]	; (8000cf0 <MX_GPIO_Init+0xa8>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	f003 0308 	and.w	r3, r3, #8
 8000cb8:	603b      	str	r3, [r7, #0]
 8000cba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(test_led_GPIO_Port, test_led_Pin, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cc2:	480c      	ldr	r0, [pc, #48]	; (8000cf4 <MX_GPIO_Init+0xac>)
 8000cc4:	f001 f89e 	bl	8001e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : test_led_Pin */
  GPIO_InitStruct.Pin = test_led_Pin;
 8000cc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ccc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(test_led_GPIO_Port, &GPIO_InitStruct);
 8000cda:	f107 0310 	add.w	r3, r7, #16
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4804      	ldr	r0, [pc, #16]	; (8000cf4 <MX_GPIO_Init+0xac>)
 8000ce2:	f000 ff0b 	bl	8001afc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ce6:	bf00      	nop
 8000ce8:	3720      	adds	r7, #32
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	40011000 	.word	0x40011000

08000cf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cfc:	b672      	cpsid	i
}
 8000cfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d00:	e7fe      	b.n	8000d00 <Error_Handler+0x8>
	...

08000d04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d0a:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d0c:	699b      	ldr	r3, [r3, #24]
 8000d0e:	4a14      	ldr	r2, [pc, #80]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	6193      	str	r3, [r2, #24]
 8000d16:	4b12      	ldr	r3, [pc, #72]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	60bb      	str	r3, [r7, #8]
 8000d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d22:	4b0f      	ldr	r3, [pc, #60]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d24:	69db      	ldr	r3, [r3, #28]
 8000d26:	4a0e      	ldr	r2, [pc, #56]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d2c:	61d3      	str	r3, [r2, #28]
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d36:	607b      	str	r3, [r7, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	; (8000d64 <HAL_MspInit+0x60>)
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	4a04      	ldr	r2, [pc, #16]	; (8000d64 <HAL_MspInit+0x60>)
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d56:	bf00      	nop
 8000d58:	3714      	adds	r7, #20
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr
 8000d60:	40021000 	.word	0x40021000
 8000d64:	40010000 	.word	0x40010000

08000d68 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b088      	sub	sp, #32
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d70:	f107 0310 	add.w	r3, r7, #16
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a18      	ldr	r2, [pc, #96]	; (8000de4 <HAL_ADC_MspInit+0x7c>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d129      	bne.n	8000ddc <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d88:	4b17      	ldr	r3, [pc, #92]	; (8000de8 <HAL_ADC_MspInit+0x80>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	4a16      	ldr	r2, [pc, #88]	; (8000de8 <HAL_ADC_MspInit+0x80>)
 8000d8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d92:	6193      	str	r3, [r2, #24]
 8000d94:	4b14      	ldr	r3, [pc, #80]	; (8000de8 <HAL_ADC_MspInit+0x80>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da0:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <HAL_ADC_MspInit+0x80>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	4a10      	ldr	r2, [pc, #64]	; (8000de8 <HAL_ADC_MspInit+0x80>)
 8000da6:	f043 0304 	orr.w	r3, r3, #4
 8000daa:	6193      	str	r3, [r2, #24]
 8000dac:	4b0e      	ldr	r3, [pc, #56]	; (8000de8 <HAL_ADC_MspInit+0x80>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	f003 0304 	and.w	r3, r3, #4
 8000db4:	60bb      	str	r3, [r7, #8]
 8000db6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000db8:	2310      	movs	r3, #16
 8000dba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc0:	f107 0310 	add.w	r3, r7, #16
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4809      	ldr	r0, [pc, #36]	; (8000dec <HAL_ADC_MspInit+0x84>)
 8000dc8:	f000 fe98 	bl	8001afc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2100      	movs	r1, #0
 8000dd0:	2012      	movs	r0, #18
 8000dd2:	f000 fdd6 	bl	8001982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000dd6:	2012      	movs	r0, #18
 8000dd8:	f000 fdef 	bl	80019ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000ddc:	bf00      	nop
 8000dde:	3720      	adds	r7, #32
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40012400 	.word	0x40012400
 8000de8:	40021000 	.word	0x40021000
 8000dec:	40010800 	.word	0x40010800

08000df0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b088      	sub	sp, #32
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df8:	f107 0310 	add.w	r3, r7, #16
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]
 8000e04:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a1d      	ldr	r2, [pc, #116]	; (8000e80 <HAL_I2C_MspInit+0x90>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d133      	bne.n	8000e78 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e10:	4b1c      	ldr	r3, [pc, #112]	; (8000e84 <HAL_I2C_MspInit+0x94>)
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	4a1b      	ldr	r2, [pc, #108]	; (8000e84 <HAL_I2C_MspInit+0x94>)
 8000e16:	f043 0308 	orr.w	r3, r3, #8
 8000e1a:	6193      	str	r3, [r2, #24]
 8000e1c:	4b19      	ldr	r3, [pc, #100]	; (8000e84 <HAL_I2C_MspInit+0x94>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	f003 0308 	and.w	r3, r3, #8
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e28:	23c0      	movs	r3, #192	; 0xc0
 8000e2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e2c:	2312      	movs	r3, #18
 8000e2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e30:	2303      	movs	r3, #3
 8000e32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e34:	f107 0310 	add.w	r3, r7, #16
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4813      	ldr	r0, [pc, #76]	; (8000e88 <HAL_I2C_MspInit+0x98>)
 8000e3c:	f000 fe5e 	bl	8001afc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e40:	4b10      	ldr	r3, [pc, #64]	; (8000e84 <HAL_I2C_MspInit+0x94>)
 8000e42:	69db      	ldr	r3, [r3, #28]
 8000e44:	4a0f      	ldr	r2, [pc, #60]	; (8000e84 <HAL_I2C_MspInit+0x94>)
 8000e46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e4a:	61d3      	str	r3, [r2, #28]
 8000e4c:	4b0d      	ldr	r3, [pc, #52]	; (8000e84 <HAL_I2C_MspInit+0x94>)
 8000e4e:	69db      	ldr	r3, [r3, #28]
 8000e50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	201f      	movs	r0, #31
 8000e5e:	f000 fd90 	bl	8001982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000e62:	201f      	movs	r0, #31
 8000e64:	f000 fda9 	bl	80019ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	2020      	movs	r0, #32
 8000e6e:	f000 fd88 	bl	8001982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000e72:	2020      	movs	r0, #32
 8000e74:	f000 fda1 	bl	80019ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000e78:	bf00      	nop
 8000e7a:	3720      	adds	r7, #32
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40005400 	.word	0x40005400
 8000e84:	40021000 	.word	0x40021000
 8000e88:	40010c00 	.word	0x40010c00

08000e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e90:	e7fe      	b.n	8000e90 <NMI_Handler+0x4>

08000e92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e92:	b480      	push	{r7}
 8000e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e96:	e7fe      	b.n	8000e96 <HardFault_Handler+0x4>

08000e98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e9c:	e7fe      	b.n	8000e9c <MemManage_Handler+0x4>

08000e9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea2:	e7fe      	b.n	8000ea2 <BusFault_Handler+0x4>

08000ea4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <UsageFault_Handler+0x4>

08000eaa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr

08000eb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bc80      	pop	{r7}
 8000ec0:	4770      	bx	lr

08000ec2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr

08000ece <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ed2:	f000 f953 	bl	800117c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000ee0:	4802      	ldr	r0, [pc, #8]	; (8000eec <ADC1_2_IRQHandler+0x10>)
 8000ee2:	f000 fa63 	bl	80013ac <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	200001f0 	.word	0x200001f0

08000ef0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000ef4:	4802      	ldr	r0, [pc, #8]	; (8000f00 <I2C1_EV_IRQHandler+0x10>)
 8000ef6:	f001 f90f 	bl	8002118 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000220 	.word	0x20000220

08000f04 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000f08:	4802      	ldr	r0, [pc, #8]	; (8000f14 <I2C1_ER_IRQHandler+0x10>)
 8000f0a:	f001 fa58 	bl	80023be <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000220 	.word	0x20000220

08000f18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  return 1;
 8000f1c:	2301      	movs	r3, #1
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bc80      	pop	{r7}
 8000f24:	4770      	bx	lr

08000f26 <_kill>:

int _kill(int pid, int sig)
{
 8000f26:	b580      	push	{r7, lr}
 8000f28:	b082      	sub	sp, #8
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
 8000f2e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f30:	f004 f818 	bl	8004f64 <__errno>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2216      	movs	r2, #22
 8000f38:	601a      	str	r2, [r3, #0]
  return -1;
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <_exit>:

void _exit (int status)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b082      	sub	sp, #8
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f4e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f7ff ffe7 	bl	8000f26 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f58:	e7fe      	b.n	8000f58 <_exit+0x12>

08000f5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b086      	sub	sp, #24
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	60f8      	str	r0, [r7, #12]
 8000f62:	60b9      	str	r1, [r7, #8]
 8000f64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
 8000f6a:	e00a      	b.n	8000f82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f6c:	f3af 8000 	nop.w
 8000f70:	4601      	mov	r1, r0
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	1c5a      	adds	r2, r3, #1
 8000f76:	60ba      	str	r2, [r7, #8]
 8000f78:	b2ca      	uxtb	r2, r1
 8000f7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	617b      	str	r3, [r7, #20]
 8000f82:	697a      	ldr	r2, [r7, #20]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	dbf0      	blt.n	8000f6c <_read+0x12>
  }

  return len;
 8000f8a:	687b      	ldr	r3, [r7, #4]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3718      	adds	r7, #24
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]
 8000fa4:	e009      	b.n	8000fba <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	1c5a      	adds	r2, r3, #1
 8000faa:	60ba      	str	r2, [r7, #8]
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	617b      	str	r3, [r7, #20]
 8000fba:	697a      	ldr	r2, [r7, #20]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	dbf1      	blt.n	8000fa6 <_write+0x12>
  }
  return len;
 8000fc2:	687b      	ldr	r3, [r7, #4]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <_close>:

int _close(int file)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr

08000fe2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	b083      	sub	sp, #12
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ff2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr

08001000 <_isatty>:

int _isatty(int file)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001008:	2301      	movs	r3, #1
}
 800100a:	4618      	mov	r0, r3
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr

08001014 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001020:	2300      	movs	r3, #0
}
 8001022:	4618      	mov	r0, r3
 8001024:	3714      	adds	r7, #20
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr

0800102c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001034:	4a14      	ldr	r2, [pc, #80]	; (8001088 <_sbrk+0x5c>)
 8001036:	4b15      	ldr	r3, [pc, #84]	; (800108c <_sbrk+0x60>)
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001040:	4b13      	ldr	r3, [pc, #76]	; (8001090 <_sbrk+0x64>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d102      	bne.n	800104e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001048:	4b11      	ldr	r3, [pc, #68]	; (8001090 <_sbrk+0x64>)
 800104a:	4a12      	ldr	r2, [pc, #72]	; (8001094 <_sbrk+0x68>)
 800104c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800104e:	4b10      	ldr	r3, [pc, #64]	; (8001090 <_sbrk+0x64>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	429a      	cmp	r2, r3
 800105a:	d207      	bcs.n	800106c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800105c:	f003 ff82 	bl	8004f64 <__errno>
 8001060:	4603      	mov	r3, r0
 8001062:	220c      	movs	r2, #12
 8001064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800106a:	e009      	b.n	8001080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800106c:	4b08      	ldr	r3, [pc, #32]	; (8001090 <_sbrk+0x64>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001072:	4b07      	ldr	r3, [pc, #28]	; (8001090 <_sbrk+0x64>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	4a05      	ldr	r2, [pc, #20]	; (8001090 <_sbrk+0x64>)
 800107c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800107e:	68fb      	ldr	r3, [r7, #12]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20005000 	.word	0x20005000
 800108c:	00000400 	.word	0x00000400
 8001090:	20000274 	.word	0x20000274
 8001094:	200003c8 	.word	0x200003c8

08001098 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr

080010a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010a4:	f7ff fff8 	bl	8001098 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010a8:	480b      	ldr	r0, [pc, #44]	; (80010d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80010aa:	490c      	ldr	r1, [pc, #48]	; (80010dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80010ac:	4a0c      	ldr	r2, [pc, #48]	; (80010e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80010ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010b0:	e002      	b.n	80010b8 <LoopCopyDataInit>

080010b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010b6:	3304      	adds	r3, #4

080010b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010bc:	d3f9      	bcc.n	80010b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010be:	4a09      	ldr	r2, [pc, #36]	; (80010e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010c0:	4c09      	ldr	r4, [pc, #36]	; (80010e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010c4:	e001      	b.n	80010ca <LoopFillZerobss>

080010c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010c8:	3204      	adds	r2, #4

080010ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010cc:	d3fb      	bcc.n	80010c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010ce:	f003 ff4f 	bl	8004f70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010d2:	f7ff fcd9 	bl	8000a88 <main>
  bx lr
 80010d6:	4770      	bx	lr
  ldr r0, =_sdata
 80010d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010dc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80010e0:	08007104 	.word	0x08007104
  ldr r2, =_sbss
 80010e4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80010e8:	200003c8 	.word	0x200003c8

080010ec <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010ec:	e7fe      	b.n	80010ec <CAN1_RX1_IRQHandler>
	...

080010f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <HAL_Init+0x28>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a07      	ldr	r2, [pc, #28]	; (8001118 <HAL_Init+0x28>)
 80010fa:	f043 0310 	orr.w	r3, r3, #16
 80010fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001100:	2003      	movs	r0, #3
 8001102:	f000 fc33 	bl	800196c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001106:	200f      	movs	r0, #15
 8001108:	f000 f808 	bl	800111c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800110c:	f7ff fdfa 	bl	8000d04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40022000 	.word	0x40022000

0800111c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001124:	4b12      	ldr	r3, [pc, #72]	; (8001170 <HAL_InitTick+0x54>)
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	4b12      	ldr	r3, [pc, #72]	; (8001174 <HAL_InitTick+0x58>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	4619      	mov	r1, r3
 800112e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001132:	fbb3 f3f1 	udiv	r3, r3, r1
 8001136:	fbb2 f3f3 	udiv	r3, r2, r3
 800113a:	4618      	mov	r0, r3
 800113c:	f000 fc4b 	bl	80019d6 <HAL_SYSTICK_Config>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e00e      	b.n	8001168 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2b0f      	cmp	r3, #15
 800114e:	d80a      	bhi.n	8001166 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001150:	2200      	movs	r2, #0
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001158:	f000 fc13 	bl	8001982 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800115c:	4a06      	ldr	r2, [pc, #24]	; (8001178 <HAL_InitTick+0x5c>)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001162:	2300      	movs	r3, #0
 8001164:	e000      	b.n	8001168 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
}
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20000000 	.word	0x20000000
 8001174:	20000008 	.word	0x20000008
 8001178:	20000004 	.word	0x20000004

0800117c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001180:	4b05      	ldr	r3, [pc, #20]	; (8001198 <HAL_IncTick+0x1c>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	461a      	mov	r2, r3
 8001186:	4b05      	ldr	r3, [pc, #20]	; (800119c <HAL_IncTick+0x20>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4413      	add	r3, r2
 800118c:	4a03      	ldr	r2, [pc, #12]	; (800119c <HAL_IncTick+0x20>)
 800118e:	6013      	str	r3, [r2, #0]
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	20000008 	.word	0x20000008
 800119c:	20000278 	.word	0x20000278

080011a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  return uwTick;
 80011a4:	4b02      	ldr	r3, [pc, #8]	; (80011b0 <HAL_GetTick+0x10>)
 80011a6:	681b      	ldr	r3, [r3, #0]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc80      	pop	{r7}
 80011ae:	4770      	bx	lr
 80011b0:	20000278 	.word	0x20000278

080011b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011bc:	f7ff fff0 	bl	80011a0 <HAL_GetTick>
 80011c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011cc:	d005      	beq.n	80011da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ce:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <HAL_Delay+0x44>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	461a      	mov	r2, r3
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	4413      	add	r3, r2
 80011d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011da:	bf00      	nop
 80011dc:	f7ff ffe0 	bl	80011a0 <HAL_GetTick>
 80011e0:	4602      	mov	r2, r0
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	68fa      	ldr	r2, [r7, #12]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d8f7      	bhi.n	80011dc <HAL_Delay+0x28>
  {
  }
}
 80011ec:	bf00      	nop
 80011ee:	bf00      	nop
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000008 	.word	0x20000008

080011fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001204:	2300      	movs	r3, #0
 8001206:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001208:	2300      	movs	r3, #0
 800120a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e0be      	b.n	800139c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001228:	2b00      	cmp	r3, #0
 800122a:	d109      	bne.n	8001240 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff fd94 	bl	8000d68 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f000 fa7d 	bl	8001740 <ADC_ConversionStop_Disable>
 8001246:	4603      	mov	r3, r0
 8001248:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800124e:	f003 0310 	and.w	r3, r3, #16
 8001252:	2b00      	cmp	r3, #0
 8001254:	f040 8099 	bne.w	800138a <HAL_ADC_Init+0x18e>
 8001258:	7dfb      	ldrb	r3, [r7, #23]
 800125a:	2b00      	cmp	r3, #0
 800125c:	f040 8095 	bne.w	800138a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001264:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001268:	f023 0302 	bic.w	r3, r3, #2
 800126c:	f043 0202 	orr.w	r2, r3, #2
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800127c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	7b1b      	ldrb	r3, [r3, #12]
 8001282:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001284:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001286:	68ba      	ldr	r2, [r7, #8]
 8001288:	4313      	orrs	r3, r2
 800128a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001294:	d003      	beq.n	800129e <HAL_ADC_Init+0xa2>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d102      	bne.n	80012a4 <HAL_ADC_Init+0xa8>
 800129e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012a2:	e000      	b.n	80012a6 <HAL_ADC_Init+0xaa>
 80012a4:	2300      	movs	r3, #0
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	7d1b      	ldrb	r3, [r3, #20]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d119      	bne.n	80012e8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	7b1b      	ldrb	r3, [r3, #12]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d109      	bne.n	80012d0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	3b01      	subs	r3, #1
 80012c2:	035a      	lsls	r2, r3, #13
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	4313      	orrs	r3, r2
 80012c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012cc:	613b      	str	r3, [r7, #16]
 80012ce:	e00b      	b.n	80012e8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d4:	f043 0220 	orr.w	r2, r3, #32
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012e0:	f043 0201 	orr.w	r2, r3, #1
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	430a      	orrs	r2, r1
 80012fa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	689a      	ldr	r2, [r3, #8]
 8001302:	4b28      	ldr	r3, [pc, #160]	; (80013a4 <HAL_ADC_Init+0x1a8>)
 8001304:	4013      	ands	r3, r2
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	6812      	ldr	r2, [r2, #0]
 800130a:	68b9      	ldr	r1, [r7, #8]
 800130c:	430b      	orrs	r3, r1
 800130e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001318:	d003      	beq.n	8001322 <HAL_ADC_Init+0x126>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d104      	bne.n	800132c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	691b      	ldr	r3, [r3, #16]
 8001326:	3b01      	subs	r3, #1
 8001328:	051b      	lsls	r3, r3, #20
 800132a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001332:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	68fa      	ldr	r2, [r7, #12]
 800133c:	430a      	orrs	r2, r1
 800133e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	689a      	ldr	r2, [r3, #8]
 8001346:	4b18      	ldr	r3, [pc, #96]	; (80013a8 <HAL_ADC_Init+0x1ac>)
 8001348:	4013      	ands	r3, r2
 800134a:	68ba      	ldr	r2, [r7, #8]
 800134c:	429a      	cmp	r2, r3
 800134e:	d10b      	bne.n	8001368 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800135a:	f023 0303 	bic.w	r3, r3, #3
 800135e:	f043 0201 	orr.w	r2, r3, #1
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001366:	e018      	b.n	800139a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800136c:	f023 0312 	bic.w	r3, r3, #18
 8001370:	f043 0210 	orr.w	r2, r3, #16
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800137c:	f043 0201 	orr.w	r2, r3, #1
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001388:	e007      	b.n	800139a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800138e:	f043 0210 	orr.w	r2, r3, #16
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800139a:	7dfb      	ldrb	r3, [r7, #23]
}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	ffe1f7fd 	.word	0xffe1f7fd
 80013a8:	ff1f0efe 	.word	0xff1f0efe

080013ac <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	f003 0320 	and.w	r3, r3, #32
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d03e      	beq.n	800144c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	f003 0302 	and.w	r3, r3, #2
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d039      	beq.n	800144c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013dc:	f003 0310 	and.w	r3, r3, #16
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d105      	bne.n	80013f0 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80013fa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80013fe:	d11d      	bne.n	800143c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001404:	2b00      	cmp	r3, #0
 8001406:	d119      	bne.n	800143c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	685a      	ldr	r2, [r3, #4]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f022 0220 	bic.w	r2, r2, #32
 8001416:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800141c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001428:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800142c:	2b00      	cmp	r3, #0
 800142e:	d105      	bne.n	800143c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001434:	f043 0201 	orr.w	r2, r3, #1
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f000 f874 	bl	800152a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f06f 0212 	mvn.w	r2, #18
 800144a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001452:	2b00      	cmp	r3, #0
 8001454:	d04d      	beq.n	80014f2 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	2b00      	cmp	r3, #0
 800145e:	d048      	beq.n	80014f2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001464:	f003 0310 	and.w	r3, r3, #16
 8001468:	2b00      	cmp	r3, #0
 800146a:	d105      	bne.n	8001478 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001470:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001482:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001486:	d012      	beq.n	80014ae <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001492:	2b00      	cmp	r3, #0
 8001494:	d125      	bne.n	80014e2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80014a0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80014a4:	d11d      	bne.n	80014e2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d119      	bne.n	80014e2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	685a      	ldr	r2, [r3, #4]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014bc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d105      	bne.n	80014e2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014da:	f043 0201 	orr.w	r2, r3, #1
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f000 f96d 	bl	80017c2 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f06f 020c 	mvn.w	r2, #12
 80014f0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d012      	beq.n	8001522 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	2b00      	cmp	r3, #0
 8001504:	d00d      	beq.n	8001522 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800150a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f000 f812 	bl	800153c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f06f 0201 	mvn.w	r2, #1
 8001520:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001522:	bf00      	nop
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800152a:	b480      	push	{r7}
 800152c:	b083      	sub	sp, #12
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	bc80      	pop	{r7}
 800154c:	4770      	bx	lr
	...

08001550 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800155a:	2300      	movs	r3, #0
 800155c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800155e:	2300      	movs	r3, #0
 8001560:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001568:	2b01      	cmp	r3, #1
 800156a:	d101      	bne.n	8001570 <HAL_ADC_ConfigChannel+0x20>
 800156c:	2302      	movs	r3, #2
 800156e:	e0dc      	b.n	800172a <HAL_ADC_ConfigChannel+0x1da>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2201      	movs	r2, #1
 8001574:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	2b06      	cmp	r3, #6
 800157e:	d81c      	bhi.n	80015ba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685a      	ldr	r2, [r3, #4]
 800158a:	4613      	mov	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	3b05      	subs	r3, #5
 8001592:	221f      	movs	r2, #31
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	43db      	mvns	r3, r3
 800159a:	4019      	ands	r1, r3
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	6818      	ldr	r0, [r3, #0]
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	3b05      	subs	r3, #5
 80015ac:	fa00 f203 	lsl.w	r2, r0, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	635a      	str	r2, [r3, #52]	; 0x34
 80015b8:	e03c      	b.n	8001634 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	2b0c      	cmp	r3, #12
 80015c0:	d81c      	bhi.n	80015fc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685a      	ldr	r2, [r3, #4]
 80015cc:	4613      	mov	r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	3b23      	subs	r3, #35	; 0x23
 80015d4:	221f      	movs	r2, #31
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	43db      	mvns	r3, r3
 80015dc:	4019      	ands	r1, r3
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	6818      	ldr	r0, [r3, #0]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	4613      	mov	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	3b23      	subs	r3, #35	; 0x23
 80015ee:	fa00 f203 	lsl.w	r2, r0, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	430a      	orrs	r2, r1
 80015f8:	631a      	str	r2, [r3, #48]	; 0x30
 80015fa:	e01b      	b.n	8001634 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685a      	ldr	r2, [r3, #4]
 8001606:	4613      	mov	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	3b41      	subs	r3, #65	; 0x41
 800160e:	221f      	movs	r2, #31
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	4019      	ands	r1, r3
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	6818      	ldr	r0, [r3, #0]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685a      	ldr	r2, [r3, #4]
 8001620:	4613      	mov	r3, r2
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	4413      	add	r3, r2
 8001626:	3b41      	subs	r3, #65	; 0x41
 8001628:	fa00 f203 	lsl.w	r2, r0, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	430a      	orrs	r2, r1
 8001632:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2b09      	cmp	r3, #9
 800163a:	d91c      	bls.n	8001676 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	68d9      	ldr	r1, [r3, #12]
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	4613      	mov	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	4413      	add	r3, r2
 800164c:	3b1e      	subs	r3, #30
 800164e:	2207      	movs	r2, #7
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43db      	mvns	r3, r3
 8001656:	4019      	ands	r1, r3
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	6898      	ldr	r0, [r3, #8]
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	4613      	mov	r3, r2
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4413      	add	r3, r2
 8001666:	3b1e      	subs	r3, #30
 8001668:	fa00 f203 	lsl.w	r2, r0, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	430a      	orrs	r2, r1
 8001672:	60da      	str	r2, [r3, #12]
 8001674:	e019      	b.n	80016aa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	6919      	ldr	r1, [r3, #16]
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4613      	mov	r3, r2
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	4413      	add	r3, r2
 8001686:	2207      	movs	r2, #7
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	43db      	mvns	r3, r3
 800168e:	4019      	ands	r1, r3
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	6898      	ldr	r0, [r3, #8]
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	4613      	mov	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	4413      	add	r3, r2
 800169e:	fa00 f203 	lsl.w	r2, r0, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	430a      	orrs	r2, r1
 80016a8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2b10      	cmp	r3, #16
 80016b0:	d003      	beq.n	80016ba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80016b6:	2b11      	cmp	r3, #17
 80016b8:	d132      	bne.n	8001720 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a1d      	ldr	r2, [pc, #116]	; (8001734 <HAL_ADC_ConfigChannel+0x1e4>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d125      	bne.n	8001710 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d126      	bne.n	8001720 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	689a      	ldr	r2, [r3, #8]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80016e0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2b10      	cmp	r3, #16
 80016e8:	d11a      	bne.n	8001720 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016ea:	4b13      	ldr	r3, [pc, #76]	; (8001738 <HAL_ADC_ConfigChannel+0x1e8>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a13      	ldr	r2, [pc, #76]	; (800173c <HAL_ADC_ConfigChannel+0x1ec>)
 80016f0:	fba2 2303 	umull	r2, r3, r2, r3
 80016f4:	0c9a      	lsrs	r2, r3, #18
 80016f6:	4613      	mov	r3, r2
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	4413      	add	r3, r2
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001700:	e002      	b.n	8001708 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	3b01      	subs	r3, #1
 8001706:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d1f9      	bne.n	8001702 <HAL_ADC_ConfigChannel+0x1b2>
 800170e:	e007      	b.n	8001720 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001714:	f043 0220 	orr.w	r2, r3, #32
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2200      	movs	r2, #0
 8001724:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001728:	7bfb      	ldrb	r3, [r7, #15]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr
 8001734:	40012400 	.word	0x40012400
 8001738:	20000000 	.word	0x20000000
 800173c:	431bde83 	.word	0x431bde83

08001740 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	2b01      	cmp	r3, #1
 8001758:	d12e      	bne.n	80017b8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f022 0201 	bic.w	r2, r2, #1
 8001768:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800176a:	f7ff fd19 	bl	80011a0 <HAL_GetTick>
 800176e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001770:	e01b      	b.n	80017aa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001772:	f7ff fd15 	bl	80011a0 <HAL_GetTick>
 8001776:	4602      	mov	r2, r0
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d914      	bls.n	80017aa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	2b01      	cmp	r3, #1
 800178c:	d10d      	bne.n	80017aa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001792:	f043 0210 	orr.w	r2, r3, #16
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800179e:	f043 0201 	orr.w	r2, r3, #1
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e007      	b.n	80017ba <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f003 0301 	and.w	r3, r3, #1
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d0dc      	beq.n	8001772 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017c2:	b480      	push	{r7}
 80017c4:	b083      	sub	sp, #12
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr

080017d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <__NVIC_SetPriorityGrouping+0x44>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ea:	68ba      	ldr	r2, [r7, #8]
 80017ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017f0:	4013      	ands	r3, r2
 80017f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001806:	4a04      	ldr	r2, [pc, #16]	; (8001818 <__NVIC_SetPriorityGrouping+0x44>)
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	60d3      	str	r3, [r2, #12]
}
 800180c:	bf00      	nop
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	bc80      	pop	{r7}
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <__NVIC_GetPriorityGrouping+0x18>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	0a1b      	lsrs	r3, r3, #8
 8001826:	f003 0307 	and.w	r3, r3, #7
}
 800182a:	4618      	mov	r0, r3
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	2b00      	cmp	r3, #0
 8001848:	db0b      	blt.n	8001862 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	f003 021f 	and.w	r2, r3, #31
 8001850:	4906      	ldr	r1, [pc, #24]	; (800186c <__NVIC_EnableIRQ+0x34>)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	095b      	lsrs	r3, r3, #5
 8001858:	2001      	movs	r0, #1
 800185a:	fa00 f202 	lsl.w	r2, r0, r2
 800185e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr
 800186c:	e000e100 	.word	0xe000e100

08001870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	6039      	str	r1, [r7, #0]
 800187a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800187c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001880:	2b00      	cmp	r3, #0
 8001882:	db0a      	blt.n	800189a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	b2da      	uxtb	r2, r3
 8001888:	490c      	ldr	r1, [pc, #48]	; (80018bc <__NVIC_SetPriority+0x4c>)
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	0112      	lsls	r2, r2, #4
 8001890:	b2d2      	uxtb	r2, r2
 8001892:	440b      	add	r3, r1
 8001894:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001898:	e00a      	b.n	80018b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	b2da      	uxtb	r2, r3
 800189e:	4908      	ldr	r1, [pc, #32]	; (80018c0 <__NVIC_SetPriority+0x50>)
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	3b04      	subs	r3, #4
 80018a8:	0112      	lsls	r2, r2, #4
 80018aa:	b2d2      	uxtb	r2, r2
 80018ac:	440b      	add	r3, r1
 80018ae:	761a      	strb	r2, [r3, #24]
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000e100 	.word	0xe000e100
 80018c0:	e000ed00 	.word	0xe000ed00

080018c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b089      	sub	sp, #36	; 0x24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	60b9      	str	r1, [r7, #8]
 80018ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	f1c3 0307 	rsb	r3, r3, #7
 80018de:	2b04      	cmp	r3, #4
 80018e0:	bf28      	it	cs
 80018e2:	2304      	movcs	r3, #4
 80018e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	3304      	adds	r3, #4
 80018ea:	2b06      	cmp	r3, #6
 80018ec:	d902      	bls.n	80018f4 <NVIC_EncodePriority+0x30>
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	3b03      	subs	r3, #3
 80018f2:	e000      	b.n	80018f6 <NVIC_EncodePriority+0x32>
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	43da      	mvns	r2, r3
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	401a      	ands	r2, r3
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800190c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	fa01 f303 	lsl.w	r3, r1, r3
 8001916:	43d9      	mvns	r1, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800191c:	4313      	orrs	r3, r2
         );
}
 800191e:	4618      	mov	r0, r3
 8001920:	3724      	adds	r7, #36	; 0x24
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr

08001928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3b01      	subs	r3, #1
 8001934:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001938:	d301      	bcc.n	800193e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800193a:	2301      	movs	r3, #1
 800193c:	e00f      	b.n	800195e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800193e:	4a0a      	ldr	r2, [pc, #40]	; (8001968 <SysTick_Config+0x40>)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3b01      	subs	r3, #1
 8001944:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001946:	210f      	movs	r1, #15
 8001948:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800194c:	f7ff ff90 	bl	8001870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001950:	4b05      	ldr	r3, [pc, #20]	; (8001968 <SysTick_Config+0x40>)
 8001952:	2200      	movs	r2, #0
 8001954:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001956:	4b04      	ldr	r3, [pc, #16]	; (8001968 <SysTick_Config+0x40>)
 8001958:	2207      	movs	r2, #7
 800195a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	e000e010 	.word	0xe000e010

0800196c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff ff2d 	bl	80017d4 <__NVIC_SetPriorityGrouping>
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001982:	b580      	push	{r7, lr}
 8001984:	b086      	sub	sp, #24
 8001986:	af00      	add	r7, sp, #0
 8001988:	4603      	mov	r3, r0
 800198a:	60b9      	str	r1, [r7, #8]
 800198c:	607a      	str	r2, [r7, #4]
 800198e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001994:	f7ff ff42 	bl	800181c <__NVIC_GetPriorityGrouping>
 8001998:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	68b9      	ldr	r1, [r7, #8]
 800199e:	6978      	ldr	r0, [r7, #20]
 80019a0:	f7ff ff90 	bl	80018c4 <NVIC_EncodePriority>
 80019a4:	4602      	mov	r2, r0
 80019a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019aa:	4611      	mov	r1, r2
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff ff5f 	bl	8001870 <__NVIC_SetPriority>
}
 80019b2:	bf00      	nop
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	4603      	mov	r3, r0
 80019c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff ff35 	bl	8001838 <__NVIC_EnableIRQ>
}
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b082      	sub	sp, #8
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f7ff ffa2 	bl	8001928 <SysTick_Config>
 80019e4:	4603      	mov	r3, r0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
	...

080019f0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019f8:	2300      	movs	r3, #0
 80019fa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d005      	beq.n	8001a14 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2204      	movs	r2, #4
 8001a0c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	73fb      	strb	r3, [r7, #15]
 8001a12:	e051      	b.n	8001ab8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f022 020e 	bic.w	r2, r2, #14
 8001a22:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 0201 	bic.w	r2, r2, #1
 8001a32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a22      	ldr	r2, [pc, #136]	; (8001ac4 <HAL_DMA_Abort_IT+0xd4>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d029      	beq.n	8001a92 <HAL_DMA_Abort_IT+0xa2>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a21      	ldr	r2, [pc, #132]	; (8001ac8 <HAL_DMA_Abort_IT+0xd8>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d022      	beq.n	8001a8e <HAL_DMA_Abort_IT+0x9e>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a1f      	ldr	r2, [pc, #124]	; (8001acc <HAL_DMA_Abort_IT+0xdc>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d01a      	beq.n	8001a88 <HAL_DMA_Abort_IT+0x98>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a1e      	ldr	r2, [pc, #120]	; (8001ad0 <HAL_DMA_Abort_IT+0xe0>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d012      	beq.n	8001a82 <HAL_DMA_Abort_IT+0x92>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a1c      	ldr	r2, [pc, #112]	; (8001ad4 <HAL_DMA_Abort_IT+0xe4>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d00a      	beq.n	8001a7c <HAL_DMA_Abort_IT+0x8c>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a1b      	ldr	r2, [pc, #108]	; (8001ad8 <HAL_DMA_Abort_IT+0xe8>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d102      	bne.n	8001a76 <HAL_DMA_Abort_IT+0x86>
 8001a70:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001a74:	e00e      	b.n	8001a94 <HAL_DMA_Abort_IT+0xa4>
 8001a76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a7a:	e00b      	b.n	8001a94 <HAL_DMA_Abort_IT+0xa4>
 8001a7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a80:	e008      	b.n	8001a94 <HAL_DMA_Abort_IT+0xa4>
 8001a82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a86:	e005      	b.n	8001a94 <HAL_DMA_Abort_IT+0xa4>
 8001a88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a8c:	e002      	b.n	8001a94 <HAL_DMA_Abort_IT+0xa4>
 8001a8e:	2310      	movs	r3, #16
 8001a90:	e000      	b.n	8001a94 <HAL_DMA_Abort_IT+0xa4>
 8001a92:	2301      	movs	r3, #1
 8001a94:	4a11      	ldr	r2, [pc, #68]	; (8001adc <HAL_DMA_Abort_IT+0xec>)
 8001a96:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d003      	beq.n	8001ab8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	4798      	blx	r3
    } 
  }
  return status;
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40020008 	.word	0x40020008
 8001ac8:	4002001c 	.word	0x4002001c
 8001acc:	40020030 	.word	0x40020030
 8001ad0:	40020044 	.word	0x40020044
 8001ad4:	40020058 	.word	0x40020058
 8001ad8:	4002006c 	.word	0x4002006c
 8001adc:	40020000 	.word	0x40020000

08001ae0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001aee:	b2db      	uxtb	r3, r3
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
	...

08001afc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b08b      	sub	sp, #44	; 0x2c
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b06:	2300      	movs	r3, #0
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b0e:	e169      	b.n	8001de4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b10:	2201      	movs	r2, #1
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	69fa      	ldr	r2, [r7, #28]
 8001b20:	4013      	ands	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	f040 8158 	bne.w	8001dde <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	4a9a      	ldr	r2, [pc, #616]	; (8001d9c <HAL_GPIO_Init+0x2a0>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d05e      	beq.n	8001bf6 <HAL_GPIO_Init+0xfa>
 8001b38:	4a98      	ldr	r2, [pc, #608]	; (8001d9c <HAL_GPIO_Init+0x2a0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d875      	bhi.n	8001c2a <HAL_GPIO_Init+0x12e>
 8001b3e:	4a98      	ldr	r2, [pc, #608]	; (8001da0 <HAL_GPIO_Init+0x2a4>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d058      	beq.n	8001bf6 <HAL_GPIO_Init+0xfa>
 8001b44:	4a96      	ldr	r2, [pc, #600]	; (8001da0 <HAL_GPIO_Init+0x2a4>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d86f      	bhi.n	8001c2a <HAL_GPIO_Init+0x12e>
 8001b4a:	4a96      	ldr	r2, [pc, #600]	; (8001da4 <HAL_GPIO_Init+0x2a8>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d052      	beq.n	8001bf6 <HAL_GPIO_Init+0xfa>
 8001b50:	4a94      	ldr	r2, [pc, #592]	; (8001da4 <HAL_GPIO_Init+0x2a8>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d869      	bhi.n	8001c2a <HAL_GPIO_Init+0x12e>
 8001b56:	4a94      	ldr	r2, [pc, #592]	; (8001da8 <HAL_GPIO_Init+0x2ac>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d04c      	beq.n	8001bf6 <HAL_GPIO_Init+0xfa>
 8001b5c:	4a92      	ldr	r2, [pc, #584]	; (8001da8 <HAL_GPIO_Init+0x2ac>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d863      	bhi.n	8001c2a <HAL_GPIO_Init+0x12e>
 8001b62:	4a92      	ldr	r2, [pc, #584]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d046      	beq.n	8001bf6 <HAL_GPIO_Init+0xfa>
 8001b68:	4a90      	ldr	r2, [pc, #576]	; (8001dac <HAL_GPIO_Init+0x2b0>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d85d      	bhi.n	8001c2a <HAL_GPIO_Init+0x12e>
 8001b6e:	2b12      	cmp	r3, #18
 8001b70:	d82a      	bhi.n	8001bc8 <HAL_GPIO_Init+0xcc>
 8001b72:	2b12      	cmp	r3, #18
 8001b74:	d859      	bhi.n	8001c2a <HAL_GPIO_Init+0x12e>
 8001b76:	a201      	add	r2, pc, #4	; (adr r2, 8001b7c <HAL_GPIO_Init+0x80>)
 8001b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b7c:	08001bf7 	.word	0x08001bf7
 8001b80:	08001bd1 	.word	0x08001bd1
 8001b84:	08001be3 	.word	0x08001be3
 8001b88:	08001c25 	.word	0x08001c25
 8001b8c:	08001c2b 	.word	0x08001c2b
 8001b90:	08001c2b 	.word	0x08001c2b
 8001b94:	08001c2b 	.word	0x08001c2b
 8001b98:	08001c2b 	.word	0x08001c2b
 8001b9c:	08001c2b 	.word	0x08001c2b
 8001ba0:	08001c2b 	.word	0x08001c2b
 8001ba4:	08001c2b 	.word	0x08001c2b
 8001ba8:	08001c2b 	.word	0x08001c2b
 8001bac:	08001c2b 	.word	0x08001c2b
 8001bb0:	08001c2b 	.word	0x08001c2b
 8001bb4:	08001c2b 	.word	0x08001c2b
 8001bb8:	08001c2b 	.word	0x08001c2b
 8001bbc:	08001c2b 	.word	0x08001c2b
 8001bc0:	08001bd9 	.word	0x08001bd9
 8001bc4:	08001bed 	.word	0x08001bed
 8001bc8:	4a79      	ldr	r2, [pc, #484]	; (8001db0 <HAL_GPIO_Init+0x2b4>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d013      	beq.n	8001bf6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bce:	e02c      	b.n	8001c2a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	623b      	str	r3, [r7, #32]
          break;
 8001bd6:	e029      	b.n	8001c2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	3304      	adds	r3, #4
 8001bde:	623b      	str	r3, [r7, #32]
          break;
 8001be0:	e024      	b.n	8001c2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	3308      	adds	r3, #8
 8001be8:	623b      	str	r3, [r7, #32]
          break;
 8001bea:	e01f      	b.n	8001c2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	330c      	adds	r3, #12
 8001bf2:	623b      	str	r3, [r7, #32]
          break;
 8001bf4:	e01a      	b.n	8001c2c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d102      	bne.n	8001c04 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bfe:	2304      	movs	r3, #4
 8001c00:	623b      	str	r3, [r7, #32]
          break;
 8001c02:	e013      	b.n	8001c2c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d105      	bne.n	8001c18 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c0c:	2308      	movs	r3, #8
 8001c0e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69fa      	ldr	r2, [r7, #28]
 8001c14:	611a      	str	r2, [r3, #16]
          break;
 8001c16:	e009      	b.n	8001c2c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c18:	2308      	movs	r3, #8
 8001c1a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	69fa      	ldr	r2, [r7, #28]
 8001c20:	615a      	str	r2, [r3, #20]
          break;
 8001c22:	e003      	b.n	8001c2c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c24:	2300      	movs	r3, #0
 8001c26:	623b      	str	r3, [r7, #32]
          break;
 8001c28:	e000      	b.n	8001c2c <HAL_GPIO_Init+0x130>
          break;
 8001c2a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	2bff      	cmp	r3, #255	; 0xff
 8001c30:	d801      	bhi.n	8001c36 <HAL_GPIO_Init+0x13a>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	e001      	b.n	8001c3a <HAL_GPIO_Init+0x13e>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	3304      	adds	r3, #4
 8001c3a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	2bff      	cmp	r3, #255	; 0xff
 8001c40:	d802      	bhi.n	8001c48 <HAL_GPIO_Init+0x14c>
 8001c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	e002      	b.n	8001c4e <HAL_GPIO_Init+0x152>
 8001c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4a:	3b08      	subs	r3, #8
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	210f      	movs	r1, #15
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	401a      	ands	r2, r3
 8001c60:	6a39      	ldr	r1, [r7, #32]
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	fa01 f303 	lsl.w	r3, r1, r3
 8001c68:	431a      	orrs	r2, r3
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f000 80b1 	beq.w	8001dde <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c7c:	4b4d      	ldr	r3, [pc, #308]	; (8001db4 <HAL_GPIO_Init+0x2b8>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	4a4c      	ldr	r2, [pc, #304]	; (8001db4 <HAL_GPIO_Init+0x2b8>)
 8001c82:	f043 0301 	orr.w	r3, r3, #1
 8001c86:	6193      	str	r3, [r2, #24]
 8001c88:	4b4a      	ldr	r3, [pc, #296]	; (8001db4 <HAL_GPIO_Init+0x2b8>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	60bb      	str	r3, [r7, #8]
 8001c92:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c94:	4a48      	ldr	r2, [pc, #288]	; (8001db8 <HAL_GPIO_Init+0x2bc>)
 8001c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c98:	089b      	lsrs	r3, r3, #2
 8001c9a:	3302      	adds	r3, #2
 8001c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca4:	f003 0303 	and.w	r3, r3, #3
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	220f      	movs	r2, #15
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a40      	ldr	r2, [pc, #256]	; (8001dbc <HAL_GPIO_Init+0x2c0>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d013      	beq.n	8001ce8 <HAL_GPIO_Init+0x1ec>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a3f      	ldr	r2, [pc, #252]	; (8001dc0 <HAL_GPIO_Init+0x2c4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d00d      	beq.n	8001ce4 <HAL_GPIO_Init+0x1e8>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4a3e      	ldr	r2, [pc, #248]	; (8001dc4 <HAL_GPIO_Init+0x2c8>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d007      	beq.n	8001ce0 <HAL_GPIO_Init+0x1e4>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a3d      	ldr	r2, [pc, #244]	; (8001dc8 <HAL_GPIO_Init+0x2cc>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d101      	bne.n	8001cdc <HAL_GPIO_Init+0x1e0>
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e006      	b.n	8001cea <HAL_GPIO_Init+0x1ee>
 8001cdc:	2304      	movs	r3, #4
 8001cde:	e004      	b.n	8001cea <HAL_GPIO_Init+0x1ee>
 8001ce0:	2302      	movs	r3, #2
 8001ce2:	e002      	b.n	8001cea <HAL_GPIO_Init+0x1ee>
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e000      	b.n	8001cea <HAL_GPIO_Init+0x1ee>
 8001ce8:	2300      	movs	r3, #0
 8001cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cec:	f002 0203 	and.w	r2, r2, #3
 8001cf0:	0092      	lsls	r2, r2, #2
 8001cf2:	4093      	lsls	r3, r2
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cfa:	492f      	ldr	r1, [pc, #188]	; (8001db8 <HAL_GPIO_Init+0x2bc>)
 8001cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfe:	089b      	lsrs	r3, r3, #2
 8001d00:	3302      	adds	r3, #2
 8001d02:	68fa      	ldr	r2, [r7, #12]
 8001d04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d006      	beq.n	8001d22 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d14:	4b2d      	ldr	r3, [pc, #180]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d16:	689a      	ldr	r2, [r3, #8]
 8001d18:	492c      	ldr	r1, [pc, #176]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	608b      	str	r3, [r1, #8]
 8001d20:	e006      	b.n	8001d30 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d22:	4b2a      	ldr	r3, [pc, #168]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d24:	689a      	ldr	r2, [r3, #8]
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	4928      	ldr	r1, [pc, #160]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d006      	beq.n	8001d4a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d3c:	4b23      	ldr	r3, [pc, #140]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d3e:	68da      	ldr	r2, [r3, #12]
 8001d40:	4922      	ldr	r1, [pc, #136]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	60cb      	str	r3, [r1, #12]
 8001d48:	e006      	b.n	8001d58 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d4a:	4b20      	ldr	r3, [pc, #128]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d4c:	68da      	ldr	r2, [r3, #12]
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	43db      	mvns	r3, r3
 8001d52:	491e      	ldr	r1, [pc, #120]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d54:	4013      	ands	r3, r2
 8001d56:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d006      	beq.n	8001d72 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d64:	4b19      	ldr	r3, [pc, #100]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	4918      	ldr	r1, [pc, #96]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
 8001d70:	e006      	b.n	8001d80 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d72:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	4914      	ldr	r1, [pc, #80]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d021      	beq.n	8001dd0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d8c:	4b0f      	ldr	r3, [pc, #60]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	490e      	ldr	r1, [pc, #56]	; (8001dcc <HAL_GPIO_Init+0x2d0>)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	600b      	str	r3, [r1, #0]
 8001d98:	e021      	b.n	8001dde <HAL_GPIO_Init+0x2e2>
 8001d9a:	bf00      	nop
 8001d9c:	10320000 	.word	0x10320000
 8001da0:	10310000 	.word	0x10310000
 8001da4:	10220000 	.word	0x10220000
 8001da8:	10210000 	.word	0x10210000
 8001dac:	10120000 	.word	0x10120000
 8001db0:	10110000 	.word	0x10110000
 8001db4:	40021000 	.word	0x40021000
 8001db8:	40010000 	.word	0x40010000
 8001dbc:	40010800 	.word	0x40010800
 8001dc0:	40010c00 	.word	0x40010c00
 8001dc4:	40011000 	.word	0x40011000
 8001dc8:	40011400 	.word	0x40011400
 8001dcc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	4909      	ldr	r1, [pc, #36]	; (8001e00 <HAL_GPIO_Init+0x304>)
 8001dda:	4013      	ands	r3, r2
 8001ddc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de0:	3301      	adds	r3, #1
 8001de2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dea:	fa22 f303 	lsr.w	r3, r2, r3
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f47f ae8e 	bne.w	8001b10 <HAL_GPIO_Init+0x14>
  }
}
 8001df4:	bf00      	nop
 8001df6:	bf00      	nop
 8001df8:	372c      	adds	r7, #44	; 0x2c
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr
 8001e00:	40010400 	.word	0x40010400

08001e04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	807b      	strh	r3, [r7, #2]
 8001e10:	4613      	mov	r3, r2
 8001e12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e14:	787b      	ldrb	r3, [r7, #1]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d003      	beq.n	8001e22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e1a:	887a      	ldrh	r2, [r7, #2]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e20:	e003      	b.n	8001e2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e22:	887b      	ldrh	r3, [r7, #2]
 8001e24:	041a      	lsls	r2, r3, #16
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	611a      	str	r2, [r3, #16]
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr

08001e34 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e46:	887a      	ldrh	r2, [r7, #2]
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	041a      	lsls	r2, r3, #16
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	43d9      	mvns	r1, r3
 8001e52:	887b      	ldrh	r3, [r7, #2]
 8001e54:	400b      	ands	r3, r1
 8001e56:	431a      	orrs	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	611a      	str	r2, [r3, #16]
}
 8001e5c:	bf00      	nop
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bc80      	pop	{r7}
 8001e64:	4770      	bx	lr
	...

08001e68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d101      	bne.n	8001e7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e12b      	b.n	80020d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d106      	bne.n	8001e94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f7fe ffae 	bl	8000df0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2224      	movs	r2, #36	; 0x24
 8001e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 0201 	bic.w	r2, r2, #1
 8001eaa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001eba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001eca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ecc:	f002 f9ac 	bl	8004228 <HAL_RCC_GetPCLK1Freq>
 8001ed0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	4a81      	ldr	r2, [pc, #516]	; (80020dc <HAL_I2C_Init+0x274>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d807      	bhi.n	8001eec <HAL_I2C_Init+0x84>
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	4a80      	ldr	r2, [pc, #512]	; (80020e0 <HAL_I2C_Init+0x278>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	bf94      	ite	ls
 8001ee4:	2301      	movls	r3, #1
 8001ee6:	2300      	movhi	r3, #0
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	e006      	b.n	8001efa <HAL_I2C_Init+0x92>
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4a7d      	ldr	r2, [pc, #500]	; (80020e4 <HAL_I2C_Init+0x27c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	bf94      	ite	ls
 8001ef4:	2301      	movls	r3, #1
 8001ef6:	2300      	movhi	r3, #0
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e0e7      	b.n	80020d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	4a78      	ldr	r2, [pc, #480]	; (80020e8 <HAL_I2C_Init+0x280>)
 8001f06:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0a:	0c9b      	lsrs	r3, r3, #18
 8001f0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	68ba      	ldr	r2, [r7, #8]
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	4a6a      	ldr	r2, [pc, #424]	; (80020dc <HAL_I2C_Init+0x274>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d802      	bhi.n	8001f3c <HAL_I2C_Init+0xd4>
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	3301      	adds	r3, #1
 8001f3a:	e009      	b.n	8001f50 <HAL_I2C_Init+0xe8>
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f42:	fb02 f303 	mul.w	r3, r2, r3
 8001f46:	4a69      	ldr	r2, [pc, #420]	; (80020ec <HAL_I2C_Init+0x284>)
 8001f48:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4c:	099b      	lsrs	r3, r3, #6
 8001f4e:	3301      	adds	r3, #1
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	6812      	ldr	r2, [r2, #0]
 8001f54:	430b      	orrs	r3, r1
 8001f56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	495c      	ldr	r1, [pc, #368]	; (80020dc <HAL_I2C_Init+0x274>)
 8001f6c:	428b      	cmp	r3, r1
 8001f6e:	d819      	bhi.n	8001fa4 <HAL_I2C_Init+0x13c>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	1e59      	subs	r1, r3, #1
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f7e:	1c59      	adds	r1, r3, #1
 8001f80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f84:	400b      	ands	r3, r1
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00a      	beq.n	8001fa0 <HAL_I2C_Init+0x138>
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	1e59      	subs	r1, r3, #1
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f98:	3301      	adds	r3, #1
 8001f9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f9e:	e051      	b.n	8002044 <HAL_I2C_Init+0x1dc>
 8001fa0:	2304      	movs	r3, #4
 8001fa2:	e04f      	b.n	8002044 <HAL_I2C_Init+0x1dc>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d111      	bne.n	8001fd0 <HAL_I2C_Init+0x168>
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	1e58      	subs	r0, r3, #1
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6859      	ldr	r1, [r3, #4]
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	440b      	add	r3, r1
 8001fba:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	bf0c      	ite	eq
 8001fc8:	2301      	moveq	r3, #1
 8001fca:	2300      	movne	r3, #0
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	e012      	b.n	8001ff6 <HAL_I2C_Init+0x18e>
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	1e58      	subs	r0, r3, #1
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6859      	ldr	r1, [r3, #4]
 8001fd8:	460b      	mov	r3, r1
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	440b      	add	r3, r1
 8001fde:	0099      	lsls	r1, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	bf0c      	ite	eq
 8001ff0:	2301      	moveq	r3, #1
 8001ff2:	2300      	movne	r3, #0
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <HAL_I2C_Init+0x196>
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e022      	b.n	8002044 <HAL_I2C_Init+0x1dc>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d10e      	bne.n	8002024 <HAL_I2C_Init+0x1bc>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	1e58      	subs	r0, r3, #1
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6859      	ldr	r1, [r3, #4]
 800200e:	460b      	mov	r3, r1
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	440b      	add	r3, r1
 8002014:	fbb0 f3f3 	udiv	r3, r0, r3
 8002018:	3301      	adds	r3, #1
 800201a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800201e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002022:	e00f      	b.n	8002044 <HAL_I2C_Init+0x1dc>
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	1e58      	subs	r0, r3, #1
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6859      	ldr	r1, [r3, #4]
 800202c:	460b      	mov	r3, r1
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	440b      	add	r3, r1
 8002032:	0099      	lsls	r1, r3, #2
 8002034:	440b      	add	r3, r1
 8002036:	fbb0 f3f3 	udiv	r3, r0, r3
 800203a:	3301      	adds	r3, #1
 800203c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002040:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002044:	6879      	ldr	r1, [r7, #4]
 8002046:	6809      	ldr	r1, [r1, #0]
 8002048:	4313      	orrs	r3, r2
 800204a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69da      	ldr	r2, [r3, #28]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	431a      	orrs	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	430a      	orrs	r2, r1
 8002066:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002072:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	6911      	ldr	r1, [r2, #16]
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	68d2      	ldr	r2, [r2, #12]
 800207e:	4311      	orrs	r1, r2
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	6812      	ldr	r2, [r2, #0]
 8002084:	430b      	orrs	r3, r1
 8002086:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	695a      	ldr	r2, [r3, #20]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	699b      	ldr	r3, [r3, #24]
 800209a:	431a      	orrs	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	430a      	orrs	r2, r1
 80020a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f042 0201 	orr.w	r2, r2, #1
 80020b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2220      	movs	r2, #32
 80020be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	000186a0 	.word	0x000186a0
 80020e0:	001e847f 	.word	0x001e847f
 80020e4:	003d08ff 	.word	0x003d08ff
 80020e8:	431bde83 	.word	0x431bde83
 80020ec:	10624dd3 	.word	0x10624dd3

080020f0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	695b      	ldr	r3, [r3, #20]
 80020fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002102:	2b80      	cmp	r3, #128	; 0x80
 8002104:	d103      	bne.n	800210e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2200      	movs	r2, #0
 800210c:	611a      	str	r2, [r3, #16]
  }
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr

08002118 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002130:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002138:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002140:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002142:	7bfb      	ldrb	r3, [r7, #15]
 8002144:	2b10      	cmp	r3, #16
 8002146:	d003      	beq.n	8002150 <HAL_I2C_EV_IRQHandler+0x38>
 8002148:	7bfb      	ldrb	r3, [r7, #15]
 800214a:	2b40      	cmp	r3, #64	; 0x40
 800214c:	f040 80b1 	bne.w	80022b2 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10d      	bne.n	8002186 <HAL_I2C_EV_IRQHandler+0x6e>
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002170:	d003      	beq.n	800217a <HAL_I2C_EV_IRQHandler+0x62>
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002178:	d101      	bne.n	800217e <HAL_I2C_EV_IRQHandler+0x66>
 800217a:	2301      	movs	r3, #1
 800217c:	e000      	b.n	8002180 <HAL_I2C_EV_IRQHandler+0x68>
 800217e:	2300      	movs	r3, #0
 8002180:	2b01      	cmp	r3, #1
 8002182:	f000 8114 	beq.w	80023ae <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00b      	beq.n	80021a8 <HAL_I2C_EV_IRQHandler+0x90>
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002196:	2b00      	cmp	r3, #0
 8002198:	d006      	beq.n	80021a8 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f001 fc60 	bl	8003a60 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 fd60 	bl	8002c66 <I2C_Master_SB>
 80021a6:	e083      	b.n	80022b0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	f003 0308 	and.w	r3, r3, #8
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d008      	beq.n	80021c4 <HAL_I2C_EV_IRQHandler+0xac>
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f000 fdd7 	bl	8002d70 <I2C_Master_ADD10>
 80021c2:	e075      	b.n	80022b0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d008      	beq.n	80021e0 <HAL_I2C_EV_IRQHandler+0xc8>
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d003      	beq.n	80021e0 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f000 fdf2 	bl	8002dc2 <I2C_Master_ADDR>
 80021de:	e067      	b.n	80022b0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	f003 0304 	and.w	r3, r3, #4
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d036      	beq.n	8002258 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021f8:	f000 80db 	beq.w	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00d      	beq.n	8002222 <HAL_I2C_EV_IRQHandler+0x10a>
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800220c:	2b00      	cmp	r3, #0
 800220e:	d008      	beq.n	8002222 <HAL_I2C_EV_IRQHandler+0x10a>
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	f003 0304 	and.w	r3, r3, #4
 8002216:	2b00      	cmp	r3, #0
 8002218:	d103      	bne.n	8002222 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f000 f9d4 	bl	80025c8 <I2C_MasterTransmit_TXE>
 8002220:	e046      	b.n	80022b0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	f003 0304 	and.w	r3, r3, #4
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 80c2 	beq.w	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 80bc 	beq.w	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800223a:	7bbb      	ldrb	r3, [r7, #14]
 800223c:	2b21      	cmp	r3, #33	; 0x21
 800223e:	d103      	bne.n	8002248 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f000 fa5d 	bl	8002700 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002246:	e0b4      	b.n	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	2b40      	cmp	r3, #64	; 0x40
 800224c:	f040 80b1 	bne.w	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f000 facb 	bl	80027ec <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002256:	e0ac      	b.n	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002262:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002266:	f000 80a4 	beq.w	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00d      	beq.n	8002290 <HAL_I2C_EV_IRQHandler+0x178>
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800227a:	2b00      	cmp	r3, #0
 800227c:	d008      	beq.n	8002290 <HAL_I2C_EV_IRQHandler+0x178>
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	f003 0304 	and.w	r3, r3, #4
 8002284:	2b00      	cmp	r3, #0
 8002286:	d103      	bne.n	8002290 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 fb47 	bl	800291c <I2C_MasterReceive_RXNE>
 800228e:	e00f      	b.n	80022b0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	f003 0304 	and.w	r3, r3, #4
 8002296:	2b00      	cmp	r3, #0
 8002298:	f000 808b 	beq.w	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f000 8085 	beq.w	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f000 fbf2 	bl	8002a92 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80022ae:	e080      	b.n	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
 80022b0:	e07f      	b.n	80023b2 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d004      	beq.n	80022c4 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	695b      	ldr	r3, [r3, #20]
 80022c0:	61fb      	str	r3, [r7, #28]
 80022c2:	e007      	b.n	80022d4 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d011      	beq.n	8002302 <HAL_I2C_EV_IRQHandler+0x1ea>
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00c      	beq.n	8002302 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80022f8:	69b9      	ldr	r1, [r7, #24]
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 ffb8 	bl	8003270 <I2C_Slave_ADDR>
 8002300:	e05a      	b.n	80023b8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	f003 0310 	and.w	r3, r3, #16
 8002308:	2b00      	cmp	r3, #0
 800230a:	d008      	beq.n	800231e <HAL_I2C_EV_IRQHandler+0x206>
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 fff2 	bl	8003300 <I2C_Slave_STOPF>
 800231c:	e04c      	b.n	80023b8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800231e:	7bbb      	ldrb	r3, [r7, #14]
 8002320:	2b21      	cmp	r3, #33	; 0x21
 8002322:	d002      	beq.n	800232a <HAL_I2C_EV_IRQHandler+0x212>
 8002324:	7bbb      	ldrb	r3, [r7, #14]
 8002326:	2b29      	cmp	r3, #41	; 0x29
 8002328:	d120      	bne.n	800236c <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002330:	2b00      	cmp	r3, #0
 8002332:	d00d      	beq.n	8002350 <HAL_I2C_EV_IRQHandler+0x238>
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800233a:	2b00      	cmp	r3, #0
 800233c:	d008      	beq.n	8002350 <HAL_I2C_EV_IRQHandler+0x238>
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	2b00      	cmp	r3, #0
 8002346:	d103      	bne.n	8002350 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f000 fed5 	bl	80030f8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800234e:	e032      	b.n	80023b6 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	f003 0304 	and.w	r3, r3, #4
 8002356:	2b00      	cmp	r3, #0
 8002358:	d02d      	beq.n	80023b6 <HAL_I2C_EV_IRQHandler+0x29e>
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002360:	2b00      	cmp	r3, #0
 8002362:	d028      	beq.n	80023b6 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 ff04 	bl	8003172 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800236a:	e024      	b.n	80023b6 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00d      	beq.n	8002392 <HAL_I2C_EV_IRQHandler+0x27a>
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800237c:	2b00      	cmp	r3, #0
 800237e:	d008      	beq.n	8002392 <HAL_I2C_EV_IRQHandler+0x27a>
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	f003 0304 	and.w	r3, r3, #4
 8002386:	2b00      	cmp	r3, #0
 8002388:	d103      	bne.n	8002392 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 ff11 	bl	80031b2 <I2C_SlaveReceive_RXNE>
 8002390:	e012      	b.n	80023b8 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	f003 0304 	and.w	r3, r3, #4
 8002398:	2b00      	cmp	r3, #0
 800239a:	d00d      	beq.n	80023b8 <HAL_I2C_EV_IRQHandler+0x2a0>
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d008      	beq.n	80023b8 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 ff41 	bl	800322e <I2C_SlaveReceive_BTF>
 80023ac:	e004      	b.n	80023b8 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 80023ae:	bf00      	nop
 80023b0:	e002      	b.n	80023b8 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023b2:	bf00      	nop
 80023b4:	e000      	b.n	80023b8 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80023b6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80023b8:	3720      	adds	r7, #32
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b08a      	sub	sp, #40	; 0x28
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	695b      	ldr	r3, [r3, #20]
 80023cc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80023d6:	2300      	movs	r3, #0
 80023d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023e0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80023e2:	6a3b      	ldr	r3, [r7, #32]
 80023e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d015      	beq.n	8002418 <HAL_I2C_ER_IRQHandler+0x5a>
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d010      	beq.n	8002418 <HAL_I2C_ER_IRQHandler+0x5a>
  {
    error |= HAL_I2C_ERROR_BERR;
 80023f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f8:	f043 0301 	orr.w	r3, r3, #1
 80023fc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002406:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002416:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002418:	6a3b      	ldr	r3, [r7, #32]
 800241a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00d      	beq.n	800243e <HAL_I2C_ER_IRQHandler+0x80>
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002428:	2b00      	cmp	r3, #0
 800242a:	d008      	beq.n	800243e <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800242c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242e:	f043 0302 	orr.w	r3, r3, #2
 8002432:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800243c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800243e:	6a3b      	ldr	r3, [r7, #32]
 8002440:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002444:	2b00      	cmp	r3, #0
 8002446:	d03e      	beq.n	80024c6 <HAL_I2C_ER_IRQHandler+0x108>
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800244e:	2b00      	cmp	r3, #0
 8002450:	d039      	beq.n	80024c6 <HAL_I2C_ER_IRQHandler+0x108>
  {
    tmp1 = CurrentMode;
 8002452:	7efb      	ldrb	r3, [r7, #27]
 8002454:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800245a:	b29b      	uxth	r3, r3
 800245c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002464:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800246c:	7ebb      	ldrb	r3, [r7, #26]
 800246e:	2b20      	cmp	r3, #32
 8002470:	d112      	bne.n	8002498 <HAL_I2C_ER_IRQHandler+0xda>
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d10f      	bne.n	8002498 <HAL_I2C_ER_IRQHandler+0xda>
 8002478:	7cfb      	ldrb	r3, [r7, #19]
 800247a:	2b21      	cmp	r3, #33	; 0x21
 800247c:	d008      	beq.n	8002490 <HAL_I2C_ER_IRQHandler+0xd2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800247e:	7cfb      	ldrb	r3, [r7, #19]
 8002480:	2b29      	cmp	r3, #41	; 0x29
 8002482:	d005      	beq.n	8002490 <HAL_I2C_ER_IRQHandler+0xd2>
 8002484:	7cfb      	ldrb	r3, [r7, #19]
 8002486:	2b28      	cmp	r3, #40	; 0x28
 8002488:	d106      	bne.n	8002498 <HAL_I2C_ER_IRQHandler+0xda>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2b21      	cmp	r3, #33	; 0x21
 800248e:	d103      	bne.n	8002498 <HAL_I2C_ER_IRQHandler+0xda>
    {
      I2C_Slave_AF(hi2c);
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f001 f865 	bl	8003560 <I2C_Slave_AF>
 8002496:	e016      	b.n	80024c6 <HAL_I2C_ER_IRQHandler+0x108>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80024a0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80024a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a4:	f043 0304 	orr.w	r3, r3, #4
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80024aa:	7efb      	ldrb	r3, [r7, #27]
 80024ac:	2b10      	cmp	r3, #16
 80024ae:	d002      	beq.n	80024b6 <HAL_I2C_ER_IRQHandler+0xf8>
 80024b0:	7efb      	ldrb	r3, [r7, #27]
 80024b2:	2b40      	cmp	r3, #64	; 0x40
 80024b4:	d107      	bne.n	80024c6 <HAL_I2C_ER_IRQHandler+0x108>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024c4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80024c6:	6a3b      	ldr	r3, [r7, #32]
 80024c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00d      	beq.n	80024ec <HAL_I2C_ER_IRQHandler+0x12e>
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d008      	beq.n	80024ec <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80024da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024dc:	f043 0308 	orr.w	r3, r3, #8
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80024ea:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d008      	beq.n	8002504 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f8:	431a      	orrs	r2, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f001 f8a2 	bl	8003648 <I2C_ITError>
  }
}
 8002504:	bf00      	nop
 8002506:	3728      	adds	r7, #40	; 0x28
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	bc80      	pop	{r7}
 800251c:	4770      	bx	lr

0800251e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800251e:	b480      	push	{r7}
 8002520:	b083      	sub	sp, #12
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr

08002530 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	bc80      	pop	{r7}
 8002540:	4770      	bx	lr

08002542 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002542:	b480      	push	{r7}
 8002544:	b083      	sub	sp, #12
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr

08002554 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	460b      	mov	r3, r1
 800255e:	70fb      	strb	r3, [r7, #3]
 8002560:	4613      	mov	r3, r2
 8002562:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	bc80      	pop	{r7}
 800256c:	4770      	bx	lr

0800256e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr

08002580 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	bc80      	pop	{r7}
 8002590:	4770      	bx	lr

08002592 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002592:	b480      	push	{r7}
 8002594:	b083      	sub	sp, #12
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800259a:	bf00      	nop
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr

080025a4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr

080025b6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80025b6:	b480      	push	{r7}
 80025b8:	b083      	sub	sp, #12
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bc80      	pop	{r7}
 80025c6:	4770      	bx	lr

080025c8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025d6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025de:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d150      	bne.n	8002690 <I2C_MasterTransmit_TXE+0xc8>
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
 80025f0:	2b21      	cmp	r3, #33	; 0x21
 80025f2:	d14d      	bne.n	8002690 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	2b08      	cmp	r3, #8
 80025f8:	d01d      	beq.n	8002636 <I2C_MasterTransmit_TXE+0x6e>
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	2b20      	cmp	r3, #32
 80025fe:	d01a      	beq.n	8002636 <I2C_MasterTransmit_TXE+0x6e>
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002606:	d016      	beq.n	8002636 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	685a      	ldr	r2, [r3, #4]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002616:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2211      	movs	r2, #17
 800261c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2220      	movs	r2, #32
 800262a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff ff6c 	bl	800250c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002634:	e060      	b.n	80026f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002644:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002654:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2220      	movs	r2, #32
 8002660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800266a:	b2db      	uxtb	r3, r3
 800266c:	2b40      	cmp	r3, #64	; 0x40
 800266e:	d107      	bne.n	8002680 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f7ff ff81 	bl	8002580 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800267e:	e03b      	b.n	80026f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f7ff ff3f 	bl	800250c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800268e:	e033      	b.n	80026f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002690:	7bfb      	ldrb	r3, [r7, #15]
 8002692:	2b21      	cmp	r3, #33	; 0x21
 8002694:	d005      	beq.n	80026a2 <I2C_MasterTransmit_TXE+0xda>
 8002696:	7bbb      	ldrb	r3, [r7, #14]
 8002698:	2b40      	cmp	r3, #64	; 0x40
 800269a:	d12d      	bne.n	80026f8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	2b22      	cmp	r3, #34	; 0x22
 80026a0:	d12a      	bne.n	80026f8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d108      	bne.n	80026be <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685a      	ldr	r2, [r3, #4]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026ba:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80026bc:	e01c      	b.n	80026f8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b40      	cmp	r3, #64	; 0x40
 80026c8:	d103      	bne.n	80026d2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f88e 	bl	80027ec <I2C_MemoryTransmit_TXE_BTF>
}
 80026d0:	e012      	b.n	80026f8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d6:	781a      	ldrb	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e2:	1c5a      	adds	r2, r3, #1
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	3b01      	subs	r3, #1
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80026f6:	e7ff      	b.n	80026f8 <I2C_MasterTransmit_TXE+0x130>
 80026f8:	bf00      	nop
 80026fa:	3710      	adds	r7, #16
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b21      	cmp	r3, #33	; 0x21
 8002718:	d164      	bne.n	80027e4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800271e:	b29b      	uxth	r3, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	d012      	beq.n	800274a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002728:	781a      	ldrb	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002734:	1c5a      	adds	r2, r3, #1
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800273e:	b29b      	uxth	r3, r3
 8002740:	3b01      	subs	r3, #1
 8002742:	b29a      	uxth	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002748:	e04c      	b.n	80027e4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2b08      	cmp	r3, #8
 800274e:	d01d      	beq.n	800278c <I2C_MasterTransmit_BTF+0x8c>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2b20      	cmp	r3, #32
 8002754:	d01a      	beq.n	800278c <I2C_MasterTransmit_BTF+0x8c>
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800275c:	d016      	beq.n	800278c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800276c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2211      	movs	r2, #17
 8002772:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2220      	movs	r2, #32
 8002780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7ff fec1 	bl	800250c <HAL_I2C_MasterTxCpltCallback>
}
 800278a:	e02b      	b.n	80027e4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	685a      	ldr	r2, [r3, #4]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800279a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027aa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2220      	movs	r2, #32
 80027b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b40      	cmp	r3, #64	; 0x40
 80027c4:	d107      	bne.n	80027d6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f7ff fed6 	bl	8002580 <HAL_I2C_MemTxCpltCallback>
}
 80027d4:	e006      	b.n	80027e4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff fe94 	bl	800250c <HAL_I2C_MasterTxCpltCallback>
}
 80027e4:	bf00      	nop
 80027e6:	3710      	adds	r7, #16
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027fa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002800:	2b00      	cmp	r3, #0
 8002802:	d11d      	bne.n	8002840 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002808:	2b01      	cmp	r3, #1
 800280a:	d10b      	bne.n	8002824 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002810:	b2da      	uxtb	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800281c:	1c9a      	adds	r2, r3, #2
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8002822:	e077      	b.n	8002914 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002828:	b29b      	uxth	r3, r3
 800282a:	121b      	asrs	r3, r3, #8
 800282c:	b2da      	uxtb	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002838:	1c5a      	adds	r2, r3, #1
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800283e:	e069      	b.n	8002914 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002844:	2b01      	cmp	r3, #1
 8002846:	d10b      	bne.n	8002860 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800284c:	b2da      	uxtb	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002858:	1c5a      	adds	r2, r3, #1
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800285e:	e059      	b.n	8002914 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002864:	2b02      	cmp	r3, #2
 8002866:	d152      	bne.n	800290e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002868:	7bfb      	ldrb	r3, [r7, #15]
 800286a:	2b22      	cmp	r3, #34	; 0x22
 800286c:	d10d      	bne.n	800288a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800287c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002882:	1c5a      	adds	r2, r3, #1
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002888:	e044      	b.n	8002914 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800288e:	b29b      	uxth	r3, r3
 8002890:	2b00      	cmp	r3, #0
 8002892:	d015      	beq.n	80028c0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002894:	7bfb      	ldrb	r3, [r7, #15]
 8002896:	2b21      	cmp	r3, #33	; 0x21
 8002898:	d112      	bne.n	80028c0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289e:	781a      	ldrb	r2, [r3, #0]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	3b01      	subs	r3, #1
 80028b8:	b29a      	uxth	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80028be:	e029      	b.n	8002914 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d124      	bne.n	8002914 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
 80028cc:	2b21      	cmp	r3, #33	; 0x21
 80028ce:	d121      	bne.n	8002914 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80028de:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2220      	movs	r2, #32
 80028fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff fe3a 	bl	8002580 <HAL_I2C_MemTxCpltCallback>
}
 800290c:	e002      	b.n	8002914 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7ff fbee 	bl	80020f0 <I2C_Flush_DR>
}
 8002914:	bf00      	nop
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800292a:	b2db      	uxtb	r3, r3
 800292c:	2b22      	cmp	r3, #34	; 0x22
 800292e:	f040 80ac 	bne.w	8002a8a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002936:	b29b      	uxth	r3, r3
 8002938:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2b03      	cmp	r3, #3
 800293e:	d921      	bls.n	8002984 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	691a      	ldr	r2, [r3, #16]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294a:	b2d2      	uxtb	r2, r2
 800294c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002952:	1c5a      	adds	r2, r3, #1
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800295c:	b29b      	uxth	r3, r3
 800295e:	3b01      	subs	r3, #1
 8002960:	b29a      	uxth	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800296a:	b29b      	uxth	r3, r3
 800296c:	2b03      	cmp	r3, #3
 800296e:	f040 808c 	bne.w	8002a8a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	685a      	ldr	r2, [r3, #4]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002980:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8002982:	e082      	b.n	8002a8a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002988:	2b02      	cmp	r3, #2
 800298a:	d075      	beq.n	8002a78 <I2C_MasterReceive_RXNE+0x15c>
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d002      	beq.n	8002998 <I2C_MasterReceive_RXNE+0x7c>
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d16f      	bne.n	8002a78 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f001 f82f 	bl	80039fc <I2C_WaitOnSTOPRequestThroughIT>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d142      	bne.n	8002a2a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029b2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	685a      	ldr	r2, [r3, #4]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80029c2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	691a      	ldr	r2, [r3, #16]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ce:	b2d2      	uxtb	r2, r2
 80029d0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d6:	1c5a      	adds	r2, r3, #1
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	3b01      	subs	r3, #1
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2220      	movs	r2, #32
 80029ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b40      	cmp	r3, #64	; 0x40
 80029fc:	d10a      	bne.n	8002a14 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f7ff fdc0 	bl	8002592 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002a12:	e03a      	b.n	8002a8a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2212      	movs	r2, #18
 8002a20:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f7ff fd7b 	bl	800251e <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002a28:	e02f      	b.n	8002a8a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	685a      	ldr	r2, [r3, #4]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002a38:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	691a      	ldr	r2, [r3, #16]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a44:	b2d2      	uxtb	r2, r2
 8002a46:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4c:	1c5a      	adds	r2, r3, #1
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2220      	movs	r2, #32
 8002a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f7ff fd97 	bl	80025a4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002a76:	e008      	b.n	8002a8a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	685a      	ldr	r2, [r3, #4]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a86:	605a      	str	r2, [r3, #4]
}
 8002a88:	e7ff      	b.n	8002a8a <I2C_MasterReceive_RXNE+0x16e>
 8002a8a:	bf00      	nop
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b084      	sub	sp, #16
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a9e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	2b04      	cmp	r3, #4
 8002aa8:	d11b      	bne.n	8002ae2 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ab8:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	691a      	ldr	r2, [r3, #16]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002acc:	1c5a      	adds	r2, r3, #1
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002ae0:	e0bd      	b.n	8002c5e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	2b03      	cmp	r3, #3
 8002aea:	d129      	bne.n	8002b40 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	685a      	ldr	r2, [r3, #4]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002afa:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2b04      	cmp	r3, #4
 8002b00:	d00a      	beq.n	8002b18 <I2C_MasterReceive_BTF+0x86>
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d007      	beq.n	8002b18 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b16:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	691a      	ldr	r2, [r3, #16]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b22:	b2d2      	uxtb	r2, r2
 8002b24:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2a:	1c5a      	adds	r2, r3, #1
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	3b01      	subs	r3, #1
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002b3e:	e08e      	b.n	8002c5e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d176      	bne.n	8002c38 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d002      	beq.n	8002b56 <I2C_MasterReceive_BTF+0xc4>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2b10      	cmp	r3, #16
 8002b54:	d108      	bne.n	8002b68 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	e019      	b.n	8002b9c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2b04      	cmp	r3, #4
 8002b6c:	d002      	beq.n	8002b74 <I2C_MasterReceive_BTF+0xe2>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d108      	bne.n	8002b86 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	e00a      	b.n	8002b9c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2b10      	cmp	r3, #16
 8002b8a:	d007      	beq.n	8002b9c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b9a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	691a      	ldr	r2, [r3, #16]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba6:	b2d2      	uxtb	r2, r2
 8002ba8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bae:	1c5a      	adds	r2, r3, #1
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	b29a      	uxth	r2, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	691a      	ldr	r2, [r3, #16]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bcc:	b2d2      	uxtb	r2, r2
 8002bce:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd4:	1c5a      	adds	r2, r3, #1
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	3b01      	subs	r3, #1
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002bf6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	2b40      	cmp	r3, #64	; 0x40
 8002c0a:	d10a      	bne.n	8002c22 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7ff fcb9 	bl	8002592 <HAL_I2C_MemRxCpltCallback>
}
 8002c20:	e01d      	b.n	8002c5e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2212      	movs	r2, #18
 8002c2e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f7ff fc74 	bl	800251e <HAL_I2C_MasterRxCpltCallback>
}
 8002c36:	e012      	b.n	8002c5e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	691a      	ldr	r2, [r3, #16]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4a:	1c5a      	adds	r2, r3, #1
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	3b01      	subs	r3, #1
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002c5e:	bf00      	nop
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b083      	sub	sp, #12
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b40      	cmp	r3, #64	; 0x40
 8002c78:	d117      	bne.n	8002caa <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d109      	bne.n	8002c96 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	461a      	mov	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c92:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002c94:	e067      	b.n	8002d66 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	b2da      	uxtb	r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	611a      	str	r2, [r3, #16]
}
 8002ca8:	e05d      	b.n	8002d66 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002cb2:	d133      	bne.n	8002d1c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	2b21      	cmp	r3, #33	; 0x21
 8002cbe:	d109      	bne.n	8002cd4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002cd0:	611a      	str	r2, [r3, #16]
 8002cd2:	e008      	b.n	8002ce6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	f043 0301 	orr.w	r3, r3, #1
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d004      	beq.n	8002cf8 <I2C_Master_SB+0x92>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d108      	bne.n	8002d0a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d032      	beq.n	8002d66 <I2C_Master_SB+0x100>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d02d      	beq.n	8002d66 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d18:	605a      	str	r2, [r3, #4]
}
 8002d1a:	e024      	b.n	8002d66 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d10e      	bne.n	8002d42 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	11db      	asrs	r3, r3, #7
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	f003 0306 	and.w	r3, r3, #6
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	f063 030f 	orn	r3, r3, #15
 8002d38:	b2da      	uxtb	r2, r3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	611a      	str	r2, [r3, #16]
}
 8002d40:	e011      	b.n	8002d66 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d10d      	bne.n	8002d66 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	11db      	asrs	r3, r3, #7
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	f003 0306 	and.w	r3, r3, #6
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	f063 030e 	orn	r3, r3, #14
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	611a      	str	r2, [r3, #16]
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr

08002d70 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7c:	b2da      	uxtb	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d004      	beq.n	8002d96 <I2C_Master_ADD10+0x26>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d108      	bne.n	8002da8 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00c      	beq.n	8002db8 <I2C_Master_ADD10+0x48>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d007      	beq.n	8002db8 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	685a      	ldr	r2, [r3, #4]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002db6:	605a      	str	r2, [r3, #4]
  }
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bc80      	pop	{r7}
 8002dc0:	4770      	bx	lr

08002dc2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	b091      	sub	sp, #68	; 0x44
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002dd0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd8:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dde:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	2b22      	cmp	r3, #34	; 0x22
 8002dea:	f040 8174 	bne.w	80030d6 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10f      	bne.n	8002e16 <I2C_Master_ADDR+0x54>
 8002df6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002dfa:	2b40      	cmp	r3, #64	; 0x40
 8002dfc:	d10b      	bne.n	8002e16 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dfe:	2300      	movs	r3, #0
 8002e00:	633b      	str	r3, [r7, #48]	; 0x30
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	633b      	str	r3, [r7, #48]	; 0x30
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	633b      	str	r3, [r7, #48]	; 0x30
 8002e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e14:	e16b      	b.n	80030ee <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d11d      	bne.n	8002e5a <I2C_Master_ADDR+0x98>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002e26:	d118      	bne.n	8002e5a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e28:	2300      	movs	r3, #0
 8002e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e4c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e52:	1c5a      	adds	r2, r3, #1
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	651a      	str	r2, [r3, #80]	; 0x50
 8002e58:	e149      	b.n	80030ee <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d113      	bne.n	8002e8c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e64:	2300      	movs	r3, #0
 8002e66:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e78:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e88:	601a      	str	r2, [r3, #0]
 8002e8a:	e120      	b.n	80030ce <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	f040 808a 	bne.w	8002fac <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e9a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e9e:	d137      	bne.n	8002f10 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002eae:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002eba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ebe:	d113      	bne.n	8002ee8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ece:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	627b      	str	r3, [r7, #36]	; 0x24
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee6:	e0f2      	b.n	80030ce <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ee8:	2300      	movs	r3, #0
 8002eea:	623b      	str	r3, [r7, #32]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	623b      	str	r3, [r7, #32]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	623b      	str	r3, [r7, #32]
 8002efc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f0c:	601a      	str	r2, [r3, #0]
 8002f0e:	e0de      	b.n	80030ce <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f12:	2b08      	cmp	r3, #8
 8002f14:	d02e      	beq.n	8002f74 <I2C_Master_ADDR+0x1b2>
 8002f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f18:	2b20      	cmp	r3, #32
 8002f1a:	d02b      	beq.n	8002f74 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8002f1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f1e:	2b12      	cmp	r3, #18
 8002f20:	d102      	bne.n	8002f28 <I2C_Master_ADDR+0x166>
 8002f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d125      	bne.n	8002f74 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	d00e      	beq.n	8002f4c <I2C_Master_ADDR+0x18a>
 8002f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d00b      	beq.n	8002f4c <I2C_Master_ADDR+0x18a>
 8002f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f36:	2b10      	cmp	r3, #16
 8002f38:	d008      	beq.n	8002f4c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f48:	601a      	str	r2, [r3, #0]
 8002f4a:	e007      	b.n	8002f5c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f5a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	61fb      	str	r3, [r7, #28]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	61fb      	str	r3, [r7, #28]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	61fb      	str	r3, [r7, #28]
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	e0ac      	b.n	80030ce <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f82:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f84:	2300      	movs	r3, #0
 8002f86:	61bb      	str	r3, [r7, #24]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	61bb      	str	r3, [r7, #24]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	61bb      	str	r3, [r7, #24]
 8002f98:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	e090      	b.n	80030ce <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d158      	bne.n	8003068 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fb8:	2b04      	cmp	r3, #4
 8002fba:	d021      	beq.n	8003000 <I2C_Master_ADDR+0x23e>
 8002fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d01e      	beq.n	8003000 <I2C_Master_ADDR+0x23e>
 8002fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc4:	2b10      	cmp	r3, #16
 8002fc6:	d01b      	beq.n	8003000 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fd6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	617b      	str	r3, [r7, #20]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	617b      	str	r3, [r7, #20]
 8002fec:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	e012      	b.n	8003026 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800300e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003010:	2300      	movs	r3, #0
 8003012:	613b      	str	r3, [r7, #16]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	613b      	str	r3, [r7, #16]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	613b      	str	r3, [r7, #16]
 8003024:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003030:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003034:	d14b      	bne.n	80030ce <I2C_Master_ADDR+0x30c>
 8003036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003038:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800303c:	d00b      	beq.n	8003056 <I2C_Master_ADDR+0x294>
 800303e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003040:	2b01      	cmp	r3, #1
 8003042:	d008      	beq.n	8003056 <I2C_Master_ADDR+0x294>
 8003044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003046:	2b08      	cmp	r3, #8
 8003048:	d005      	beq.n	8003056 <I2C_Master_ADDR+0x294>
 800304a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800304c:	2b10      	cmp	r3, #16
 800304e:	d002      	beq.n	8003056 <I2C_Master_ADDR+0x294>
 8003050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003052:	2b20      	cmp	r3, #32
 8003054:	d13b      	bne.n	80030ce <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	685a      	ldr	r2, [r3, #4]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003064:	605a      	str	r2, [r3, #4]
 8003066:	e032      	b.n	80030ce <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003076:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003082:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003086:	d117      	bne.n	80030b8 <I2C_Master_ADDR+0x2f6>
 8003088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800308a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800308e:	d00b      	beq.n	80030a8 <I2C_Master_ADDR+0x2e6>
 8003090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003092:	2b01      	cmp	r3, #1
 8003094:	d008      	beq.n	80030a8 <I2C_Master_ADDR+0x2e6>
 8003096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003098:	2b08      	cmp	r3, #8
 800309a:	d005      	beq.n	80030a8 <I2C_Master_ADDR+0x2e6>
 800309c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800309e:	2b10      	cmp	r3, #16
 80030a0:	d002      	beq.n	80030a8 <I2C_Master_ADDR+0x2e6>
 80030a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030a4:	2b20      	cmp	r3, #32
 80030a6:	d107      	bne.n	80030b8 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80030b6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030b8:	2300      	movs	r3, #0
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	60fb      	str	r3, [r7, #12]
 80030cc:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80030d4:	e00b      	b.n	80030ee <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030d6:	2300      	movs	r3, #0
 80030d8:	60bb      	str	r3, [r7, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	60bb      	str	r3, [r7, #8]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	60bb      	str	r3, [r7, #8]
 80030ea:	68bb      	ldr	r3, [r7, #8]
}
 80030ec:	e7ff      	b.n	80030ee <I2C_Master_ADDR+0x32c>
 80030ee:	bf00      	nop
 80030f0:	3744      	adds	r7, #68	; 0x44
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr

080030f8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003106:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800310c:	b29b      	uxth	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d02b      	beq.n	800316a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003116:	781a      	ldrb	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800312c:	b29b      	uxth	r3, r3
 800312e:	3b01      	subs	r3, #1
 8003130:	b29a      	uxth	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800313a:	b29b      	uxth	r3, r3
 800313c:	2b00      	cmp	r3, #0
 800313e:	d114      	bne.n	800316a <I2C_SlaveTransmit_TXE+0x72>
 8003140:	7bfb      	ldrb	r3, [r7, #15]
 8003142:	2b29      	cmp	r3, #41	; 0x29
 8003144:	d111      	bne.n	800316a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003154:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2221      	movs	r2, #33	; 0x21
 800315a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2228      	movs	r2, #40	; 0x28
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f7ff f9e3 	bl	8002530 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800316a:	bf00      	nop
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800317e:	b29b      	uxth	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	d011      	beq.n	80031a8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003188:	781a      	ldrb	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800319e:	b29b      	uxth	r3, r3
 80031a0:	3b01      	subs	r3, #1
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr

080031b2 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b084      	sub	sp, #16
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031c0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d02c      	beq.n	8003226 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691a      	ldr	r2, [r3, #16]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d6:	b2d2      	uxtb	r2, r2
 80031d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	3b01      	subs	r3, #1
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d114      	bne.n	8003226 <I2C_SlaveReceive_RXNE+0x74>
 80031fc:	7bfb      	ldrb	r3, [r7, #15]
 80031fe:	2b2a      	cmp	r3, #42	; 0x2a
 8003200:	d111      	bne.n	8003226 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003210:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2222      	movs	r2, #34	; 0x22
 8003216:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2228      	movs	r2, #40	; 0x28
 800321c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f7ff f98e 	bl	8002542 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003226:	bf00      	nop
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800322e:	b480      	push	{r7}
 8003230:	b083      	sub	sp, #12
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800323a:	b29b      	uxth	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d012      	beq.n	8003266 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	691a      	ldr	r2, [r3, #16]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800325c:	b29b      	uxth	r3, r3
 800325e:	3b01      	subs	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003266:	bf00      	nop
 8003268:	370c      	adds	r7, #12
 800326a:	46bd      	mov	sp, r7
 800326c:	bc80      	pop	{r7}
 800326e:	4770      	bx	lr

08003270 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800327a:	2300      	movs	r3, #0
 800327c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003284:	b2db      	uxtb	r3, r3
 8003286:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800328a:	2b28      	cmp	r3, #40	; 0x28
 800328c:	d125      	bne.n	80032da <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800329c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	f003 0304 	and.w	r3, r3, #4
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d101      	bne.n	80032ac <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80032a8:	2301      	movs	r3, #1
 80032aa:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d103      	bne.n	80032be <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	81bb      	strh	r3, [r7, #12]
 80032bc:	e002      	b.n	80032c4 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80032cc:	89ba      	ldrh	r2, [r7, #12]
 80032ce:	7bfb      	ldrb	r3, [r7, #15]
 80032d0:	4619      	mov	r1, r3
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f7ff f93e 	bl	8002554 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80032d8:	e00e      	b.n	80032f8 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032da:	2300      	movs	r3, #0
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	60bb      	str	r3, [r7, #8]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	60bb      	str	r3, [r7, #8]
 80032ee:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80032f8:	bf00      	nop
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800330e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800331e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003320:	2300      	movs	r3, #0
 8003322:	60bb      	str	r3, [r7, #8]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	60bb      	str	r3, [r7, #8]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 0201 	orr.w	r2, r2, #1
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800334c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003358:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800335c:	d172      	bne.n	8003444 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800335e:	7bfb      	ldrb	r3, [r7, #15]
 8003360:	2b22      	cmp	r3, #34	; 0x22
 8003362:	d002      	beq.n	800336a <I2C_Slave_STOPF+0x6a>
 8003364:	7bfb      	ldrb	r3, [r7, #15]
 8003366:	2b2a      	cmp	r3, #42	; 0x2a
 8003368:	d135      	bne.n	80033d6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	b29a      	uxth	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800337c:	b29b      	uxth	r3, r3
 800337e:	2b00      	cmp	r3, #0
 8003380:	d005      	beq.n	800338e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	f043 0204 	orr.w	r2, r3, #4
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800339c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7fe fb9c 	bl	8001ae0 <HAL_DMA_GetState>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d049      	beq.n	8003442 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b2:	4a69      	ldr	r2, [pc, #420]	; (8003558 <I2C_Slave_STOPF+0x258>)
 80033b4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7fe fb18 	bl	80019f0 <HAL_DMA_Abort_IT>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d03d      	beq.n	8003442 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80033d0:	4610      	mov	r0, r2
 80033d2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80033d4:	e035      	b.n	8003442 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	b29a      	uxth	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d005      	beq.n	80033fa <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f2:	f043 0204 	orr.w	r2, r3, #4
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003408:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800340e:	4618      	mov	r0, r3
 8003410:	f7fe fb66 	bl	8001ae0 <HAL_DMA_GetState>
 8003414:	4603      	mov	r3, r0
 8003416:	2b01      	cmp	r3, #1
 8003418:	d014      	beq.n	8003444 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800341e:	4a4e      	ldr	r2, [pc, #312]	; (8003558 <I2C_Slave_STOPF+0x258>)
 8003420:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003426:	4618      	mov	r0, r3
 8003428:	f7fe fae2 	bl	80019f0 <HAL_DMA_Abort_IT>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d008      	beq.n	8003444 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800343c:	4610      	mov	r0, r2
 800343e:	4798      	blx	r3
 8003440:	e000      	b.n	8003444 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003442:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d03e      	beq.n	80034cc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	f003 0304 	and.w	r3, r3, #4
 8003458:	2b04      	cmp	r3, #4
 800345a:	d112      	bne.n	8003482 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	691a      	ldr	r2, [r3, #16]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003466:	b2d2      	uxtb	r2, r2
 8003468:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346e:	1c5a      	adds	r2, r3, #1
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003478:	b29b      	uxth	r3, r3
 800347a:	3b01      	subs	r3, #1
 800347c:	b29a      	uxth	r2, r3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800348c:	2b40      	cmp	r3, #64	; 0x40
 800348e:	d112      	bne.n	80034b6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	691a      	ldr	r2, [r3, #16]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349a:	b2d2      	uxtb	r2, r2
 800349c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a2:	1c5a      	adds	r2, r3, #1
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	3b01      	subs	r3, #1
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	f043 0204 	orr.w	r2, r3, #4
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d003      	beq.n	80034dc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f000 f8b7 	bl	8003648 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80034da:	e039      	b.n	8003550 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80034dc:	7bfb      	ldrb	r3, [r7, #15]
 80034de:	2b2a      	cmp	r3, #42	; 0x2a
 80034e0:	d109      	bne.n	80034f6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2228      	movs	r2, #40	; 0x28
 80034ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f7ff f826 	bl	8002542 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b28      	cmp	r3, #40	; 0x28
 8003500:	d111      	bne.n	8003526 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a15      	ldr	r2, [pc, #84]	; (800355c <I2C_Slave_STOPF+0x25c>)
 8003506:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2220      	movs	r2, #32
 8003512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f7ff f825 	bl	800256e <HAL_I2C_ListenCpltCallback>
}
 8003524:	e014      	b.n	8003550 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352a:	2b22      	cmp	r3, #34	; 0x22
 800352c:	d002      	beq.n	8003534 <I2C_Slave_STOPF+0x234>
 800352e:	7bfb      	ldrb	r3, [r7, #15]
 8003530:	2b22      	cmp	r3, #34	; 0x22
 8003532:	d10d      	bne.n	8003550 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2220      	movs	r2, #32
 800353e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f7fe fff9 	bl	8002542 <HAL_I2C_SlaveRxCpltCallback>
}
 8003550:	bf00      	nop
 8003552:	3710      	adds	r7, #16
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	080038ad 	.word	0x080038ad
 800355c:	ffff0000 	.word	0xffff0000

08003560 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800356e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003574:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	2b08      	cmp	r3, #8
 800357a:	d002      	beq.n	8003582 <I2C_Slave_AF+0x22>
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	2b20      	cmp	r3, #32
 8003580:	d129      	bne.n	80035d6 <I2C_Slave_AF+0x76>
 8003582:	7bfb      	ldrb	r3, [r7, #15]
 8003584:	2b28      	cmp	r3, #40	; 0x28
 8003586:	d126      	bne.n	80035d6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a2e      	ldr	r2, [pc, #184]	; (8003644 <I2C_Slave_AF+0xe4>)
 800358c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	685a      	ldr	r2, [r3, #4]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800359c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035a6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035b6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2220      	movs	r2, #32
 80035c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fe ffcd 	bl	800256e <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80035d4:	e031      	b.n	800363a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80035d6:	7bfb      	ldrb	r3, [r7, #15]
 80035d8:	2b21      	cmp	r3, #33	; 0x21
 80035da:	d129      	bne.n	8003630 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4a19      	ldr	r2, [pc, #100]	; (8003644 <I2C_Slave_AF+0xe4>)
 80035e0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2221      	movs	r2, #33	; 0x21
 80035e6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2220      	movs	r2, #32
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003606:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003610:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003620:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7fe fd64 	bl	80020f0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f7fe ff81 	bl	8002530 <HAL_I2C_SlaveTxCpltCallback>
}
 800362e:	e004      	b.n	800363a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003638:	615a      	str	r2, [r3, #20]
}
 800363a:	bf00      	nop
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	ffff0000 	.word	0xffff0000

08003648 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003656:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800365e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003660:	7bbb      	ldrb	r3, [r7, #14]
 8003662:	2b10      	cmp	r3, #16
 8003664:	d002      	beq.n	800366c <I2C_ITError+0x24>
 8003666:	7bbb      	ldrb	r3, [r7, #14]
 8003668:	2b40      	cmp	r3, #64	; 0x40
 800366a:	d10a      	bne.n	8003682 <I2C_ITError+0x3a>
 800366c:	7bfb      	ldrb	r3, [r7, #15]
 800366e:	2b22      	cmp	r3, #34	; 0x22
 8003670:	d107      	bne.n	8003682 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003680:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003682:	7bfb      	ldrb	r3, [r7, #15]
 8003684:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003688:	2b28      	cmp	r3, #40	; 0x28
 800368a:	d107      	bne.n	800369c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2228      	movs	r2, #40	; 0x28
 8003696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800369a:	e015      	b.n	80036c8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036aa:	d00a      	beq.n	80036c2 <I2C_ITError+0x7a>
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
 80036ae:	2b60      	cmp	r3, #96	; 0x60
 80036b0:	d007      	beq.n	80036c2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2220      	movs	r2, #32
 80036b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036d6:	d162      	bne.n	800379e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036e6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d020      	beq.n	8003738 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036fa:	4a6a      	ldr	r2, [pc, #424]	; (80038a4 <I2C_ITError+0x25c>)
 80036fc:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003702:	4618      	mov	r0, r3
 8003704:	f7fe f974 	bl	80019f0 <HAL_DMA_Abort_IT>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	f000 8089 	beq.w	8003822 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f022 0201 	bic.w	r2, r2, #1
 800371e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2220      	movs	r2, #32
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800372c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003732:	4610      	mov	r0, r2
 8003734:	4798      	blx	r3
 8003736:	e074      	b.n	8003822 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800373c:	4a59      	ldr	r2, [pc, #356]	; (80038a4 <I2C_ITError+0x25c>)
 800373e:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003744:	4618      	mov	r0, r3
 8003746:	f7fe f953 	bl	80019f0 <HAL_DMA_Abort_IT>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d068      	beq.n	8003822 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800375a:	2b40      	cmp	r3, #64	; 0x40
 800375c:	d10b      	bne.n	8003776 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	691a      	ldr	r2, [r3, #16]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003768:	b2d2      	uxtb	r2, r2
 800376a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003770:	1c5a      	adds	r2, r3, #1
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f022 0201 	bic.w	r2, r2, #1
 8003784:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2220      	movs	r2, #32
 800378a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003798:	4610      	mov	r0, r2
 800379a:	4798      	blx	r3
 800379c:	e041      	b.n	8003822 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b60      	cmp	r3, #96	; 0x60
 80037a8:	d125      	bne.n	80037f6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2220      	movs	r2, #32
 80037ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c2:	2b40      	cmp	r3, #64	; 0x40
 80037c4:	d10b      	bne.n	80037de <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	691a      	ldr	r2, [r3, #16]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d8:	1c5a      	adds	r2, r3, #1
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 0201 	bic.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7fe fee1 	bl	80025b6 <HAL_I2C_AbortCpltCallback>
 80037f4:	e015      	b.n	8003822 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003800:	2b40      	cmp	r3, #64	; 0x40
 8003802:	d10b      	bne.n	800381c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	691a      	ldr	r2, [r3, #16]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380e:	b2d2      	uxtb	r2, r2
 8003810:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	1c5a      	adds	r2, r3, #1
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f7fe fec1 	bl	80025a4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003826:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d10e      	bne.n	8003850 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003838:	2b00      	cmp	r3, #0
 800383a:	d109      	bne.n	8003850 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003842:	2b00      	cmp	r3, #0
 8003844:	d104      	bne.n	8003850 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800384c:	2b00      	cmp	r3, #0
 800384e:	d007      	beq.n	8003860 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	685a      	ldr	r2, [r3, #4]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800385e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003866:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	f003 0304 	and.w	r3, r3, #4
 8003870:	2b04      	cmp	r3, #4
 8003872:	d113      	bne.n	800389c <I2C_ITError+0x254>
 8003874:	7bfb      	ldrb	r3, [r7, #15]
 8003876:	2b28      	cmp	r3, #40	; 0x28
 8003878:	d110      	bne.n	800389c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a0a      	ldr	r2, [pc, #40]	; (80038a8 <I2C_ITError+0x260>)
 800387e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2220      	movs	r2, #32
 800388a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f7fe fe69 	bl	800256e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800389c:	bf00      	nop
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	080038ad 	.word	0x080038ad
 80038a8:	ffff0000 	.word	0xffff0000

080038ac <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038bc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038c4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80038c6:	4b4b      	ldr	r3, [pc, #300]	; (80039f4 <I2C_DMAAbort+0x148>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	08db      	lsrs	r3, r3, #3
 80038cc:	4a4a      	ldr	r2, [pc, #296]	; (80039f8 <I2C_DMAAbort+0x14c>)
 80038ce:	fba2 2303 	umull	r2, r3, r2, r3
 80038d2:	0a1a      	lsrs	r2, r3, #8
 80038d4:	4613      	mov	r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	4413      	add	r3, r2
 80038da:	00da      	lsls	r2, r3, #3
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d106      	bne.n	80038f4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ea:	f043 0220 	orr.w	r2, r3, #32
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80038f2:	e00a      	b.n	800390a <I2C_DMAAbort+0x5e>
    }
    count--;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	3b01      	subs	r3, #1
 80038f8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003908:	d0ea      	beq.n	80038e0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800390e:	2b00      	cmp	r3, #0
 8003910:	d003      	beq.n	800391a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003916:	2200      	movs	r2, #0
 8003918:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003926:	2200      	movs	r2, #0
 8003928:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003938:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	2200      	movs	r2, #0
 800393e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003944:	2b00      	cmp	r3, #0
 8003946:	d003      	beq.n	8003950 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800394c:	2200      	movs	r2, #0
 800394e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003954:	2b00      	cmp	r3, #0
 8003956:	d003      	beq.n	8003960 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395c:	2200      	movs	r2, #0
 800395e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 0201 	bic.w	r2, r2, #1
 800396e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003976:	b2db      	uxtb	r3, r3
 8003978:	2b60      	cmp	r3, #96	; 0x60
 800397a:	d10e      	bne.n	800399a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	2220      	movs	r2, #32
 8003980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	2200      	movs	r2, #0
 8003990:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003992:	6978      	ldr	r0, [r7, #20]
 8003994:	f7fe fe0f 	bl	80025b6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003998:	e027      	b.n	80039ea <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800399a:	7cfb      	ldrb	r3, [r7, #19]
 800399c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80039a0:	2b28      	cmp	r3, #40	; 0x28
 80039a2:	d117      	bne.n	80039d4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0201 	orr.w	r2, r2, #1
 80039b2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039c2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	2200      	movs	r2, #0
 80039c8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	2228      	movs	r2, #40	; 0x28
 80039ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80039d2:	e007      	b.n	80039e4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2220      	movs	r2, #32
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80039e4:	6978      	ldr	r0, [r7, #20]
 80039e6:	f7fe fddd 	bl	80025a4 <HAL_I2C_ErrorCallback>
}
 80039ea:	bf00      	nop
 80039ec:	3718      	adds	r7, #24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20000000 	.word	0x20000000
 80039f8:	14f8b589 	.word	0x14f8b589

080039fc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003a04:	2300      	movs	r3, #0
 8003a06:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a08:	4b13      	ldr	r3, [pc, #76]	; (8003a58 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	08db      	lsrs	r3, r3, #3
 8003a0e:	4a13      	ldr	r2, [pc, #76]	; (8003a5c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8003a10:	fba2 2303 	umull	r2, r3, r2, r3
 8003a14:	0a1a      	lsrs	r2, r3, #8
 8003a16:	4613      	mov	r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	4413      	add	r3, r2
 8003a1c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	3b01      	subs	r3, #1
 8003a22:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d107      	bne.n	8003a3a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2e:	f043 0220 	orr.w	r2, r3, #32
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e008      	b.n	8003a4c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a48:	d0e9      	beq.n	8003a1e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3714      	adds	r7, #20
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	20000000 	.word	0x20000000
 8003a5c:	14f8b589 	.word	0x14f8b589

08003a60 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003a70:	d103      	bne.n	8003a7a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2201      	movs	r2, #1
 8003a76:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8003a78:	e007      	b.n	8003a8a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003a82:	d102      	bne.n	8003a8a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2208      	movs	r2, #8
 8003a88:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003a8a:	bf00      	nop
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr

08003a94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e272      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f000 8087 	beq.w	8003bc2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ab4:	4b92      	ldr	r3, [pc, #584]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f003 030c 	and.w	r3, r3, #12
 8003abc:	2b04      	cmp	r3, #4
 8003abe:	d00c      	beq.n	8003ada <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ac0:	4b8f      	ldr	r3, [pc, #572]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f003 030c 	and.w	r3, r3, #12
 8003ac8:	2b08      	cmp	r3, #8
 8003aca:	d112      	bne.n	8003af2 <HAL_RCC_OscConfig+0x5e>
 8003acc:	4b8c      	ldr	r3, [pc, #560]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ad8:	d10b      	bne.n	8003af2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ada:	4b89      	ldr	r3, [pc, #548]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d06c      	beq.n	8003bc0 <HAL_RCC_OscConfig+0x12c>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d168      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e24c      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003afa:	d106      	bne.n	8003b0a <HAL_RCC_OscConfig+0x76>
 8003afc:	4b80      	ldr	r3, [pc, #512]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a7f      	ldr	r2, [pc, #508]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b06:	6013      	str	r3, [r2, #0]
 8003b08:	e02e      	b.n	8003b68 <HAL_RCC_OscConfig+0xd4>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10c      	bne.n	8003b2c <HAL_RCC_OscConfig+0x98>
 8003b12:	4b7b      	ldr	r3, [pc, #492]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a7a      	ldr	r2, [pc, #488]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b1c:	6013      	str	r3, [r2, #0]
 8003b1e:	4b78      	ldr	r3, [pc, #480]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a77      	ldr	r2, [pc, #476]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b28:	6013      	str	r3, [r2, #0]
 8003b2a:	e01d      	b.n	8003b68 <HAL_RCC_OscConfig+0xd4>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b34:	d10c      	bne.n	8003b50 <HAL_RCC_OscConfig+0xbc>
 8003b36:	4b72      	ldr	r3, [pc, #456]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a71      	ldr	r2, [pc, #452]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b40:	6013      	str	r3, [r2, #0]
 8003b42:	4b6f      	ldr	r3, [pc, #444]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a6e      	ldr	r2, [pc, #440]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b4c:	6013      	str	r3, [r2, #0]
 8003b4e:	e00b      	b.n	8003b68 <HAL_RCC_OscConfig+0xd4>
 8003b50:	4b6b      	ldr	r3, [pc, #428]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a6a      	ldr	r2, [pc, #424]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b5a:	6013      	str	r3, [r2, #0]
 8003b5c:	4b68      	ldr	r3, [pc, #416]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a67      	ldr	r2, [pc, #412]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d013      	beq.n	8003b98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b70:	f7fd fb16 	bl	80011a0 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b78:	f7fd fb12 	bl	80011a0 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b64      	cmp	r3, #100	; 0x64
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e200      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b8a:	4b5d      	ldr	r3, [pc, #372]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d0f0      	beq.n	8003b78 <HAL_RCC_OscConfig+0xe4>
 8003b96:	e014      	b.n	8003bc2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b98:	f7fd fb02 	bl	80011a0 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ba0:	f7fd fafe 	bl	80011a0 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b64      	cmp	r3, #100	; 0x64
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e1ec      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bb2:	4b53      	ldr	r3, [pc, #332]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1f0      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x10c>
 8003bbe:	e000      	b.n	8003bc2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d063      	beq.n	8003c96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bce:	4b4c      	ldr	r3, [pc, #304]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f003 030c 	and.w	r3, r3, #12
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d00b      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003bda:	4b49      	ldr	r3, [pc, #292]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f003 030c 	and.w	r3, r3, #12
 8003be2:	2b08      	cmp	r3, #8
 8003be4:	d11c      	bne.n	8003c20 <HAL_RCC_OscConfig+0x18c>
 8003be6:	4b46      	ldr	r3, [pc, #280]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d116      	bne.n	8003c20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bf2:	4b43      	ldr	r3, [pc, #268]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d005      	beq.n	8003c0a <HAL_RCC_OscConfig+0x176>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d001      	beq.n	8003c0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e1c0      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c0a:	4b3d      	ldr	r3, [pc, #244]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	00db      	lsls	r3, r3, #3
 8003c18:	4939      	ldr	r1, [pc, #228]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c1e:	e03a      	b.n	8003c96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d020      	beq.n	8003c6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c28:	4b36      	ldr	r3, [pc, #216]	; (8003d04 <HAL_RCC_OscConfig+0x270>)
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c2e:	f7fd fab7 	bl	80011a0 <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c36:	f7fd fab3 	bl	80011a0 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e1a1      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c48:	4b2d      	ldr	r3, [pc, #180]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0f0      	beq.n	8003c36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c54:	4b2a      	ldr	r3, [pc, #168]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	695b      	ldr	r3, [r3, #20]
 8003c60:	00db      	lsls	r3, r3, #3
 8003c62:	4927      	ldr	r1, [pc, #156]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	600b      	str	r3, [r1, #0]
 8003c68:	e015      	b.n	8003c96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c6a:	4b26      	ldr	r3, [pc, #152]	; (8003d04 <HAL_RCC_OscConfig+0x270>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c70:	f7fd fa96 	bl	80011a0 <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c78:	f7fd fa92 	bl	80011a0 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e180      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c8a:	4b1d      	ldr	r3, [pc, #116]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0308 	and.w	r3, r3, #8
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d03a      	beq.n	8003d18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	699b      	ldr	r3, [r3, #24]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d019      	beq.n	8003cde <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003caa:	4b17      	ldr	r3, [pc, #92]	; (8003d08 <HAL_RCC_OscConfig+0x274>)
 8003cac:	2201      	movs	r2, #1
 8003cae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb0:	f7fd fa76 	bl	80011a0 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cb8:	f7fd fa72 	bl	80011a0 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e160      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cca:	4b0d      	ldr	r3, [pc, #52]	; (8003d00 <HAL_RCC_OscConfig+0x26c>)
 8003ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0f0      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003cd6:	2001      	movs	r0, #1
 8003cd8:	f000 faba 	bl	8004250 <RCC_Delay>
 8003cdc:	e01c      	b.n	8003d18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cde:	4b0a      	ldr	r3, [pc, #40]	; (8003d08 <HAL_RCC_OscConfig+0x274>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ce4:	f7fd fa5c 	bl	80011a0 <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cea:	e00f      	b.n	8003d0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cec:	f7fd fa58 	bl	80011a0 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d908      	bls.n	8003d0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e146      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
 8003cfe:	bf00      	nop
 8003d00:	40021000 	.word	0x40021000
 8003d04:	42420000 	.word	0x42420000
 8003d08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d0c:	4b92      	ldr	r3, [pc, #584]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d10:	f003 0302 	and.w	r3, r3, #2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1e9      	bne.n	8003cec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0304 	and.w	r3, r3, #4
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	f000 80a6 	beq.w	8003e72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d26:	2300      	movs	r3, #0
 8003d28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d2a:	4b8b      	ldr	r3, [pc, #556]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10d      	bne.n	8003d52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d36:	4b88      	ldr	r3, [pc, #544]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	4a87      	ldr	r2, [pc, #540]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d40:	61d3      	str	r3, [r2, #28]
 8003d42:	4b85      	ldr	r3, [pc, #532]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d4a:	60bb      	str	r3, [r7, #8]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d52:	4b82      	ldr	r3, [pc, #520]	; (8003f5c <HAL_RCC_OscConfig+0x4c8>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d118      	bne.n	8003d90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d5e:	4b7f      	ldr	r3, [pc, #508]	; (8003f5c <HAL_RCC_OscConfig+0x4c8>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a7e      	ldr	r2, [pc, #504]	; (8003f5c <HAL_RCC_OscConfig+0x4c8>)
 8003d64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d6a:	f7fd fa19 	bl	80011a0 <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d72:	f7fd fa15 	bl	80011a0 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b64      	cmp	r3, #100	; 0x64
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e103      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d84:	4b75      	ldr	r3, [pc, #468]	; (8003f5c <HAL_RCC_OscConfig+0x4c8>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d0f0      	beq.n	8003d72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d106      	bne.n	8003da6 <HAL_RCC_OscConfig+0x312>
 8003d98:	4b6f      	ldr	r3, [pc, #444]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003d9a:	6a1b      	ldr	r3, [r3, #32]
 8003d9c:	4a6e      	ldr	r2, [pc, #440]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003d9e:	f043 0301 	orr.w	r3, r3, #1
 8003da2:	6213      	str	r3, [r2, #32]
 8003da4:	e02d      	b.n	8003e02 <HAL_RCC_OscConfig+0x36e>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10c      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x334>
 8003dae:	4b6a      	ldr	r3, [pc, #424]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003db0:	6a1b      	ldr	r3, [r3, #32]
 8003db2:	4a69      	ldr	r2, [pc, #420]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003db4:	f023 0301 	bic.w	r3, r3, #1
 8003db8:	6213      	str	r3, [r2, #32]
 8003dba:	4b67      	ldr	r3, [pc, #412]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	4a66      	ldr	r2, [pc, #408]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003dc0:	f023 0304 	bic.w	r3, r3, #4
 8003dc4:	6213      	str	r3, [r2, #32]
 8003dc6:	e01c      	b.n	8003e02 <HAL_RCC_OscConfig+0x36e>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	2b05      	cmp	r3, #5
 8003dce:	d10c      	bne.n	8003dea <HAL_RCC_OscConfig+0x356>
 8003dd0:	4b61      	ldr	r3, [pc, #388]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003dd2:	6a1b      	ldr	r3, [r3, #32]
 8003dd4:	4a60      	ldr	r2, [pc, #384]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003dd6:	f043 0304 	orr.w	r3, r3, #4
 8003dda:	6213      	str	r3, [r2, #32]
 8003ddc:	4b5e      	ldr	r3, [pc, #376]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	4a5d      	ldr	r2, [pc, #372]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003de2:	f043 0301 	orr.w	r3, r3, #1
 8003de6:	6213      	str	r3, [r2, #32]
 8003de8:	e00b      	b.n	8003e02 <HAL_RCC_OscConfig+0x36e>
 8003dea:	4b5b      	ldr	r3, [pc, #364]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	4a5a      	ldr	r2, [pc, #360]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003df0:	f023 0301 	bic.w	r3, r3, #1
 8003df4:	6213      	str	r3, [r2, #32]
 8003df6:	4b58      	ldr	r3, [pc, #352]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	6a1b      	ldr	r3, [r3, #32]
 8003dfa:	4a57      	ldr	r2, [pc, #348]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003dfc:	f023 0304 	bic.w	r3, r3, #4
 8003e00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d015      	beq.n	8003e36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e0a:	f7fd f9c9 	bl	80011a0 <HAL_GetTick>
 8003e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e10:	e00a      	b.n	8003e28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e12:	f7fd f9c5 	bl	80011a0 <HAL_GetTick>
 8003e16:	4602      	mov	r2, r0
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d901      	bls.n	8003e28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e0b1      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e28:	4b4b      	ldr	r3, [pc, #300]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0ee      	beq.n	8003e12 <HAL_RCC_OscConfig+0x37e>
 8003e34:	e014      	b.n	8003e60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e36:	f7fd f9b3 	bl	80011a0 <HAL_GetTick>
 8003e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e3c:	e00a      	b.n	8003e54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3e:	f7fd f9af 	bl	80011a0 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d901      	bls.n	8003e54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e09b      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e54:	4b40      	ldr	r3, [pc, #256]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003e56:	6a1b      	ldr	r3, [r3, #32]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d1ee      	bne.n	8003e3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e60:	7dfb      	ldrb	r3, [r7, #23]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d105      	bne.n	8003e72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e66:	4b3c      	ldr	r3, [pc, #240]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	4a3b      	ldr	r2, [pc, #236]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003e6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	f000 8087 	beq.w	8003f8a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e7c:	4b36      	ldr	r3, [pc, #216]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f003 030c 	and.w	r3, r3, #12
 8003e84:	2b08      	cmp	r3, #8
 8003e86:	d061      	beq.n	8003f4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	69db      	ldr	r3, [r3, #28]
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d146      	bne.n	8003f1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e90:	4b33      	ldr	r3, [pc, #204]	; (8003f60 <HAL_RCC_OscConfig+0x4cc>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e96:	f7fd f983 	bl	80011a0 <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e9c:	e008      	b.n	8003eb0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e9e:	f7fd f97f 	bl	80011a0 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d901      	bls.n	8003eb0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e06d      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eb0:	4b29      	ldr	r3, [pc, #164]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d1f0      	bne.n	8003e9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ec4:	d108      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ec6:	4b24      	ldr	r3, [pc, #144]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	4921      	ldr	r1, [pc, #132]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ed8:	4b1f      	ldr	r3, [pc, #124]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a19      	ldr	r1, [r3, #32]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee8:	430b      	orrs	r3, r1
 8003eea:	491b      	ldr	r1, [pc, #108]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ef0:	4b1b      	ldr	r3, [pc, #108]	; (8003f60 <HAL_RCC_OscConfig+0x4cc>)
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef6:	f7fd f953 	bl	80011a0 <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003efe:	f7fd f94f 	bl	80011a0 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e03d      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f10:	4b11      	ldr	r3, [pc, #68]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0f0      	beq.n	8003efe <HAL_RCC_OscConfig+0x46a>
 8003f1c:	e035      	b.n	8003f8a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f1e:	4b10      	ldr	r3, [pc, #64]	; (8003f60 <HAL_RCC_OscConfig+0x4cc>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f24:	f7fd f93c 	bl	80011a0 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f2c:	f7fd f938 	bl	80011a0 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e026      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f3e:	4b06      	ldr	r3, [pc, #24]	; (8003f58 <HAL_RCC_OscConfig+0x4c4>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1f0      	bne.n	8003f2c <HAL_RCC_OscConfig+0x498>
 8003f4a:	e01e      	b.n	8003f8a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69db      	ldr	r3, [r3, #28]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d107      	bne.n	8003f64 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e019      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	40007000 	.word	0x40007000
 8003f60:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f64:	4b0b      	ldr	r3, [pc, #44]	; (8003f94 <HAL_RCC_OscConfig+0x500>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d106      	bne.n	8003f86 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d001      	beq.n	8003f8a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e000      	b.n	8003f8c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3718      	adds	r7, #24
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40021000 	.word	0x40021000

08003f98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d101      	bne.n	8003fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e0d0      	b.n	800414e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fac:	4b6a      	ldr	r3, [pc, #424]	; (8004158 <HAL_RCC_ClockConfig+0x1c0>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0307 	and.w	r3, r3, #7
 8003fb4:	683a      	ldr	r2, [r7, #0]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d910      	bls.n	8003fdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fba:	4b67      	ldr	r3, [pc, #412]	; (8004158 <HAL_RCC_ClockConfig+0x1c0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f023 0207 	bic.w	r2, r3, #7
 8003fc2:	4965      	ldr	r1, [pc, #404]	; (8004158 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fca:	4b63      	ldr	r3, [pc, #396]	; (8004158 <HAL_RCC_ClockConfig+0x1c0>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0307 	and.w	r3, r3, #7
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d001      	beq.n	8003fdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e0b8      	b.n	800414e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d020      	beq.n	800402a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d005      	beq.n	8004000 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ff4:	4b59      	ldr	r3, [pc, #356]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	4a58      	ldr	r2, [pc, #352]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8003ffa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ffe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0308 	and.w	r3, r3, #8
 8004008:	2b00      	cmp	r3, #0
 800400a:	d005      	beq.n	8004018 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800400c:	4b53      	ldr	r3, [pc, #332]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	4a52      	ldr	r2, [pc, #328]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8004012:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004016:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004018:	4b50      	ldr	r3, [pc, #320]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	494d      	ldr	r1, [pc, #308]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8004026:	4313      	orrs	r3, r2
 8004028:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d040      	beq.n	80040b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d107      	bne.n	800404e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800403e:	4b47      	ldr	r3, [pc, #284]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d115      	bne.n	8004076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e07f      	b.n	800414e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	2b02      	cmp	r3, #2
 8004054:	d107      	bne.n	8004066 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004056:	4b41      	ldr	r3, [pc, #260]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d109      	bne.n	8004076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e073      	b.n	800414e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004066:	4b3d      	ldr	r3, [pc, #244]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e06b      	b.n	800414e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004076:	4b39      	ldr	r3, [pc, #228]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f023 0203 	bic.w	r2, r3, #3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	4936      	ldr	r1, [pc, #216]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8004084:	4313      	orrs	r3, r2
 8004086:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004088:	f7fd f88a 	bl	80011a0 <HAL_GetTick>
 800408c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800408e:	e00a      	b.n	80040a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004090:	f7fd f886 	bl	80011a0 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	f241 3288 	movw	r2, #5000	; 0x1388
 800409e:	4293      	cmp	r3, r2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e053      	b.n	800414e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040a6:	4b2d      	ldr	r3, [pc, #180]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f003 020c 	and.w	r2, r3, #12
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d1eb      	bne.n	8004090 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040b8:	4b27      	ldr	r3, [pc, #156]	; (8004158 <HAL_RCC_ClockConfig+0x1c0>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d210      	bcs.n	80040e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040c6:	4b24      	ldr	r3, [pc, #144]	; (8004158 <HAL_RCC_ClockConfig+0x1c0>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f023 0207 	bic.w	r2, r3, #7
 80040ce:	4922      	ldr	r1, [pc, #136]	; (8004158 <HAL_RCC_ClockConfig+0x1c0>)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040d6:	4b20      	ldr	r3, [pc, #128]	; (8004158 <HAL_RCC_ClockConfig+0x1c0>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	683a      	ldr	r2, [r7, #0]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d001      	beq.n	80040e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e032      	b.n	800414e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0304 	and.w	r3, r3, #4
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d008      	beq.n	8004106 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040f4:	4b19      	ldr	r3, [pc, #100]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	4916      	ldr	r1, [pc, #88]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8004102:	4313      	orrs	r3, r2
 8004104:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d009      	beq.n	8004126 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004112:	4b12      	ldr	r3, [pc, #72]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	490e      	ldr	r1, [pc, #56]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 8004122:	4313      	orrs	r3, r2
 8004124:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004126:	f000 f821 	bl	800416c <HAL_RCC_GetSysClockFreq>
 800412a:	4602      	mov	r2, r0
 800412c:	4b0b      	ldr	r3, [pc, #44]	; (800415c <HAL_RCC_ClockConfig+0x1c4>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	091b      	lsrs	r3, r3, #4
 8004132:	f003 030f 	and.w	r3, r3, #15
 8004136:	490a      	ldr	r1, [pc, #40]	; (8004160 <HAL_RCC_ClockConfig+0x1c8>)
 8004138:	5ccb      	ldrb	r3, [r1, r3]
 800413a:	fa22 f303 	lsr.w	r3, r2, r3
 800413e:	4a09      	ldr	r2, [pc, #36]	; (8004164 <HAL_RCC_ClockConfig+0x1cc>)
 8004140:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004142:	4b09      	ldr	r3, [pc, #36]	; (8004168 <HAL_RCC_ClockConfig+0x1d0>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4618      	mov	r0, r3
 8004148:	f7fc ffe8 	bl	800111c <HAL_InitTick>

  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	40022000 	.word	0x40022000
 800415c:	40021000 	.word	0x40021000
 8004160:	08006d60 	.word	0x08006d60
 8004164:	20000000 	.word	0x20000000
 8004168:	20000004 	.word	0x20000004

0800416c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800416c:	b480      	push	{r7}
 800416e:	b087      	sub	sp, #28
 8004170:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004172:	2300      	movs	r3, #0
 8004174:	60fb      	str	r3, [r7, #12]
 8004176:	2300      	movs	r3, #0
 8004178:	60bb      	str	r3, [r7, #8]
 800417a:	2300      	movs	r3, #0
 800417c:	617b      	str	r3, [r7, #20]
 800417e:	2300      	movs	r3, #0
 8004180:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004182:	2300      	movs	r3, #0
 8004184:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004186:	4b1e      	ldr	r3, [pc, #120]	; (8004200 <HAL_RCC_GetSysClockFreq+0x94>)
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f003 030c 	and.w	r3, r3, #12
 8004192:	2b04      	cmp	r3, #4
 8004194:	d002      	beq.n	800419c <HAL_RCC_GetSysClockFreq+0x30>
 8004196:	2b08      	cmp	r3, #8
 8004198:	d003      	beq.n	80041a2 <HAL_RCC_GetSysClockFreq+0x36>
 800419a:	e027      	b.n	80041ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800419c:	4b19      	ldr	r3, [pc, #100]	; (8004204 <HAL_RCC_GetSysClockFreq+0x98>)
 800419e:	613b      	str	r3, [r7, #16]
      break;
 80041a0:	e027      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	0c9b      	lsrs	r3, r3, #18
 80041a6:	f003 030f 	and.w	r3, r3, #15
 80041aa:	4a17      	ldr	r2, [pc, #92]	; (8004208 <HAL_RCC_GetSysClockFreq+0x9c>)
 80041ac:	5cd3      	ldrb	r3, [r2, r3]
 80041ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d010      	beq.n	80041dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041ba:	4b11      	ldr	r3, [pc, #68]	; (8004200 <HAL_RCC_GetSysClockFreq+0x94>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	0c5b      	lsrs	r3, r3, #17
 80041c0:	f003 0301 	and.w	r3, r3, #1
 80041c4:	4a11      	ldr	r2, [pc, #68]	; (800420c <HAL_RCC_GetSysClockFreq+0xa0>)
 80041c6:	5cd3      	ldrb	r3, [r2, r3]
 80041c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a0d      	ldr	r2, [pc, #52]	; (8004204 <HAL_RCC_GetSysClockFreq+0x98>)
 80041ce:	fb03 f202 	mul.w	r2, r3, r2
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d8:	617b      	str	r3, [r7, #20]
 80041da:	e004      	b.n	80041e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a0c      	ldr	r2, [pc, #48]	; (8004210 <HAL_RCC_GetSysClockFreq+0xa4>)
 80041e0:	fb02 f303 	mul.w	r3, r2, r3
 80041e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	613b      	str	r3, [r7, #16]
      break;
 80041ea:	e002      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80041ec:	4b05      	ldr	r3, [pc, #20]	; (8004204 <HAL_RCC_GetSysClockFreq+0x98>)
 80041ee:	613b      	str	r3, [r7, #16]
      break;
 80041f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041f2:	693b      	ldr	r3, [r7, #16]
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	371c      	adds	r7, #28
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bc80      	pop	{r7}
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	40021000 	.word	0x40021000
 8004204:	007a1200 	.word	0x007a1200
 8004208:	08006d78 	.word	0x08006d78
 800420c:	08006d88 	.word	0x08006d88
 8004210:	003d0900 	.word	0x003d0900

08004214 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004218:	4b02      	ldr	r3, [pc, #8]	; (8004224 <HAL_RCC_GetHCLKFreq+0x10>)
 800421a:	681b      	ldr	r3, [r3, #0]
}
 800421c:	4618      	mov	r0, r3
 800421e:	46bd      	mov	sp, r7
 8004220:	bc80      	pop	{r7}
 8004222:	4770      	bx	lr
 8004224:	20000000 	.word	0x20000000

08004228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800422c:	f7ff fff2 	bl	8004214 <HAL_RCC_GetHCLKFreq>
 8004230:	4602      	mov	r2, r0
 8004232:	4b05      	ldr	r3, [pc, #20]	; (8004248 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	0a1b      	lsrs	r3, r3, #8
 8004238:	f003 0307 	and.w	r3, r3, #7
 800423c:	4903      	ldr	r1, [pc, #12]	; (800424c <HAL_RCC_GetPCLK1Freq+0x24>)
 800423e:	5ccb      	ldrb	r3, [r1, r3]
 8004240:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004244:	4618      	mov	r0, r3
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40021000 	.word	0x40021000
 800424c:	08006d70 	.word	0x08006d70

08004250 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004258:	4b0a      	ldr	r3, [pc, #40]	; (8004284 <RCC_Delay+0x34>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a0a      	ldr	r2, [pc, #40]	; (8004288 <RCC_Delay+0x38>)
 800425e:	fba2 2303 	umull	r2, r3, r2, r3
 8004262:	0a5b      	lsrs	r3, r3, #9
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	fb02 f303 	mul.w	r3, r2, r3
 800426a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800426c:	bf00      	nop
  }
  while (Delay --);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	1e5a      	subs	r2, r3, #1
 8004272:	60fa      	str	r2, [r7, #12]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1f9      	bne.n	800426c <RCC_Delay+0x1c>
}
 8004278:	bf00      	nop
 800427a:	bf00      	nop
 800427c:	3714      	adds	r7, #20
 800427e:	46bd      	mov	sp, r7
 8004280:	bc80      	pop	{r7}
 8004282:	4770      	bx	lr
 8004284:	20000000 	.word	0x20000000
 8004288:	10624dd3 	.word	0x10624dd3

0800428c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004294:	2300      	movs	r3, #0
 8004296:	613b      	str	r3, [r7, #16]
 8004298:	2300      	movs	r3, #0
 800429a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d07d      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80042a8:	2300      	movs	r3, #0
 80042aa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ac:	4b4f      	ldr	r3, [pc, #316]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042ae:	69db      	ldr	r3, [r3, #28]
 80042b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d10d      	bne.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042b8:	4b4c      	ldr	r3, [pc, #304]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042ba:	69db      	ldr	r3, [r3, #28]
 80042bc:	4a4b      	ldr	r2, [pc, #300]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042c2:	61d3      	str	r3, [r2, #28]
 80042c4:	4b49      	ldr	r3, [pc, #292]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042cc:	60bb      	str	r3, [r7, #8]
 80042ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042d0:	2301      	movs	r3, #1
 80042d2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d4:	4b46      	ldr	r3, [pc, #280]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d118      	bne.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042e0:	4b43      	ldr	r3, [pc, #268]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a42      	ldr	r2, [pc, #264]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042ec:	f7fc ff58 	bl	80011a0 <HAL_GetTick>
 80042f0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f2:	e008      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042f4:	f7fc ff54 	bl	80011a0 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b64      	cmp	r3, #100	; 0x64
 8004300:	d901      	bls.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e06d      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004306:	4b3a      	ldr	r3, [pc, #232]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800430e:	2b00      	cmp	r3, #0
 8004310:	d0f0      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004312:	4b36      	ldr	r3, [pc, #216]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800431a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d02e      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	429a      	cmp	r2, r3
 800432e:	d027      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004330:	4b2e      	ldr	r3, [pc, #184]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004332:	6a1b      	ldr	r3, [r3, #32]
 8004334:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004338:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800433a:	4b2e      	ldr	r3, [pc, #184]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800433c:	2201      	movs	r2, #1
 800433e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004340:	4b2c      	ldr	r3, [pc, #176]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004342:	2200      	movs	r2, #0
 8004344:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004346:	4a29      	ldr	r2, [pc, #164]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f003 0301 	and.w	r3, r3, #1
 8004352:	2b00      	cmp	r3, #0
 8004354:	d014      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004356:	f7fc ff23 	bl	80011a0 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800435c:	e00a      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800435e:	f7fc ff1f 	bl	80011a0 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	f241 3288 	movw	r2, #5000	; 0x1388
 800436c:	4293      	cmp	r3, r2
 800436e:	d901      	bls.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e036      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004374:	4b1d      	ldr	r3, [pc, #116]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004376:	6a1b      	ldr	r3, [r3, #32]
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d0ee      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004380:	4b1a      	ldr	r3, [pc, #104]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	4917      	ldr	r1, [pc, #92]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800438e:	4313      	orrs	r3, r2
 8004390:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004392:	7dfb      	ldrb	r3, [r7, #23]
 8004394:	2b01      	cmp	r3, #1
 8004396:	d105      	bne.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004398:	4b14      	ldr	r3, [pc, #80]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	4a13      	ldr	r2, [pc, #76]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800439e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043a2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d008      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043b0:	4b0e      	ldr	r3, [pc, #56]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	490b      	ldr	r1, [pc, #44]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0310 	and.w	r3, r3, #16
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d008      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043ce:	4b07      	ldr	r3, [pc, #28]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	4904      	ldr	r1, [pc, #16]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3718      	adds	r7, #24
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	40021000 	.word	0x40021000
 80043f0:	40007000 	.word	0x40007000
 80043f4:	42420440 	.word	0x42420440

080043f8 <__cvt>:
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043fe:	461f      	mov	r7, r3
 8004400:	bfbb      	ittet	lt
 8004402:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004406:	461f      	movlt	r7, r3
 8004408:	2300      	movge	r3, #0
 800440a:	232d      	movlt	r3, #45	; 0x2d
 800440c:	b088      	sub	sp, #32
 800440e:	4614      	mov	r4, r2
 8004410:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004412:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004414:	7013      	strb	r3, [r2, #0]
 8004416:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004418:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800441c:	f023 0820 	bic.w	r8, r3, #32
 8004420:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004424:	d005      	beq.n	8004432 <__cvt+0x3a>
 8004426:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800442a:	d100      	bne.n	800442e <__cvt+0x36>
 800442c:	3501      	adds	r5, #1
 800442e:	2302      	movs	r3, #2
 8004430:	e000      	b.n	8004434 <__cvt+0x3c>
 8004432:	2303      	movs	r3, #3
 8004434:	aa07      	add	r2, sp, #28
 8004436:	9204      	str	r2, [sp, #16]
 8004438:	aa06      	add	r2, sp, #24
 800443a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800443e:	e9cd 3500 	strd	r3, r5, [sp]
 8004442:	4622      	mov	r2, r4
 8004444:	463b      	mov	r3, r7
 8004446:	f000 fe53 	bl	80050f0 <_dtoa_r>
 800444a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800444e:	4606      	mov	r6, r0
 8004450:	d102      	bne.n	8004458 <__cvt+0x60>
 8004452:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004454:	07db      	lsls	r3, r3, #31
 8004456:	d522      	bpl.n	800449e <__cvt+0xa6>
 8004458:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800445c:	eb06 0905 	add.w	r9, r6, r5
 8004460:	d110      	bne.n	8004484 <__cvt+0x8c>
 8004462:	7833      	ldrb	r3, [r6, #0]
 8004464:	2b30      	cmp	r3, #48	; 0x30
 8004466:	d10a      	bne.n	800447e <__cvt+0x86>
 8004468:	2200      	movs	r2, #0
 800446a:	2300      	movs	r3, #0
 800446c:	4620      	mov	r0, r4
 800446e:	4639      	mov	r1, r7
 8004470:	f7fc fa9a 	bl	80009a8 <__aeabi_dcmpeq>
 8004474:	b918      	cbnz	r0, 800447e <__cvt+0x86>
 8004476:	f1c5 0501 	rsb	r5, r5, #1
 800447a:	f8ca 5000 	str.w	r5, [sl]
 800447e:	f8da 3000 	ldr.w	r3, [sl]
 8004482:	4499      	add	r9, r3
 8004484:	2200      	movs	r2, #0
 8004486:	2300      	movs	r3, #0
 8004488:	4620      	mov	r0, r4
 800448a:	4639      	mov	r1, r7
 800448c:	f7fc fa8c 	bl	80009a8 <__aeabi_dcmpeq>
 8004490:	b108      	cbz	r0, 8004496 <__cvt+0x9e>
 8004492:	f8cd 901c 	str.w	r9, [sp, #28]
 8004496:	2230      	movs	r2, #48	; 0x30
 8004498:	9b07      	ldr	r3, [sp, #28]
 800449a:	454b      	cmp	r3, r9
 800449c:	d307      	bcc.n	80044ae <__cvt+0xb6>
 800449e:	4630      	mov	r0, r6
 80044a0:	9b07      	ldr	r3, [sp, #28]
 80044a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80044a4:	1b9b      	subs	r3, r3, r6
 80044a6:	6013      	str	r3, [r2, #0]
 80044a8:	b008      	add	sp, #32
 80044aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044ae:	1c59      	adds	r1, r3, #1
 80044b0:	9107      	str	r1, [sp, #28]
 80044b2:	701a      	strb	r2, [r3, #0]
 80044b4:	e7f0      	b.n	8004498 <__cvt+0xa0>

080044b6 <__exponent>:
 80044b6:	4603      	mov	r3, r0
 80044b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044ba:	2900      	cmp	r1, #0
 80044bc:	f803 2b02 	strb.w	r2, [r3], #2
 80044c0:	bfb6      	itet	lt
 80044c2:	222d      	movlt	r2, #45	; 0x2d
 80044c4:	222b      	movge	r2, #43	; 0x2b
 80044c6:	4249      	neglt	r1, r1
 80044c8:	2909      	cmp	r1, #9
 80044ca:	7042      	strb	r2, [r0, #1]
 80044cc:	dd2a      	ble.n	8004524 <__exponent+0x6e>
 80044ce:	f10d 0207 	add.w	r2, sp, #7
 80044d2:	4617      	mov	r7, r2
 80044d4:	260a      	movs	r6, #10
 80044d6:	fb91 f5f6 	sdiv	r5, r1, r6
 80044da:	4694      	mov	ip, r2
 80044dc:	fb06 1415 	mls	r4, r6, r5, r1
 80044e0:	3430      	adds	r4, #48	; 0x30
 80044e2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80044e6:	460c      	mov	r4, r1
 80044e8:	2c63      	cmp	r4, #99	; 0x63
 80044ea:	4629      	mov	r1, r5
 80044ec:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80044f0:	dcf1      	bgt.n	80044d6 <__exponent+0x20>
 80044f2:	3130      	adds	r1, #48	; 0x30
 80044f4:	f1ac 0402 	sub.w	r4, ip, #2
 80044f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80044fc:	4622      	mov	r2, r4
 80044fe:	1c41      	adds	r1, r0, #1
 8004500:	42ba      	cmp	r2, r7
 8004502:	d30a      	bcc.n	800451a <__exponent+0x64>
 8004504:	f10d 0209 	add.w	r2, sp, #9
 8004508:	eba2 020c 	sub.w	r2, r2, ip
 800450c:	42bc      	cmp	r4, r7
 800450e:	bf88      	it	hi
 8004510:	2200      	movhi	r2, #0
 8004512:	4413      	add	r3, r2
 8004514:	1a18      	subs	r0, r3, r0
 8004516:	b003      	add	sp, #12
 8004518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800451a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800451e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004522:	e7ed      	b.n	8004500 <__exponent+0x4a>
 8004524:	2330      	movs	r3, #48	; 0x30
 8004526:	3130      	adds	r1, #48	; 0x30
 8004528:	7083      	strb	r3, [r0, #2]
 800452a:	70c1      	strb	r1, [r0, #3]
 800452c:	1d03      	adds	r3, r0, #4
 800452e:	e7f1      	b.n	8004514 <__exponent+0x5e>

08004530 <_printf_float>:
 8004530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004534:	b091      	sub	sp, #68	; 0x44
 8004536:	460c      	mov	r4, r1
 8004538:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800453c:	4616      	mov	r6, r2
 800453e:	461f      	mov	r7, r3
 8004540:	4605      	mov	r5, r0
 8004542:	f000 fcc5 	bl	8004ed0 <_localeconv_r>
 8004546:	6803      	ldr	r3, [r0, #0]
 8004548:	4618      	mov	r0, r3
 800454a:	9309      	str	r3, [sp, #36]	; 0x24
 800454c:	f7fb fe00 	bl	8000150 <strlen>
 8004550:	2300      	movs	r3, #0
 8004552:	930e      	str	r3, [sp, #56]	; 0x38
 8004554:	f8d8 3000 	ldr.w	r3, [r8]
 8004558:	900a      	str	r0, [sp, #40]	; 0x28
 800455a:	3307      	adds	r3, #7
 800455c:	f023 0307 	bic.w	r3, r3, #7
 8004560:	f103 0208 	add.w	r2, r3, #8
 8004564:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004568:	f8d4 b000 	ldr.w	fp, [r4]
 800456c:	f8c8 2000 	str.w	r2, [r8]
 8004570:	e9d3 a800 	ldrd	sl, r8, [r3]
 8004574:	4652      	mov	r2, sl
 8004576:	4643      	mov	r3, r8
 8004578:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800457c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8004580:	930b      	str	r3, [sp, #44]	; 0x2c
 8004582:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004586:	4650      	mov	r0, sl
 8004588:	4b9c      	ldr	r3, [pc, #624]	; (80047fc <_printf_float+0x2cc>)
 800458a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800458c:	f7fc fa3e 	bl	8000a0c <__aeabi_dcmpun>
 8004590:	bb70      	cbnz	r0, 80045f0 <_printf_float+0xc0>
 8004592:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004596:	4650      	mov	r0, sl
 8004598:	4b98      	ldr	r3, [pc, #608]	; (80047fc <_printf_float+0x2cc>)
 800459a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800459c:	f7fc fa18 	bl	80009d0 <__aeabi_dcmple>
 80045a0:	bb30      	cbnz	r0, 80045f0 <_printf_float+0xc0>
 80045a2:	2200      	movs	r2, #0
 80045a4:	2300      	movs	r3, #0
 80045a6:	4650      	mov	r0, sl
 80045a8:	4641      	mov	r1, r8
 80045aa:	f7fc fa07 	bl	80009bc <__aeabi_dcmplt>
 80045ae:	b110      	cbz	r0, 80045b6 <_printf_float+0x86>
 80045b0:	232d      	movs	r3, #45	; 0x2d
 80045b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045b6:	4a92      	ldr	r2, [pc, #584]	; (8004800 <_printf_float+0x2d0>)
 80045b8:	4b92      	ldr	r3, [pc, #584]	; (8004804 <_printf_float+0x2d4>)
 80045ba:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80045be:	bf94      	ite	ls
 80045c0:	4690      	movls	r8, r2
 80045c2:	4698      	movhi	r8, r3
 80045c4:	2303      	movs	r3, #3
 80045c6:	f04f 0a00 	mov.w	sl, #0
 80045ca:	6123      	str	r3, [r4, #16]
 80045cc:	f02b 0304 	bic.w	r3, fp, #4
 80045d0:	6023      	str	r3, [r4, #0]
 80045d2:	4633      	mov	r3, r6
 80045d4:	4621      	mov	r1, r4
 80045d6:	4628      	mov	r0, r5
 80045d8:	9700      	str	r7, [sp, #0]
 80045da:	aa0f      	add	r2, sp, #60	; 0x3c
 80045dc:	f000 f9d6 	bl	800498c <_printf_common>
 80045e0:	3001      	adds	r0, #1
 80045e2:	f040 8090 	bne.w	8004706 <_printf_float+0x1d6>
 80045e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045ea:	b011      	add	sp, #68	; 0x44
 80045ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045f0:	4652      	mov	r2, sl
 80045f2:	4643      	mov	r3, r8
 80045f4:	4650      	mov	r0, sl
 80045f6:	4641      	mov	r1, r8
 80045f8:	f7fc fa08 	bl	8000a0c <__aeabi_dcmpun>
 80045fc:	b148      	cbz	r0, 8004612 <_printf_float+0xe2>
 80045fe:	f1b8 0f00 	cmp.w	r8, #0
 8004602:	bfb8      	it	lt
 8004604:	232d      	movlt	r3, #45	; 0x2d
 8004606:	4a80      	ldr	r2, [pc, #512]	; (8004808 <_printf_float+0x2d8>)
 8004608:	bfb8      	it	lt
 800460a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800460e:	4b7f      	ldr	r3, [pc, #508]	; (800480c <_printf_float+0x2dc>)
 8004610:	e7d3      	b.n	80045ba <_printf_float+0x8a>
 8004612:	6863      	ldr	r3, [r4, #4]
 8004614:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004618:	1c5a      	adds	r2, r3, #1
 800461a:	d142      	bne.n	80046a2 <_printf_float+0x172>
 800461c:	2306      	movs	r3, #6
 800461e:	6063      	str	r3, [r4, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	9206      	str	r2, [sp, #24]
 8004624:	aa0e      	add	r2, sp, #56	; 0x38
 8004626:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800462a:	aa0d      	add	r2, sp, #52	; 0x34
 800462c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004630:	9203      	str	r2, [sp, #12]
 8004632:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004636:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800463a:	6023      	str	r3, [r4, #0]
 800463c:	6863      	ldr	r3, [r4, #4]
 800463e:	4652      	mov	r2, sl
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	4628      	mov	r0, r5
 8004644:	4643      	mov	r3, r8
 8004646:	910b      	str	r1, [sp, #44]	; 0x2c
 8004648:	f7ff fed6 	bl	80043f8 <__cvt>
 800464c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800464e:	4680      	mov	r8, r0
 8004650:	2947      	cmp	r1, #71	; 0x47
 8004652:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004654:	d108      	bne.n	8004668 <_printf_float+0x138>
 8004656:	1cc8      	adds	r0, r1, #3
 8004658:	db02      	blt.n	8004660 <_printf_float+0x130>
 800465a:	6863      	ldr	r3, [r4, #4]
 800465c:	4299      	cmp	r1, r3
 800465e:	dd40      	ble.n	80046e2 <_printf_float+0x1b2>
 8004660:	f1a9 0902 	sub.w	r9, r9, #2
 8004664:	fa5f f989 	uxtb.w	r9, r9
 8004668:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800466c:	d81f      	bhi.n	80046ae <_printf_float+0x17e>
 800466e:	464a      	mov	r2, r9
 8004670:	3901      	subs	r1, #1
 8004672:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004676:	910d      	str	r1, [sp, #52]	; 0x34
 8004678:	f7ff ff1d 	bl	80044b6 <__exponent>
 800467c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800467e:	4682      	mov	sl, r0
 8004680:	1813      	adds	r3, r2, r0
 8004682:	2a01      	cmp	r2, #1
 8004684:	6123      	str	r3, [r4, #16]
 8004686:	dc02      	bgt.n	800468e <_printf_float+0x15e>
 8004688:	6822      	ldr	r2, [r4, #0]
 800468a:	07d2      	lsls	r2, r2, #31
 800468c:	d501      	bpl.n	8004692 <_printf_float+0x162>
 800468e:	3301      	adds	r3, #1
 8004690:	6123      	str	r3, [r4, #16]
 8004692:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004696:	2b00      	cmp	r3, #0
 8004698:	d09b      	beq.n	80045d2 <_printf_float+0xa2>
 800469a:	232d      	movs	r3, #45	; 0x2d
 800469c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046a0:	e797      	b.n	80045d2 <_printf_float+0xa2>
 80046a2:	2947      	cmp	r1, #71	; 0x47
 80046a4:	d1bc      	bne.n	8004620 <_printf_float+0xf0>
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d1ba      	bne.n	8004620 <_printf_float+0xf0>
 80046aa:	2301      	movs	r3, #1
 80046ac:	e7b7      	b.n	800461e <_printf_float+0xee>
 80046ae:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80046b2:	d118      	bne.n	80046e6 <_printf_float+0x1b6>
 80046b4:	2900      	cmp	r1, #0
 80046b6:	6863      	ldr	r3, [r4, #4]
 80046b8:	dd0b      	ble.n	80046d2 <_printf_float+0x1a2>
 80046ba:	6121      	str	r1, [r4, #16]
 80046bc:	b913      	cbnz	r3, 80046c4 <_printf_float+0x194>
 80046be:	6822      	ldr	r2, [r4, #0]
 80046c0:	07d0      	lsls	r0, r2, #31
 80046c2:	d502      	bpl.n	80046ca <_printf_float+0x19a>
 80046c4:	3301      	adds	r3, #1
 80046c6:	440b      	add	r3, r1
 80046c8:	6123      	str	r3, [r4, #16]
 80046ca:	f04f 0a00 	mov.w	sl, #0
 80046ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80046d0:	e7df      	b.n	8004692 <_printf_float+0x162>
 80046d2:	b913      	cbnz	r3, 80046da <_printf_float+0x1aa>
 80046d4:	6822      	ldr	r2, [r4, #0]
 80046d6:	07d2      	lsls	r2, r2, #31
 80046d8:	d501      	bpl.n	80046de <_printf_float+0x1ae>
 80046da:	3302      	adds	r3, #2
 80046dc:	e7f4      	b.n	80046c8 <_printf_float+0x198>
 80046de:	2301      	movs	r3, #1
 80046e0:	e7f2      	b.n	80046c8 <_printf_float+0x198>
 80046e2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80046e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80046e8:	4299      	cmp	r1, r3
 80046ea:	db05      	blt.n	80046f8 <_printf_float+0x1c8>
 80046ec:	6823      	ldr	r3, [r4, #0]
 80046ee:	6121      	str	r1, [r4, #16]
 80046f0:	07d8      	lsls	r0, r3, #31
 80046f2:	d5ea      	bpl.n	80046ca <_printf_float+0x19a>
 80046f4:	1c4b      	adds	r3, r1, #1
 80046f6:	e7e7      	b.n	80046c8 <_printf_float+0x198>
 80046f8:	2900      	cmp	r1, #0
 80046fa:	bfcc      	ite	gt
 80046fc:	2201      	movgt	r2, #1
 80046fe:	f1c1 0202 	rsble	r2, r1, #2
 8004702:	4413      	add	r3, r2
 8004704:	e7e0      	b.n	80046c8 <_printf_float+0x198>
 8004706:	6823      	ldr	r3, [r4, #0]
 8004708:	055a      	lsls	r2, r3, #21
 800470a:	d407      	bmi.n	800471c <_printf_float+0x1ec>
 800470c:	6923      	ldr	r3, [r4, #16]
 800470e:	4642      	mov	r2, r8
 8004710:	4631      	mov	r1, r6
 8004712:	4628      	mov	r0, r5
 8004714:	47b8      	blx	r7
 8004716:	3001      	adds	r0, #1
 8004718:	d12b      	bne.n	8004772 <_printf_float+0x242>
 800471a:	e764      	b.n	80045e6 <_printf_float+0xb6>
 800471c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004720:	f240 80dd 	bls.w	80048de <_printf_float+0x3ae>
 8004724:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004728:	2200      	movs	r2, #0
 800472a:	2300      	movs	r3, #0
 800472c:	f7fc f93c 	bl	80009a8 <__aeabi_dcmpeq>
 8004730:	2800      	cmp	r0, #0
 8004732:	d033      	beq.n	800479c <_printf_float+0x26c>
 8004734:	2301      	movs	r3, #1
 8004736:	4631      	mov	r1, r6
 8004738:	4628      	mov	r0, r5
 800473a:	4a35      	ldr	r2, [pc, #212]	; (8004810 <_printf_float+0x2e0>)
 800473c:	47b8      	blx	r7
 800473e:	3001      	adds	r0, #1
 8004740:	f43f af51 	beq.w	80045e6 <_printf_float+0xb6>
 8004744:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004748:	429a      	cmp	r2, r3
 800474a:	db02      	blt.n	8004752 <_printf_float+0x222>
 800474c:	6823      	ldr	r3, [r4, #0]
 800474e:	07d8      	lsls	r0, r3, #31
 8004750:	d50f      	bpl.n	8004772 <_printf_float+0x242>
 8004752:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004756:	4631      	mov	r1, r6
 8004758:	4628      	mov	r0, r5
 800475a:	47b8      	blx	r7
 800475c:	3001      	adds	r0, #1
 800475e:	f43f af42 	beq.w	80045e6 <_printf_float+0xb6>
 8004762:	f04f 0800 	mov.w	r8, #0
 8004766:	f104 091a 	add.w	r9, r4, #26
 800476a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800476c:	3b01      	subs	r3, #1
 800476e:	4543      	cmp	r3, r8
 8004770:	dc09      	bgt.n	8004786 <_printf_float+0x256>
 8004772:	6823      	ldr	r3, [r4, #0]
 8004774:	079b      	lsls	r3, r3, #30
 8004776:	f100 8104 	bmi.w	8004982 <_printf_float+0x452>
 800477a:	68e0      	ldr	r0, [r4, #12]
 800477c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800477e:	4298      	cmp	r0, r3
 8004780:	bfb8      	it	lt
 8004782:	4618      	movlt	r0, r3
 8004784:	e731      	b.n	80045ea <_printf_float+0xba>
 8004786:	2301      	movs	r3, #1
 8004788:	464a      	mov	r2, r9
 800478a:	4631      	mov	r1, r6
 800478c:	4628      	mov	r0, r5
 800478e:	47b8      	blx	r7
 8004790:	3001      	adds	r0, #1
 8004792:	f43f af28 	beq.w	80045e6 <_printf_float+0xb6>
 8004796:	f108 0801 	add.w	r8, r8, #1
 800479a:	e7e6      	b.n	800476a <_printf_float+0x23a>
 800479c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800479e:	2b00      	cmp	r3, #0
 80047a0:	dc38      	bgt.n	8004814 <_printf_float+0x2e4>
 80047a2:	2301      	movs	r3, #1
 80047a4:	4631      	mov	r1, r6
 80047a6:	4628      	mov	r0, r5
 80047a8:	4a19      	ldr	r2, [pc, #100]	; (8004810 <_printf_float+0x2e0>)
 80047aa:	47b8      	blx	r7
 80047ac:	3001      	adds	r0, #1
 80047ae:	f43f af1a 	beq.w	80045e6 <_printf_float+0xb6>
 80047b2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80047b6:	4313      	orrs	r3, r2
 80047b8:	d102      	bne.n	80047c0 <_printf_float+0x290>
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	07d9      	lsls	r1, r3, #31
 80047be:	d5d8      	bpl.n	8004772 <_printf_float+0x242>
 80047c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80047c4:	4631      	mov	r1, r6
 80047c6:	4628      	mov	r0, r5
 80047c8:	47b8      	blx	r7
 80047ca:	3001      	adds	r0, #1
 80047cc:	f43f af0b 	beq.w	80045e6 <_printf_float+0xb6>
 80047d0:	f04f 0900 	mov.w	r9, #0
 80047d4:	f104 0a1a 	add.w	sl, r4, #26
 80047d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047da:	425b      	negs	r3, r3
 80047dc:	454b      	cmp	r3, r9
 80047de:	dc01      	bgt.n	80047e4 <_printf_float+0x2b4>
 80047e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047e2:	e794      	b.n	800470e <_printf_float+0x1de>
 80047e4:	2301      	movs	r3, #1
 80047e6:	4652      	mov	r2, sl
 80047e8:	4631      	mov	r1, r6
 80047ea:	4628      	mov	r0, r5
 80047ec:	47b8      	blx	r7
 80047ee:	3001      	adds	r0, #1
 80047f0:	f43f aef9 	beq.w	80045e6 <_printf_float+0xb6>
 80047f4:	f109 0901 	add.w	r9, r9, #1
 80047f8:	e7ee      	b.n	80047d8 <_printf_float+0x2a8>
 80047fa:	bf00      	nop
 80047fc:	7fefffff 	.word	0x7fefffff
 8004800:	08006d8a 	.word	0x08006d8a
 8004804:	08006d8e 	.word	0x08006d8e
 8004808:	08006d92 	.word	0x08006d92
 800480c:	08006d96 	.word	0x08006d96
 8004810:	08006d9a 	.word	0x08006d9a
 8004814:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004816:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004818:	429a      	cmp	r2, r3
 800481a:	bfa8      	it	ge
 800481c:	461a      	movge	r2, r3
 800481e:	2a00      	cmp	r2, #0
 8004820:	4691      	mov	r9, r2
 8004822:	dc37      	bgt.n	8004894 <_printf_float+0x364>
 8004824:	f04f 0b00 	mov.w	fp, #0
 8004828:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800482c:	f104 021a 	add.w	r2, r4, #26
 8004830:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004834:	ebaa 0309 	sub.w	r3, sl, r9
 8004838:	455b      	cmp	r3, fp
 800483a:	dc33      	bgt.n	80048a4 <_printf_float+0x374>
 800483c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004840:	429a      	cmp	r2, r3
 8004842:	db3b      	blt.n	80048bc <_printf_float+0x38c>
 8004844:	6823      	ldr	r3, [r4, #0]
 8004846:	07da      	lsls	r2, r3, #31
 8004848:	d438      	bmi.n	80048bc <_printf_float+0x38c>
 800484a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800484e:	eba2 0903 	sub.w	r9, r2, r3
 8004852:	eba2 020a 	sub.w	r2, r2, sl
 8004856:	4591      	cmp	r9, r2
 8004858:	bfa8      	it	ge
 800485a:	4691      	movge	r9, r2
 800485c:	f1b9 0f00 	cmp.w	r9, #0
 8004860:	dc34      	bgt.n	80048cc <_printf_float+0x39c>
 8004862:	f04f 0800 	mov.w	r8, #0
 8004866:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800486a:	f104 0a1a 	add.w	sl, r4, #26
 800486e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004872:	1a9b      	subs	r3, r3, r2
 8004874:	eba3 0309 	sub.w	r3, r3, r9
 8004878:	4543      	cmp	r3, r8
 800487a:	f77f af7a 	ble.w	8004772 <_printf_float+0x242>
 800487e:	2301      	movs	r3, #1
 8004880:	4652      	mov	r2, sl
 8004882:	4631      	mov	r1, r6
 8004884:	4628      	mov	r0, r5
 8004886:	47b8      	blx	r7
 8004888:	3001      	adds	r0, #1
 800488a:	f43f aeac 	beq.w	80045e6 <_printf_float+0xb6>
 800488e:	f108 0801 	add.w	r8, r8, #1
 8004892:	e7ec      	b.n	800486e <_printf_float+0x33e>
 8004894:	4613      	mov	r3, r2
 8004896:	4631      	mov	r1, r6
 8004898:	4642      	mov	r2, r8
 800489a:	4628      	mov	r0, r5
 800489c:	47b8      	blx	r7
 800489e:	3001      	adds	r0, #1
 80048a0:	d1c0      	bne.n	8004824 <_printf_float+0x2f4>
 80048a2:	e6a0      	b.n	80045e6 <_printf_float+0xb6>
 80048a4:	2301      	movs	r3, #1
 80048a6:	4631      	mov	r1, r6
 80048a8:	4628      	mov	r0, r5
 80048aa:	920b      	str	r2, [sp, #44]	; 0x2c
 80048ac:	47b8      	blx	r7
 80048ae:	3001      	adds	r0, #1
 80048b0:	f43f ae99 	beq.w	80045e6 <_printf_float+0xb6>
 80048b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048b6:	f10b 0b01 	add.w	fp, fp, #1
 80048ba:	e7b9      	b.n	8004830 <_printf_float+0x300>
 80048bc:	4631      	mov	r1, r6
 80048be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048c2:	4628      	mov	r0, r5
 80048c4:	47b8      	blx	r7
 80048c6:	3001      	adds	r0, #1
 80048c8:	d1bf      	bne.n	800484a <_printf_float+0x31a>
 80048ca:	e68c      	b.n	80045e6 <_printf_float+0xb6>
 80048cc:	464b      	mov	r3, r9
 80048ce:	4631      	mov	r1, r6
 80048d0:	4628      	mov	r0, r5
 80048d2:	eb08 020a 	add.w	r2, r8, sl
 80048d6:	47b8      	blx	r7
 80048d8:	3001      	adds	r0, #1
 80048da:	d1c2      	bne.n	8004862 <_printf_float+0x332>
 80048dc:	e683      	b.n	80045e6 <_printf_float+0xb6>
 80048de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048e0:	2a01      	cmp	r2, #1
 80048e2:	dc01      	bgt.n	80048e8 <_printf_float+0x3b8>
 80048e4:	07db      	lsls	r3, r3, #31
 80048e6:	d539      	bpl.n	800495c <_printf_float+0x42c>
 80048e8:	2301      	movs	r3, #1
 80048ea:	4642      	mov	r2, r8
 80048ec:	4631      	mov	r1, r6
 80048ee:	4628      	mov	r0, r5
 80048f0:	47b8      	blx	r7
 80048f2:	3001      	adds	r0, #1
 80048f4:	f43f ae77 	beq.w	80045e6 <_printf_float+0xb6>
 80048f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048fc:	4631      	mov	r1, r6
 80048fe:	4628      	mov	r0, r5
 8004900:	47b8      	blx	r7
 8004902:	3001      	adds	r0, #1
 8004904:	f43f ae6f 	beq.w	80045e6 <_printf_float+0xb6>
 8004908:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800490c:	2200      	movs	r2, #0
 800490e:	2300      	movs	r3, #0
 8004910:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8004914:	f7fc f848 	bl	80009a8 <__aeabi_dcmpeq>
 8004918:	b9d8      	cbnz	r0, 8004952 <_printf_float+0x422>
 800491a:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 800491e:	f108 0201 	add.w	r2, r8, #1
 8004922:	4631      	mov	r1, r6
 8004924:	4628      	mov	r0, r5
 8004926:	47b8      	blx	r7
 8004928:	3001      	adds	r0, #1
 800492a:	d10e      	bne.n	800494a <_printf_float+0x41a>
 800492c:	e65b      	b.n	80045e6 <_printf_float+0xb6>
 800492e:	2301      	movs	r3, #1
 8004930:	464a      	mov	r2, r9
 8004932:	4631      	mov	r1, r6
 8004934:	4628      	mov	r0, r5
 8004936:	47b8      	blx	r7
 8004938:	3001      	adds	r0, #1
 800493a:	f43f ae54 	beq.w	80045e6 <_printf_float+0xb6>
 800493e:	f108 0801 	add.w	r8, r8, #1
 8004942:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004944:	3b01      	subs	r3, #1
 8004946:	4543      	cmp	r3, r8
 8004948:	dcf1      	bgt.n	800492e <_printf_float+0x3fe>
 800494a:	4653      	mov	r3, sl
 800494c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004950:	e6de      	b.n	8004710 <_printf_float+0x1e0>
 8004952:	f04f 0800 	mov.w	r8, #0
 8004956:	f104 091a 	add.w	r9, r4, #26
 800495a:	e7f2      	b.n	8004942 <_printf_float+0x412>
 800495c:	2301      	movs	r3, #1
 800495e:	4642      	mov	r2, r8
 8004960:	e7df      	b.n	8004922 <_printf_float+0x3f2>
 8004962:	2301      	movs	r3, #1
 8004964:	464a      	mov	r2, r9
 8004966:	4631      	mov	r1, r6
 8004968:	4628      	mov	r0, r5
 800496a:	47b8      	blx	r7
 800496c:	3001      	adds	r0, #1
 800496e:	f43f ae3a 	beq.w	80045e6 <_printf_float+0xb6>
 8004972:	f108 0801 	add.w	r8, r8, #1
 8004976:	68e3      	ldr	r3, [r4, #12]
 8004978:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800497a:	1a5b      	subs	r3, r3, r1
 800497c:	4543      	cmp	r3, r8
 800497e:	dcf0      	bgt.n	8004962 <_printf_float+0x432>
 8004980:	e6fb      	b.n	800477a <_printf_float+0x24a>
 8004982:	f04f 0800 	mov.w	r8, #0
 8004986:	f104 0919 	add.w	r9, r4, #25
 800498a:	e7f4      	b.n	8004976 <_printf_float+0x446>

0800498c <_printf_common>:
 800498c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004990:	4616      	mov	r6, r2
 8004992:	4699      	mov	r9, r3
 8004994:	688a      	ldr	r2, [r1, #8]
 8004996:	690b      	ldr	r3, [r1, #16]
 8004998:	4607      	mov	r7, r0
 800499a:	4293      	cmp	r3, r2
 800499c:	bfb8      	it	lt
 800499e:	4613      	movlt	r3, r2
 80049a0:	6033      	str	r3, [r6, #0]
 80049a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049a6:	460c      	mov	r4, r1
 80049a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049ac:	b10a      	cbz	r2, 80049b2 <_printf_common+0x26>
 80049ae:	3301      	adds	r3, #1
 80049b0:	6033      	str	r3, [r6, #0]
 80049b2:	6823      	ldr	r3, [r4, #0]
 80049b4:	0699      	lsls	r1, r3, #26
 80049b6:	bf42      	ittt	mi
 80049b8:	6833      	ldrmi	r3, [r6, #0]
 80049ba:	3302      	addmi	r3, #2
 80049bc:	6033      	strmi	r3, [r6, #0]
 80049be:	6825      	ldr	r5, [r4, #0]
 80049c0:	f015 0506 	ands.w	r5, r5, #6
 80049c4:	d106      	bne.n	80049d4 <_printf_common+0x48>
 80049c6:	f104 0a19 	add.w	sl, r4, #25
 80049ca:	68e3      	ldr	r3, [r4, #12]
 80049cc:	6832      	ldr	r2, [r6, #0]
 80049ce:	1a9b      	subs	r3, r3, r2
 80049d0:	42ab      	cmp	r3, r5
 80049d2:	dc2b      	bgt.n	8004a2c <_printf_common+0xa0>
 80049d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80049d8:	1e13      	subs	r3, r2, #0
 80049da:	6822      	ldr	r2, [r4, #0]
 80049dc:	bf18      	it	ne
 80049de:	2301      	movne	r3, #1
 80049e0:	0692      	lsls	r2, r2, #26
 80049e2:	d430      	bmi.n	8004a46 <_printf_common+0xba>
 80049e4:	4649      	mov	r1, r9
 80049e6:	4638      	mov	r0, r7
 80049e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049ec:	47c0      	blx	r8
 80049ee:	3001      	adds	r0, #1
 80049f0:	d023      	beq.n	8004a3a <_printf_common+0xae>
 80049f2:	6823      	ldr	r3, [r4, #0]
 80049f4:	6922      	ldr	r2, [r4, #16]
 80049f6:	f003 0306 	and.w	r3, r3, #6
 80049fa:	2b04      	cmp	r3, #4
 80049fc:	bf14      	ite	ne
 80049fe:	2500      	movne	r5, #0
 8004a00:	6833      	ldreq	r3, [r6, #0]
 8004a02:	f04f 0600 	mov.w	r6, #0
 8004a06:	bf08      	it	eq
 8004a08:	68e5      	ldreq	r5, [r4, #12]
 8004a0a:	f104 041a 	add.w	r4, r4, #26
 8004a0e:	bf08      	it	eq
 8004a10:	1aed      	subeq	r5, r5, r3
 8004a12:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004a16:	bf08      	it	eq
 8004a18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	bfc4      	itt	gt
 8004a20:	1a9b      	subgt	r3, r3, r2
 8004a22:	18ed      	addgt	r5, r5, r3
 8004a24:	42b5      	cmp	r5, r6
 8004a26:	d11a      	bne.n	8004a5e <_printf_common+0xd2>
 8004a28:	2000      	movs	r0, #0
 8004a2a:	e008      	b.n	8004a3e <_printf_common+0xb2>
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	4652      	mov	r2, sl
 8004a30:	4649      	mov	r1, r9
 8004a32:	4638      	mov	r0, r7
 8004a34:	47c0      	blx	r8
 8004a36:	3001      	adds	r0, #1
 8004a38:	d103      	bne.n	8004a42 <_printf_common+0xb6>
 8004a3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a42:	3501      	adds	r5, #1
 8004a44:	e7c1      	b.n	80049ca <_printf_common+0x3e>
 8004a46:	2030      	movs	r0, #48	; 0x30
 8004a48:	18e1      	adds	r1, r4, r3
 8004a4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a4e:	1c5a      	adds	r2, r3, #1
 8004a50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a54:	4422      	add	r2, r4
 8004a56:	3302      	adds	r3, #2
 8004a58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a5c:	e7c2      	b.n	80049e4 <_printf_common+0x58>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	4622      	mov	r2, r4
 8004a62:	4649      	mov	r1, r9
 8004a64:	4638      	mov	r0, r7
 8004a66:	47c0      	blx	r8
 8004a68:	3001      	adds	r0, #1
 8004a6a:	d0e6      	beq.n	8004a3a <_printf_common+0xae>
 8004a6c:	3601      	adds	r6, #1
 8004a6e:	e7d9      	b.n	8004a24 <_printf_common+0x98>

08004a70 <_printf_i>:
 8004a70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a74:	7e0f      	ldrb	r7, [r1, #24]
 8004a76:	4691      	mov	r9, r2
 8004a78:	2f78      	cmp	r7, #120	; 0x78
 8004a7a:	4680      	mov	r8, r0
 8004a7c:	460c      	mov	r4, r1
 8004a7e:	469a      	mov	sl, r3
 8004a80:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004a82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004a86:	d807      	bhi.n	8004a98 <_printf_i+0x28>
 8004a88:	2f62      	cmp	r7, #98	; 0x62
 8004a8a:	d80a      	bhi.n	8004aa2 <_printf_i+0x32>
 8004a8c:	2f00      	cmp	r7, #0
 8004a8e:	f000 80d5 	beq.w	8004c3c <_printf_i+0x1cc>
 8004a92:	2f58      	cmp	r7, #88	; 0x58
 8004a94:	f000 80c1 	beq.w	8004c1a <_printf_i+0x1aa>
 8004a98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004aa0:	e03a      	b.n	8004b18 <_printf_i+0xa8>
 8004aa2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004aa6:	2b15      	cmp	r3, #21
 8004aa8:	d8f6      	bhi.n	8004a98 <_printf_i+0x28>
 8004aaa:	a101      	add	r1, pc, #4	; (adr r1, 8004ab0 <_printf_i+0x40>)
 8004aac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ab0:	08004b09 	.word	0x08004b09
 8004ab4:	08004b1d 	.word	0x08004b1d
 8004ab8:	08004a99 	.word	0x08004a99
 8004abc:	08004a99 	.word	0x08004a99
 8004ac0:	08004a99 	.word	0x08004a99
 8004ac4:	08004a99 	.word	0x08004a99
 8004ac8:	08004b1d 	.word	0x08004b1d
 8004acc:	08004a99 	.word	0x08004a99
 8004ad0:	08004a99 	.word	0x08004a99
 8004ad4:	08004a99 	.word	0x08004a99
 8004ad8:	08004a99 	.word	0x08004a99
 8004adc:	08004c23 	.word	0x08004c23
 8004ae0:	08004b49 	.word	0x08004b49
 8004ae4:	08004bdd 	.word	0x08004bdd
 8004ae8:	08004a99 	.word	0x08004a99
 8004aec:	08004a99 	.word	0x08004a99
 8004af0:	08004c45 	.word	0x08004c45
 8004af4:	08004a99 	.word	0x08004a99
 8004af8:	08004b49 	.word	0x08004b49
 8004afc:	08004a99 	.word	0x08004a99
 8004b00:	08004a99 	.word	0x08004a99
 8004b04:	08004be5 	.word	0x08004be5
 8004b08:	682b      	ldr	r3, [r5, #0]
 8004b0a:	1d1a      	adds	r2, r3, #4
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	602a      	str	r2, [r5, #0]
 8004b10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e0a0      	b.n	8004c5e <_printf_i+0x1ee>
 8004b1c:	6820      	ldr	r0, [r4, #0]
 8004b1e:	682b      	ldr	r3, [r5, #0]
 8004b20:	0607      	lsls	r7, r0, #24
 8004b22:	f103 0104 	add.w	r1, r3, #4
 8004b26:	6029      	str	r1, [r5, #0]
 8004b28:	d501      	bpl.n	8004b2e <_printf_i+0xbe>
 8004b2a:	681e      	ldr	r6, [r3, #0]
 8004b2c:	e003      	b.n	8004b36 <_printf_i+0xc6>
 8004b2e:	0646      	lsls	r6, r0, #25
 8004b30:	d5fb      	bpl.n	8004b2a <_printf_i+0xba>
 8004b32:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004b36:	2e00      	cmp	r6, #0
 8004b38:	da03      	bge.n	8004b42 <_printf_i+0xd2>
 8004b3a:	232d      	movs	r3, #45	; 0x2d
 8004b3c:	4276      	negs	r6, r6
 8004b3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b42:	230a      	movs	r3, #10
 8004b44:	4859      	ldr	r0, [pc, #356]	; (8004cac <_printf_i+0x23c>)
 8004b46:	e012      	b.n	8004b6e <_printf_i+0xfe>
 8004b48:	682b      	ldr	r3, [r5, #0]
 8004b4a:	6820      	ldr	r0, [r4, #0]
 8004b4c:	1d19      	adds	r1, r3, #4
 8004b4e:	6029      	str	r1, [r5, #0]
 8004b50:	0605      	lsls	r5, r0, #24
 8004b52:	d501      	bpl.n	8004b58 <_printf_i+0xe8>
 8004b54:	681e      	ldr	r6, [r3, #0]
 8004b56:	e002      	b.n	8004b5e <_printf_i+0xee>
 8004b58:	0641      	lsls	r1, r0, #25
 8004b5a:	d5fb      	bpl.n	8004b54 <_printf_i+0xe4>
 8004b5c:	881e      	ldrh	r6, [r3, #0]
 8004b5e:	2f6f      	cmp	r7, #111	; 0x6f
 8004b60:	bf0c      	ite	eq
 8004b62:	2308      	moveq	r3, #8
 8004b64:	230a      	movne	r3, #10
 8004b66:	4851      	ldr	r0, [pc, #324]	; (8004cac <_printf_i+0x23c>)
 8004b68:	2100      	movs	r1, #0
 8004b6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b6e:	6865      	ldr	r5, [r4, #4]
 8004b70:	2d00      	cmp	r5, #0
 8004b72:	bfa8      	it	ge
 8004b74:	6821      	ldrge	r1, [r4, #0]
 8004b76:	60a5      	str	r5, [r4, #8]
 8004b78:	bfa4      	itt	ge
 8004b7a:	f021 0104 	bicge.w	r1, r1, #4
 8004b7e:	6021      	strge	r1, [r4, #0]
 8004b80:	b90e      	cbnz	r6, 8004b86 <_printf_i+0x116>
 8004b82:	2d00      	cmp	r5, #0
 8004b84:	d04b      	beq.n	8004c1e <_printf_i+0x1ae>
 8004b86:	4615      	mov	r5, r2
 8004b88:	fbb6 f1f3 	udiv	r1, r6, r3
 8004b8c:	fb03 6711 	mls	r7, r3, r1, r6
 8004b90:	5dc7      	ldrb	r7, [r0, r7]
 8004b92:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004b96:	4637      	mov	r7, r6
 8004b98:	42bb      	cmp	r3, r7
 8004b9a:	460e      	mov	r6, r1
 8004b9c:	d9f4      	bls.n	8004b88 <_printf_i+0x118>
 8004b9e:	2b08      	cmp	r3, #8
 8004ba0:	d10b      	bne.n	8004bba <_printf_i+0x14a>
 8004ba2:	6823      	ldr	r3, [r4, #0]
 8004ba4:	07de      	lsls	r6, r3, #31
 8004ba6:	d508      	bpl.n	8004bba <_printf_i+0x14a>
 8004ba8:	6923      	ldr	r3, [r4, #16]
 8004baa:	6861      	ldr	r1, [r4, #4]
 8004bac:	4299      	cmp	r1, r3
 8004bae:	bfde      	ittt	le
 8004bb0:	2330      	movle	r3, #48	; 0x30
 8004bb2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004bb6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004bba:	1b52      	subs	r2, r2, r5
 8004bbc:	6122      	str	r2, [r4, #16]
 8004bbe:	464b      	mov	r3, r9
 8004bc0:	4621      	mov	r1, r4
 8004bc2:	4640      	mov	r0, r8
 8004bc4:	f8cd a000 	str.w	sl, [sp]
 8004bc8:	aa03      	add	r2, sp, #12
 8004bca:	f7ff fedf 	bl	800498c <_printf_common>
 8004bce:	3001      	adds	r0, #1
 8004bd0:	d14a      	bne.n	8004c68 <_printf_i+0x1f8>
 8004bd2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004bd6:	b004      	add	sp, #16
 8004bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bdc:	6823      	ldr	r3, [r4, #0]
 8004bde:	f043 0320 	orr.w	r3, r3, #32
 8004be2:	6023      	str	r3, [r4, #0]
 8004be4:	2778      	movs	r7, #120	; 0x78
 8004be6:	4832      	ldr	r0, [pc, #200]	; (8004cb0 <_printf_i+0x240>)
 8004be8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004bec:	6823      	ldr	r3, [r4, #0]
 8004bee:	6829      	ldr	r1, [r5, #0]
 8004bf0:	061f      	lsls	r7, r3, #24
 8004bf2:	f851 6b04 	ldr.w	r6, [r1], #4
 8004bf6:	d402      	bmi.n	8004bfe <_printf_i+0x18e>
 8004bf8:	065f      	lsls	r7, r3, #25
 8004bfa:	bf48      	it	mi
 8004bfc:	b2b6      	uxthmi	r6, r6
 8004bfe:	07df      	lsls	r7, r3, #31
 8004c00:	bf48      	it	mi
 8004c02:	f043 0320 	orrmi.w	r3, r3, #32
 8004c06:	6029      	str	r1, [r5, #0]
 8004c08:	bf48      	it	mi
 8004c0a:	6023      	strmi	r3, [r4, #0]
 8004c0c:	b91e      	cbnz	r6, 8004c16 <_printf_i+0x1a6>
 8004c0e:	6823      	ldr	r3, [r4, #0]
 8004c10:	f023 0320 	bic.w	r3, r3, #32
 8004c14:	6023      	str	r3, [r4, #0]
 8004c16:	2310      	movs	r3, #16
 8004c18:	e7a6      	b.n	8004b68 <_printf_i+0xf8>
 8004c1a:	4824      	ldr	r0, [pc, #144]	; (8004cac <_printf_i+0x23c>)
 8004c1c:	e7e4      	b.n	8004be8 <_printf_i+0x178>
 8004c1e:	4615      	mov	r5, r2
 8004c20:	e7bd      	b.n	8004b9e <_printf_i+0x12e>
 8004c22:	682b      	ldr	r3, [r5, #0]
 8004c24:	6826      	ldr	r6, [r4, #0]
 8004c26:	1d18      	adds	r0, r3, #4
 8004c28:	6961      	ldr	r1, [r4, #20]
 8004c2a:	6028      	str	r0, [r5, #0]
 8004c2c:	0635      	lsls	r5, r6, #24
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	d501      	bpl.n	8004c36 <_printf_i+0x1c6>
 8004c32:	6019      	str	r1, [r3, #0]
 8004c34:	e002      	b.n	8004c3c <_printf_i+0x1cc>
 8004c36:	0670      	lsls	r0, r6, #25
 8004c38:	d5fb      	bpl.n	8004c32 <_printf_i+0x1c2>
 8004c3a:	8019      	strh	r1, [r3, #0]
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	4615      	mov	r5, r2
 8004c40:	6123      	str	r3, [r4, #16]
 8004c42:	e7bc      	b.n	8004bbe <_printf_i+0x14e>
 8004c44:	682b      	ldr	r3, [r5, #0]
 8004c46:	2100      	movs	r1, #0
 8004c48:	1d1a      	adds	r2, r3, #4
 8004c4a:	602a      	str	r2, [r5, #0]
 8004c4c:	681d      	ldr	r5, [r3, #0]
 8004c4e:	6862      	ldr	r2, [r4, #4]
 8004c50:	4628      	mov	r0, r5
 8004c52:	f000 f9b4 	bl	8004fbe <memchr>
 8004c56:	b108      	cbz	r0, 8004c5c <_printf_i+0x1ec>
 8004c58:	1b40      	subs	r0, r0, r5
 8004c5a:	6060      	str	r0, [r4, #4]
 8004c5c:	6863      	ldr	r3, [r4, #4]
 8004c5e:	6123      	str	r3, [r4, #16]
 8004c60:	2300      	movs	r3, #0
 8004c62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c66:	e7aa      	b.n	8004bbe <_printf_i+0x14e>
 8004c68:	462a      	mov	r2, r5
 8004c6a:	4649      	mov	r1, r9
 8004c6c:	4640      	mov	r0, r8
 8004c6e:	6923      	ldr	r3, [r4, #16]
 8004c70:	47d0      	blx	sl
 8004c72:	3001      	adds	r0, #1
 8004c74:	d0ad      	beq.n	8004bd2 <_printf_i+0x162>
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	079b      	lsls	r3, r3, #30
 8004c7a:	d413      	bmi.n	8004ca4 <_printf_i+0x234>
 8004c7c:	68e0      	ldr	r0, [r4, #12]
 8004c7e:	9b03      	ldr	r3, [sp, #12]
 8004c80:	4298      	cmp	r0, r3
 8004c82:	bfb8      	it	lt
 8004c84:	4618      	movlt	r0, r3
 8004c86:	e7a6      	b.n	8004bd6 <_printf_i+0x166>
 8004c88:	2301      	movs	r3, #1
 8004c8a:	4632      	mov	r2, r6
 8004c8c:	4649      	mov	r1, r9
 8004c8e:	4640      	mov	r0, r8
 8004c90:	47d0      	blx	sl
 8004c92:	3001      	adds	r0, #1
 8004c94:	d09d      	beq.n	8004bd2 <_printf_i+0x162>
 8004c96:	3501      	adds	r5, #1
 8004c98:	68e3      	ldr	r3, [r4, #12]
 8004c9a:	9903      	ldr	r1, [sp, #12]
 8004c9c:	1a5b      	subs	r3, r3, r1
 8004c9e:	42ab      	cmp	r3, r5
 8004ca0:	dcf2      	bgt.n	8004c88 <_printf_i+0x218>
 8004ca2:	e7eb      	b.n	8004c7c <_printf_i+0x20c>
 8004ca4:	2500      	movs	r5, #0
 8004ca6:	f104 0619 	add.w	r6, r4, #25
 8004caa:	e7f5      	b.n	8004c98 <_printf_i+0x228>
 8004cac:	08006d9c 	.word	0x08006d9c
 8004cb0:	08006dad 	.word	0x08006dad

08004cb4 <std>:
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	b510      	push	{r4, lr}
 8004cb8:	4604      	mov	r4, r0
 8004cba:	e9c0 3300 	strd	r3, r3, [r0]
 8004cbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004cc2:	6083      	str	r3, [r0, #8]
 8004cc4:	8181      	strh	r1, [r0, #12]
 8004cc6:	6643      	str	r3, [r0, #100]	; 0x64
 8004cc8:	81c2      	strh	r2, [r0, #14]
 8004cca:	6183      	str	r3, [r0, #24]
 8004ccc:	4619      	mov	r1, r3
 8004cce:	2208      	movs	r2, #8
 8004cd0:	305c      	adds	r0, #92	; 0x5c
 8004cd2:	f000 f8f4 	bl	8004ebe <memset>
 8004cd6:	4b0d      	ldr	r3, [pc, #52]	; (8004d0c <std+0x58>)
 8004cd8:	6224      	str	r4, [r4, #32]
 8004cda:	6263      	str	r3, [r4, #36]	; 0x24
 8004cdc:	4b0c      	ldr	r3, [pc, #48]	; (8004d10 <std+0x5c>)
 8004cde:	62a3      	str	r3, [r4, #40]	; 0x28
 8004ce0:	4b0c      	ldr	r3, [pc, #48]	; (8004d14 <std+0x60>)
 8004ce2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004ce4:	4b0c      	ldr	r3, [pc, #48]	; (8004d18 <std+0x64>)
 8004ce6:	6323      	str	r3, [r4, #48]	; 0x30
 8004ce8:	4b0c      	ldr	r3, [pc, #48]	; (8004d1c <std+0x68>)
 8004cea:	429c      	cmp	r4, r3
 8004cec:	d006      	beq.n	8004cfc <std+0x48>
 8004cee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004cf2:	4294      	cmp	r4, r2
 8004cf4:	d002      	beq.n	8004cfc <std+0x48>
 8004cf6:	33d0      	adds	r3, #208	; 0xd0
 8004cf8:	429c      	cmp	r4, r3
 8004cfa:	d105      	bne.n	8004d08 <std+0x54>
 8004cfc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d04:	f000 b958 	b.w	8004fb8 <__retarget_lock_init_recursive>
 8004d08:	bd10      	pop	{r4, pc}
 8004d0a:	bf00      	nop
 8004d0c:	08004e39 	.word	0x08004e39
 8004d10:	08004e5b 	.word	0x08004e5b
 8004d14:	08004e93 	.word	0x08004e93
 8004d18:	08004eb7 	.word	0x08004eb7
 8004d1c:	2000027c 	.word	0x2000027c

08004d20 <stdio_exit_handler>:
 8004d20:	4a02      	ldr	r2, [pc, #8]	; (8004d2c <stdio_exit_handler+0xc>)
 8004d22:	4903      	ldr	r1, [pc, #12]	; (8004d30 <stdio_exit_handler+0x10>)
 8004d24:	4803      	ldr	r0, [pc, #12]	; (8004d34 <stdio_exit_handler+0x14>)
 8004d26:	f000 b869 	b.w	8004dfc <_fwalk_sglue>
 8004d2a:	bf00      	nop
 8004d2c:	2000000c 	.word	0x2000000c
 8004d30:	080066a5 	.word	0x080066a5
 8004d34:	20000018 	.word	0x20000018

08004d38 <cleanup_stdio>:
 8004d38:	6841      	ldr	r1, [r0, #4]
 8004d3a:	4b0c      	ldr	r3, [pc, #48]	; (8004d6c <cleanup_stdio+0x34>)
 8004d3c:	b510      	push	{r4, lr}
 8004d3e:	4299      	cmp	r1, r3
 8004d40:	4604      	mov	r4, r0
 8004d42:	d001      	beq.n	8004d48 <cleanup_stdio+0x10>
 8004d44:	f001 fcae 	bl	80066a4 <_fflush_r>
 8004d48:	68a1      	ldr	r1, [r4, #8]
 8004d4a:	4b09      	ldr	r3, [pc, #36]	; (8004d70 <cleanup_stdio+0x38>)
 8004d4c:	4299      	cmp	r1, r3
 8004d4e:	d002      	beq.n	8004d56 <cleanup_stdio+0x1e>
 8004d50:	4620      	mov	r0, r4
 8004d52:	f001 fca7 	bl	80066a4 <_fflush_r>
 8004d56:	68e1      	ldr	r1, [r4, #12]
 8004d58:	4b06      	ldr	r3, [pc, #24]	; (8004d74 <cleanup_stdio+0x3c>)
 8004d5a:	4299      	cmp	r1, r3
 8004d5c:	d004      	beq.n	8004d68 <cleanup_stdio+0x30>
 8004d5e:	4620      	mov	r0, r4
 8004d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d64:	f001 bc9e 	b.w	80066a4 <_fflush_r>
 8004d68:	bd10      	pop	{r4, pc}
 8004d6a:	bf00      	nop
 8004d6c:	2000027c 	.word	0x2000027c
 8004d70:	200002e4 	.word	0x200002e4
 8004d74:	2000034c 	.word	0x2000034c

08004d78 <global_stdio_init.part.0>:
 8004d78:	b510      	push	{r4, lr}
 8004d7a:	4b0b      	ldr	r3, [pc, #44]	; (8004da8 <global_stdio_init.part.0+0x30>)
 8004d7c:	4c0b      	ldr	r4, [pc, #44]	; (8004dac <global_stdio_init.part.0+0x34>)
 8004d7e:	4a0c      	ldr	r2, [pc, #48]	; (8004db0 <global_stdio_init.part.0+0x38>)
 8004d80:	4620      	mov	r0, r4
 8004d82:	601a      	str	r2, [r3, #0]
 8004d84:	2104      	movs	r1, #4
 8004d86:	2200      	movs	r2, #0
 8004d88:	f7ff ff94 	bl	8004cb4 <std>
 8004d8c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004d90:	2201      	movs	r2, #1
 8004d92:	2109      	movs	r1, #9
 8004d94:	f7ff ff8e 	bl	8004cb4 <std>
 8004d98:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004d9c:	2202      	movs	r2, #2
 8004d9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004da2:	2112      	movs	r1, #18
 8004da4:	f7ff bf86 	b.w	8004cb4 <std>
 8004da8:	200003b4 	.word	0x200003b4
 8004dac:	2000027c 	.word	0x2000027c
 8004db0:	08004d21 	.word	0x08004d21

08004db4 <__sfp_lock_acquire>:
 8004db4:	4801      	ldr	r0, [pc, #4]	; (8004dbc <__sfp_lock_acquire+0x8>)
 8004db6:	f000 b900 	b.w	8004fba <__retarget_lock_acquire_recursive>
 8004dba:	bf00      	nop
 8004dbc:	200003bd 	.word	0x200003bd

08004dc0 <__sfp_lock_release>:
 8004dc0:	4801      	ldr	r0, [pc, #4]	; (8004dc8 <__sfp_lock_release+0x8>)
 8004dc2:	f000 b8fb 	b.w	8004fbc <__retarget_lock_release_recursive>
 8004dc6:	bf00      	nop
 8004dc8:	200003bd 	.word	0x200003bd

08004dcc <__sinit>:
 8004dcc:	b510      	push	{r4, lr}
 8004dce:	4604      	mov	r4, r0
 8004dd0:	f7ff fff0 	bl	8004db4 <__sfp_lock_acquire>
 8004dd4:	6a23      	ldr	r3, [r4, #32]
 8004dd6:	b11b      	cbz	r3, 8004de0 <__sinit+0x14>
 8004dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ddc:	f7ff bff0 	b.w	8004dc0 <__sfp_lock_release>
 8004de0:	4b04      	ldr	r3, [pc, #16]	; (8004df4 <__sinit+0x28>)
 8004de2:	6223      	str	r3, [r4, #32]
 8004de4:	4b04      	ldr	r3, [pc, #16]	; (8004df8 <__sinit+0x2c>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1f5      	bne.n	8004dd8 <__sinit+0xc>
 8004dec:	f7ff ffc4 	bl	8004d78 <global_stdio_init.part.0>
 8004df0:	e7f2      	b.n	8004dd8 <__sinit+0xc>
 8004df2:	bf00      	nop
 8004df4:	08004d39 	.word	0x08004d39
 8004df8:	200003b4 	.word	0x200003b4

08004dfc <_fwalk_sglue>:
 8004dfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e00:	4607      	mov	r7, r0
 8004e02:	4688      	mov	r8, r1
 8004e04:	4614      	mov	r4, r2
 8004e06:	2600      	movs	r6, #0
 8004e08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e0c:	f1b9 0901 	subs.w	r9, r9, #1
 8004e10:	d505      	bpl.n	8004e1e <_fwalk_sglue+0x22>
 8004e12:	6824      	ldr	r4, [r4, #0]
 8004e14:	2c00      	cmp	r4, #0
 8004e16:	d1f7      	bne.n	8004e08 <_fwalk_sglue+0xc>
 8004e18:	4630      	mov	r0, r6
 8004e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e1e:	89ab      	ldrh	r3, [r5, #12]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d907      	bls.n	8004e34 <_fwalk_sglue+0x38>
 8004e24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e28:	3301      	adds	r3, #1
 8004e2a:	d003      	beq.n	8004e34 <_fwalk_sglue+0x38>
 8004e2c:	4629      	mov	r1, r5
 8004e2e:	4638      	mov	r0, r7
 8004e30:	47c0      	blx	r8
 8004e32:	4306      	orrs	r6, r0
 8004e34:	3568      	adds	r5, #104	; 0x68
 8004e36:	e7e9      	b.n	8004e0c <_fwalk_sglue+0x10>

08004e38 <__sread>:
 8004e38:	b510      	push	{r4, lr}
 8004e3a:	460c      	mov	r4, r1
 8004e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e40:	f000 f86c 	bl	8004f1c <_read_r>
 8004e44:	2800      	cmp	r0, #0
 8004e46:	bfab      	itete	ge
 8004e48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004e4a:	89a3      	ldrhlt	r3, [r4, #12]
 8004e4c:	181b      	addge	r3, r3, r0
 8004e4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004e52:	bfac      	ite	ge
 8004e54:	6563      	strge	r3, [r4, #84]	; 0x54
 8004e56:	81a3      	strhlt	r3, [r4, #12]
 8004e58:	bd10      	pop	{r4, pc}

08004e5a <__swrite>:
 8004e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e5e:	461f      	mov	r7, r3
 8004e60:	898b      	ldrh	r3, [r1, #12]
 8004e62:	4605      	mov	r5, r0
 8004e64:	05db      	lsls	r3, r3, #23
 8004e66:	460c      	mov	r4, r1
 8004e68:	4616      	mov	r6, r2
 8004e6a:	d505      	bpl.n	8004e78 <__swrite+0x1e>
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e74:	f000 f840 	bl	8004ef8 <_lseek_r>
 8004e78:	89a3      	ldrh	r3, [r4, #12]
 8004e7a:	4632      	mov	r2, r6
 8004e7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e80:	81a3      	strh	r3, [r4, #12]
 8004e82:	4628      	mov	r0, r5
 8004e84:	463b      	mov	r3, r7
 8004e86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e8e:	f000 b857 	b.w	8004f40 <_write_r>

08004e92 <__sseek>:
 8004e92:	b510      	push	{r4, lr}
 8004e94:	460c      	mov	r4, r1
 8004e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e9a:	f000 f82d 	bl	8004ef8 <_lseek_r>
 8004e9e:	1c43      	adds	r3, r0, #1
 8004ea0:	89a3      	ldrh	r3, [r4, #12]
 8004ea2:	bf15      	itete	ne
 8004ea4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004ea6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004eaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004eae:	81a3      	strheq	r3, [r4, #12]
 8004eb0:	bf18      	it	ne
 8004eb2:	81a3      	strhne	r3, [r4, #12]
 8004eb4:	bd10      	pop	{r4, pc}

08004eb6 <__sclose>:
 8004eb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eba:	f000 b80d 	b.w	8004ed8 <_close_r>

08004ebe <memset>:
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	4402      	add	r2, r0
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d100      	bne.n	8004ec8 <memset+0xa>
 8004ec6:	4770      	bx	lr
 8004ec8:	f803 1b01 	strb.w	r1, [r3], #1
 8004ecc:	e7f9      	b.n	8004ec2 <memset+0x4>
	...

08004ed0 <_localeconv_r>:
 8004ed0:	4800      	ldr	r0, [pc, #0]	; (8004ed4 <_localeconv_r+0x4>)
 8004ed2:	4770      	bx	lr
 8004ed4:	20000158 	.word	0x20000158

08004ed8 <_close_r>:
 8004ed8:	b538      	push	{r3, r4, r5, lr}
 8004eda:	2300      	movs	r3, #0
 8004edc:	4d05      	ldr	r5, [pc, #20]	; (8004ef4 <_close_r+0x1c>)
 8004ede:	4604      	mov	r4, r0
 8004ee0:	4608      	mov	r0, r1
 8004ee2:	602b      	str	r3, [r5, #0]
 8004ee4:	f7fc f872 	bl	8000fcc <_close>
 8004ee8:	1c43      	adds	r3, r0, #1
 8004eea:	d102      	bne.n	8004ef2 <_close_r+0x1a>
 8004eec:	682b      	ldr	r3, [r5, #0]
 8004eee:	b103      	cbz	r3, 8004ef2 <_close_r+0x1a>
 8004ef0:	6023      	str	r3, [r4, #0]
 8004ef2:	bd38      	pop	{r3, r4, r5, pc}
 8004ef4:	200003b8 	.word	0x200003b8

08004ef8 <_lseek_r>:
 8004ef8:	b538      	push	{r3, r4, r5, lr}
 8004efa:	4604      	mov	r4, r0
 8004efc:	4608      	mov	r0, r1
 8004efe:	4611      	mov	r1, r2
 8004f00:	2200      	movs	r2, #0
 8004f02:	4d05      	ldr	r5, [pc, #20]	; (8004f18 <_lseek_r+0x20>)
 8004f04:	602a      	str	r2, [r5, #0]
 8004f06:	461a      	mov	r2, r3
 8004f08:	f7fc f884 	bl	8001014 <_lseek>
 8004f0c:	1c43      	adds	r3, r0, #1
 8004f0e:	d102      	bne.n	8004f16 <_lseek_r+0x1e>
 8004f10:	682b      	ldr	r3, [r5, #0]
 8004f12:	b103      	cbz	r3, 8004f16 <_lseek_r+0x1e>
 8004f14:	6023      	str	r3, [r4, #0]
 8004f16:	bd38      	pop	{r3, r4, r5, pc}
 8004f18:	200003b8 	.word	0x200003b8

08004f1c <_read_r>:
 8004f1c:	b538      	push	{r3, r4, r5, lr}
 8004f1e:	4604      	mov	r4, r0
 8004f20:	4608      	mov	r0, r1
 8004f22:	4611      	mov	r1, r2
 8004f24:	2200      	movs	r2, #0
 8004f26:	4d05      	ldr	r5, [pc, #20]	; (8004f3c <_read_r+0x20>)
 8004f28:	602a      	str	r2, [r5, #0]
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	f7fc f815 	bl	8000f5a <_read>
 8004f30:	1c43      	adds	r3, r0, #1
 8004f32:	d102      	bne.n	8004f3a <_read_r+0x1e>
 8004f34:	682b      	ldr	r3, [r5, #0]
 8004f36:	b103      	cbz	r3, 8004f3a <_read_r+0x1e>
 8004f38:	6023      	str	r3, [r4, #0]
 8004f3a:	bd38      	pop	{r3, r4, r5, pc}
 8004f3c:	200003b8 	.word	0x200003b8

08004f40 <_write_r>:
 8004f40:	b538      	push	{r3, r4, r5, lr}
 8004f42:	4604      	mov	r4, r0
 8004f44:	4608      	mov	r0, r1
 8004f46:	4611      	mov	r1, r2
 8004f48:	2200      	movs	r2, #0
 8004f4a:	4d05      	ldr	r5, [pc, #20]	; (8004f60 <_write_r+0x20>)
 8004f4c:	602a      	str	r2, [r5, #0]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	f7fc f820 	bl	8000f94 <_write>
 8004f54:	1c43      	adds	r3, r0, #1
 8004f56:	d102      	bne.n	8004f5e <_write_r+0x1e>
 8004f58:	682b      	ldr	r3, [r5, #0]
 8004f5a:	b103      	cbz	r3, 8004f5e <_write_r+0x1e>
 8004f5c:	6023      	str	r3, [r4, #0]
 8004f5e:	bd38      	pop	{r3, r4, r5, pc}
 8004f60:	200003b8 	.word	0x200003b8

08004f64 <__errno>:
 8004f64:	4b01      	ldr	r3, [pc, #4]	; (8004f6c <__errno+0x8>)
 8004f66:	6818      	ldr	r0, [r3, #0]
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop
 8004f6c:	20000064 	.word	0x20000064

08004f70 <__libc_init_array>:
 8004f70:	b570      	push	{r4, r5, r6, lr}
 8004f72:	2600      	movs	r6, #0
 8004f74:	4d0c      	ldr	r5, [pc, #48]	; (8004fa8 <__libc_init_array+0x38>)
 8004f76:	4c0d      	ldr	r4, [pc, #52]	; (8004fac <__libc_init_array+0x3c>)
 8004f78:	1b64      	subs	r4, r4, r5
 8004f7a:	10a4      	asrs	r4, r4, #2
 8004f7c:	42a6      	cmp	r6, r4
 8004f7e:	d109      	bne.n	8004f94 <__libc_init_array+0x24>
 8004f80:	f001 fee0 	bl	8006d44 <_init>
 8004f84:	2600      	movs	r6, #0
 8004f86:	4d0a      	ldr	r5, [pc, #40]	; (8004fb0 <__libc_init_array+0x40>)
 8004f88:	4c0a      	ldr	r4, [pc, #40]	; (8004fb4 <__libc_init_array+0x44>)
 8004f8a:	1b64      	subs	r4, r4, r5
 8004f8c:	10a4      	asrs	r4, r4, #2
 8004f8e:	42a6      	cmp	r6, r4
 8004f90:	d105      	bne.n	8004f9e <__libc_init_array+0x2e>
 8004f92:	bd70      	pop	{r4, r5, r6, pc}
 8004f94:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f98:	4798      	blx	r3
 8004f9a:	3601      	adds	r6, #1
 8004f9c:	e7ee      	b.n	8004f7c <__libc_init_array+0xc>
 8004f9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fa2:	4798      	blx	r3
 8004fa4:	3601      	adds	r6, #1
 8004fa6:	e7f2      	b.n	8004f8e <__libc_init_array+0x1e>
 8004fa8:	080070fc 	.word	0x080070fc
 8004fac:	080070fc 	.word	0x080070fc
 8004fb0:	080070fc 	.word	0x080070fc
 8004fb4:	08007100 	.word	0x08007100

08004fb8 <__retarget_lock_init_recursive>:
 8004fb8:	4770      	bx	lr

08004fba <__retarget_lock_acquire_recursive>:
 8004fba:	4770      	bx	lr

08004fbc <__retarget_lock_release_recursive>:
 8004fbc:	4770      	bx	lr

08004fbe <memchr>:
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	b510      	push	{r4, lr}
 8004fc2:	b2c9      	uxtb	r1, r1
 8004fc4:	4402      	add	r2, r0
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	4618      	mov	r0, r3
 8004fca:	d101      	bne.n	8004fd0 <memchr+0x12>
 8004fcc:	2000      	movs	r0, #0
 8004fce:	e003      	b.n	8004fd8 <memchr+0x1a>
 8004fd0:	7804      	ldrb	r4, [r0, #0]
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	428c      	cmp	r4, r1
 8004fd6:	d1f6      	bne.n	8004fc6 <memchr+0x8>
 8004fd8:	bd10      	pop	{r4, pc}

08004fda <quorem>:
 8004fda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fde:	6903      	ldr	r3, [r0, #16]
 8004fe0:	690c      	ldr	r4, [r1, #16]
 8004fe2:	4607      	mov	r7, r0
 8004fe4:	42a3      	cmp	r3, r4
 8004fe6:	db7f      	blt.n	80050e8 <quorem+0x10e>
 8004fe8:	3c01      	subs	r4, #1
 8004fea:	f100 0514 	add.w	r5, r0, #20
 8004fee:	f101 0814 	add.w	r8, r1, #20
 8004ff2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ff6:	9301      	str	r3, [sp, #4]
 8004ff8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ffc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005000:	3301      	adds	r3, #1
 8005002:	429a      	cmp	r2, r3
 8005004:	fbb2 f6f3 	udiv	r6, r2, r3
 8005008:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800500c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005010:	d331      	bcc.n	8005076 <quorem+0x9c>
 8005012:	f04f 0e00 	mov.w	lr, #0
 8005016:	4640      	mov	r0, r8
 8005018:	46ac      	mov	ip, r5
 800501a:	46f2      	mov	sl, lr
 800501c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005020:	b293      	uxth	r3, r2
 8005022:	fb06 e303 	mla	r3, r6, r3, lr
 8005026:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800502a:	0c1a      	lsrs	r2, r3, #16
 800502c:	b29b      	uxth	r3, r3
 800502e:	fb06 220e 	mla	r2, r6, lr, r2
 8005032:	ebaa 0303 	sub.w	r3, sl, r3
 8005036:	f8dc a000 	ldr.w	sl, [ip]
 800503a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800503e:	fa1f fa8a 	uxth.w	sl, sl
 8005042:	4453      	add	r3, sl
 8005044:	f8dc a000 	ldr.w	sl, [ip]
 8005048:	b292      	uxth	r2, r2
 800504a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800504e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005052:	b29b      	uxth	r3, r3
 8005054:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005058:	4581      	cmp	r9, r0
 800505a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800505e:	f84c 3b04 	str.w	r3, [ip], #4
 8005062:	d2db      	bcs.n	800501c <quorem+0x42>
 8005064:	f855 300b 	ldr.w	r3, [r5, fp]
 8005068:	b92b      	cbnz	r3, 8005076 <quorem+0x9c>
 800506a:	9b01      	ldr	r3, [sp, #4]
 800506c:	3b04      	subs	r3, #4
 800506e:	429d      	cmp	r5, r3
 8005070:	461a      	mov	r2, r3
 8005072:	d32d      	bcc.n	80050d0 <quorem+0xf6>
 8005074:	613c      	str	r4, [r7, #16]
 8005076:	4638      	mov	r0, r7
 8005078:	f001 f994 	bl	80063a4 <__mcmp>
 800507c:	2800      	cmp	r0, #0
 800507e:	db23      	blt.n	80050c8 <quorem+0xee>
 8005080:	4629      	mov	r1, r5
 8005082:	2000      	movs	r0, #0
 8005084:	3601      	adds	r6, #1
 8005086:	f858 2b04 	ldr.w	r2, [r8], #4
 800508a:	f8d1 c000 	ldr.w	ip, [r1]
 800508e:	b293      	uxth	r3, r2
 8005090:	1ac3      	subs	r3, r0, r3
 8005092:	0c12      	lsrs	r2, r2, #16
 8005094:	fa1f f08c 	uxth.w	r0, ip
 8005098:	4403      	add	r3, r0
 800509a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800509e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050a8:	45c1      	cmp	r9, r8
 80050aa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80050ae:	f841 3b04 	str.w	r3, [r1], #4
 80050b2:	d2e8      	bcs.n	8005086 <quorem+0xac>
 80050b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80050b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050bc:	b922      	cbnz	r2, 80050c8 <quorem+0xee>
 80050be:	3b04      	subs	r3, #4
 80050c0:	429d      	cmp	r5, r3
 80050c2:	461a      	mov	r2, r3
 80050c4:	d30a      	bcc.n	80050dc <quorem+0x102>
 80050c6:	613c      	str	r4, [r7, #16]
 80050c8:	4630      	mov	r0, r6
 80050ca:	b003      	add	sp, #12
 80050cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d0:	6812      	ldr	r2, [r2, #0]
 80050d2:	3b04      	subs	r3, #4
 80050d4:	2a00      	cmp	r2, #0
 80050d6:	d1cd      	bne.n	8005074 <quorem+0x9a>
 80050d8:	3c01      	subs	r4, #1
 80050da:	e7c8      	b.n	800506e <quorem+0x94>
 80050dc:	6812      	ldr	r2, [r2, #0]
 80050de:	3b04      	subs	r3, #4
 80050e0:	2a00      	cmp	r2, #0
 80050e2:	d1f0      	bne.n	80050c6 <quorem+0xec>
 80050e4:	3c01      	subs	r4, #1
 80050e6:	e7eb      	b.n	80050c0 <quorem+0xe6>
 80050e8:	2000      	movs	r0, #0
 80050ea:	e7ee      	b.n	80050ca <quorem+0xf0>
 80050ec:	0000      	movs	r0, r0
	...

080050f0 <_dtoa_r>:
 80050f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050f4:	4616      	mov	r6, r2
 80050f6:	461f      	mov	r7, r3
 80050f8:	69c4      	ldr	r4, [r0, #28]
 80050fa:	b099      	sub	sp, #100	; 0x64
 80050fc:	4605      	mov	r5, r0
 80050fe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005102:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005106:	b974      	cbnz	r4, 8005126 <_dtoa_r+0x36>
 8005108:	2010      	movs	r0, #16
 800510a:	f000 fe1d 	bl	8005d48 <malloc>
 800510e:	4602      	mov	r2, r0
 8005110:	61e8      	str	r0, [r5, #28]
 8005112:	b920      	cbnz	r0, 800511e <_dtoa_r+0x2e>
 8005114:	21ef      	movs	r1, #239	; 0xef
 8005116:	4bac      	ldr	r3, [pc, #688]	; (80053c8 <_dtoa_r+0x2d8>)
 8005118:	48ac      	ldr	r0, [pc, #688]	; (80053cc <_dtoa_r+0x2dc>)
 800511a:	f001 fb09 	bl	8006730 <__assert_func>
 800511e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005122:	6004      	str	r4, [r0, #0]
 8005124:	60c4      	str	r4, [r0, #12]
 8005126:	69eb      	ldr	r3, [r5, #28]
 8005128:	6819      	ldr	r1, [r3, #0]
 800512a:	b151      	cbz	r1, 8005142 <_dtoa_r+0x52>
 800512c:	685a      	ldr	r2, [r3, #4]
 800512e:	2301      	movs	r3, #1
 8005130:	4093      	lsls	r3, r2
 8005132:	604a      	str	r2, [r1, #4]
 8005134:	608b      	str	r3, [r1, #8]
 8005136:	4628      	mov	r0, r5
 8005138:	f000 fefa 	bl	8005f30 <_Bfree>
 800513c:	2200      	movs	r2, #0
 800513e:	69eb      	ldr	r3, [r5, #28]
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	1e3b      	subs	r3, r7, #0
 8005144:	bfaf      	iteee	ge
 8005146:	2300      	movge	r3, #0
 8005148:	2201      	movlt	r2, #1
 800514a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800514e:	9305      	strlt	r3, [sp, #20]
 8005150:	bfa8      	it	ge
 8005152:	f8c8 3000 	strge.w	r3, [r8]
 8005156:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800515a:	4b9d      	ldr	r3, [pc, #628]	; (80053d0 <_dtoa_r+0x2e0>)
 800515c:	bfb8      	it	lt
 800515e:	f8c8 2000 	strlt.w	r2, [r8]
 8005162:	ea33 0309 	bics.w	r3, r3, r9
 8005166:	d119      	bne.n	800519c <_dtoa_r+0xac>
 8005168:	f242 730f 	movw	r3, #9999	; 0x270f
 800516c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800516e:	6013      	str	r3, [r2, #0]
 8005170:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005174:	4333      	orrs	r3, r6
 8005176:	f000 8589 	beq.w	8005c8c <_dtoa_r+0xb9c>
 800517a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800517c:	b953      	cbnz	r3, 8005194 <_dtoa_r+0xa4>
 800517e:	4b95      	ldr	r3, [pc, #596]	; (80053d4 <_dtoa_r+0x2e4>)
 8005180:	e023      	b.n	80051ca <_dtoa_r+0xda>
 8005182:	4b95      	ldr	r3, [pc, #596]	; (80053d8 <_dtoa_r+0x2e8>)
 8005184:	9303      	str	r3, [sp, #12]
 8005186:	3308      	adds	r3, #8
 8005188:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800518a:	6013      	str	r3, [r2, #0]
 800518c:	9803      	ldr	r0, [sp, #12]
 800518e:	b019      	add	sp, #100	; 0x64
 8005190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005194:	4b8f      	ldr	r3, [pc, #572]	; (80053d4 <_dtoa_r+0x2e4>)
 8005196:	9303      	str	r3, [sp, #12]
 8005198:	3303      	adds	r3, #3
 800519a:	e7f5      	b.n	8005188 <_dtoa_r+0x98>
 800519c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80051a0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80051a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80051a8:	2200      	movs	r2, #0
 80051aa:	2300      	movs	r3, #0
 80051ac:	f7fb fbfc 	bl	80009a8 <__aeabi_dcmpeq>
 80051b0:	4680      	mov	r8, r0
 80051b2:	b160      	cbz	r0, 80051ce <_dtoa_r+0xde>
 80051b4:	2301      	movs	r3, #1
 80051b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80051b8:	6013      	str	r3, [r2, #0]
 80051ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f000 8562 	beq.w	8005c86 <_dtoa_r+0xb96>
 80051c2:	4b86      	ldr	r3, [pc, #536]	; (80053dc <_dtoa_r+0x2ec>)
 80051c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80051c6:	6013      	str	r3, [r2, #0]
 80051c8:	3b01      	subs	r3, #1
 80051ca:	9303      	str	r3, [sp, #12]
 80051cc:	e7de      	b.n	800518c <_dtoa_r+0x9c>
 80051ce:	ab16      	add	r3, sp, #88	; 0x58
 80051d0:	9301      	str	r3, [sp, #4]
 80051d2:	ab17      	add	r3, sp, #92	; 0x5c
 80051d4:	9300      	str	r3, [sp, #0]
 80051d6:	4628      	mov	r0, r5
 80051d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80051dc:	f001 f98a 	bl	80064f4 <__d2b>
 80051e0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80051e4:	4682      	mov	sl, r0
 80051e6:	2c00      	cmp	r4, #0
 80051e8:	d07e      	beq.n	80052e8 <_dtoa_r+0x1f8>
 80051ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80051ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051f0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80051f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051f8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80051fc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005200:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005204:	4619      	mov	r1, r3
 8005206:	2200      	movs	r2, #0
 8005208:	4b75      	ldr	r3, [pc, #468]	; (80053e0 <_dtoa_r+0x2f0>)
 800520a:	f7fa ffad 	bl	8000168 <__aeabi_dsub>
 800520e:	a368      	add	r3, pc, #416	; (adr r3, 80053b0 <_dtoa_r+0x2c0>)
 8005210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005214:	f7fb f960 	bl	80004d8 <__aeabi_dmul>
 8005218:	a367      	add	r3, pc, #412	; (adr r3, 80053b8 <_dtoa_r+0x2c8>)
 800521a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521e:	f7fa ffa5 	bl	800016c <__adddf3>
 8005222:	4606      	mov	r6, r0
 8005224:	4620      	mov	r0, r4
 8005226:	460f      	mov	r7, r1
 8005228:	f7fb f8ec 	bl	8000404 <__aeabi_i2d>
 800522c:	a364      	add	r3, pc, #400	; (adr r3, 80053c0 <_dtoa_r+0x2d0>)
 800522e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005232:	f7fb f951 	bl	80004d8 <__aeabi_dmul>
 8005236:	4602      	mov	r2, r0
 8005238:	460b      	mov	r3, r1
 800523a:	4630      	mov	r0, r6
 800523c:	4639      	mov	r1, r7
 800523e:	f7fa ff95 	bl	800016c <__adddf3>
 8005242:	4606      	mov	r6, r0
 8005244:	460f      	mov	r7, r1
 8005246:	f7fb fbf7 	bl	8000a38 <__aeabi_d2iz>
 800524a:	2200      	movs	r2, #0
 800524c:	4683      	mov	fp, r0
 800524e:	2300      	movs	r3, #0
 8005250:	4630      	mov	r0, r6
 8005252:	4639      	mov	r1, r7
 8005254:	f7fb fbb2 	bl	80009bc <__aeabi_dcmplt>
 8005258:	b148      	cbz	r0, 800526e <_dtoa_r+0x17e>
 800525a:	4658      	mov	r0, fp
 800525c:	f7fb f8d2 	bl	8000404 <__aeabi_i2d>
 8005260:	4632      	mov	r2, r6
 8005262:	463b      	mov	r3, r7
 8005264:	f7fb fba0 	bl	80009a8 <__aeabi_dcmpeq>
 8005268:	b908      	cbnz	r0, 800526e <_dtoa_r+0x17e>
 800526a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800526e:	f1bb 0f16 	cmp.w	fp, #22
 8005272:	d857      	bhi.n	8005324 <_dtoa_r+0x234>
 8005274:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005278:	4b5a      	ldr	r3, [pc, #360]	; (80053e4 <_dtoa_r+0x2f4>)
 800527a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800527e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005282:	f7fb fb9b 	bl	80009bc <__aeabi_dcmplt>
 8005286:	2800      	cmp	r0, #0
 8005288:	d04e      	beq.n	8005328 <_dtoa_r+0x238>
 800528a:	2300      	movs	r3, #0
 800528c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005290:	930f      	str	r3, [sp, #60]	; 0x3c
 8005292:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005294:	1b1b      	subs	r3, r3, r4
 8005296:	1e5a      	subs	r2, r3, #1
 8005298:	bf46      	itte	mi
 800529a:	f1c3 0901 	rsbmi	r9, r3, #1
 800529e:	2300      	movmi	r3, #0
 80052a0:	f04f 0900 	movpl.w	r9, #0
 80052a4:	9209      	str	r2, [sp, #36]	; 0x24
 80052a6:	bf48      	it	mi
 80052a8:	9309      	strmi	r3, [sp, #36]	; 0x24
 80052aa:	f1bb 0f00 	cmp.w	fp, #0
 80052ae:	db3d      	blt.n	800532c <_dtoa_r+0x23c>
 80052b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052b2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80052b6:	445b      	add	r3, fp
 80052b8:	9309      	str	r3, [sp, #36]	; 0x24
 80052ba:	2300      	movs	r3, #0
 80052bc:	930a      	str	r3, [sp, #40]	; 0x28
 80052be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052c0:	2b09      	cmp	r3, #9
 80052c2:	d867      	bhi.n	8005394 <_dtoa_r+0x2a4>
 80052c4:	2b05      	cmp	r3, #5
 80052c6:	bfc4      	itt	gt
 80052c8:	3b04      	subgt	r3, #4
 80052ca:	9322      	strgt	r3, [sp, #136]	; 0x88
 80052cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052ce:	bfc8      	it	gt
 80052d0:	2400      	movgt	r4, #0
 80052d2:	f1a3 0302 	sub.w	r3, r3, #2
 80052d6:	bfd8      	it	le
 80052d8:	2401      	movle	r4, #1
 80052da:	2b03      	cmp	r3, #3
 80052dc:	f200 8086 	bhi.w	80053ec <_dtoa_r+0x2fc>
 80052e0:	e8df f003 	tbb	[pc, r3]
 80052e4:	5637392c 	.word	0x5637392c
 80052e8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80052ec:	441c      	add	r4, r3
 80052ee:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	bfc1      	itttt	gt
 80052f6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80052fa:	fa09 f903 	lslgt.w	r9, r9, r3
 80052fe:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8005302:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005306:	bfd6      	itet	le
 8005308:	f1c3 0320 	rsble	r3, r3, #32
 800530c:	ea49 0003 	orrgt.w	r0, r9, r3
 8005310:	fa06 f003 	lslle.w	r0, r6, r3
 8005314:	f7fb f866 	bl	80003e4 <__aeabi_ui2d>
 8005318:	2201      	movs	r2, #1
 800531a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800531e:	3c01      	subs	r4, #1
 8005320:	9213      	str	r2, [sp, #76]	; 0x4c
 8005322:	e76f      	b.n	8005204 <_dtoa_r+0x114>
 8005324:	2301      	movs	r3, #1
 8005326:	e7b3      	b.n	8005290 <_dtoa_r+0x1a0>
 8005328:	900f      	str	r0, [sp, #60]	; 0x3c
 800532a:	e7b2      	b.n	8005292 <_dtoa_r+0x1a2>
 800532c:	f1cb 0300 	rsb	r3, fp, #0
 8005330:	930a      	str	r3, [sp, #40]	; 0x28
 8005332:	2300      	movs	r3, #0
 8005334:	eba9 090b 	sub.w	r9, r9, fp
 8005338:	930e      	str	r3, [sp, #56]	; 0x38
 800533a:	e7c0      	b.n	80052be <_dtoa_r+0x1ce>
 800533c:	2300      	movs	r3, #0
 800533e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005340:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005342:	2b00      	cmp	r3, #0
 8005344:	dc55      	bgt.n	80053f2 <_dtoa_r+0x302>
 8005346:	2301      	movs	r3, #1
 8005348:	461a      	mov	r2, r3
 800534a:	9306      	str	r3, [sp, #24]
 800534c:	9308      	str	r3, [sp, #32]
 800534e:	9223      	str	r2, [sp, #140]	; 0x8c
 8005350:	e00b      	b.n	800536a <_dtoa_r+0x27a>
 8005352:	2301      	movs	r3, #1
 8005354:	e7f3      	b.n	800533e <_dtoa_r+0x24e>
 8005356:	2300      	movs	r3, #0
 8005358:	930b      	str	r3, [sp, #44]	; 0x2c
 800535a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800535c:	445b      	add	r3, fp
 800535e:	9306      	str	r3, [sp, #24]
 8005360:	3301      	adds	r3, #1
 8005362:	2b01      	cmp	r3, #1
 8005364:	9308      	str	r3, [sp, #32]
 8005366:	bfb8      	it	lt
 8005368:	2301      	movlt	r3, #1
 800536a:	2100      	movs	r1, #0
 800536c:	2204      	movs	r2, #4
 800536e:	69e8      	ldr	r0, [r5, #28]
 8005370:	f102 0614 	add.w	r6, r2, #20
 8005374:	429e      	cmp	r6, r3
 8005376:	d940      	bls.n	80053fa <_dtoa_r+0x30a>
 8005378:	6041      	str	r1, [r0, #4]
 800537a:	4628      	mov	r0, r5
 800537c:	f000 fd98 	bl	8005eb0 <_Balloc>
 8005380:	9003      	str	r0, [sp, #12]
 8005382:	2800      	cmp	r0, #0
 8005384:	d13c      	bne.n	8005400 <_dtoa_r+0x310>
 8005386:	4602      	mov	r2, r0
 8005388:	f240 11af 	movw	r1, #431	; 0x1af
 800538c:	4b16      	ldr	r3, [pc, #88]	; (80053e8 <_dtoa_r+0x2f8>)
 800538e:	e6c3      	b.n	8005118 <_dtoa_r+0x28>
 8005390:	2301      	movs	r3, #1
 8005392:	e7e1      	b.n	8005358 <_dtoa_r+0x268>
 8005394:	2401      	movs	r4, #1
 8005396:	2300      	movs	r3, #0
 8005398:	940b      	str	r4, [sp, #44]	; 0x2c
 800539a:	9322      	str	r3, [sp, #136]	; 0x88
 800539c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053a0:	2200      	movs	r2, #0
 80053a2:	9306      	str	r3, [sp, #24]
 80053a4:	9308      	str	r3, [sp, #32]
 80053a6:	2312      	movs	r3, #18
 80053a8:	e7d1      	b.n	800534e <_dtoa_r+0x25e>
 80053aa:	bf00      	nop
 80053ac:	f3af 8000 	nop.w
 80053b0:	636f4361 	.word	0x636f4361
 80053b4:	3fd287a7 	.word	0x3fd287a7
 80053b8:	8b60c8b3 	.word	0x8b60c8b3
 80053bc:	3fc68a28 	.word	0x3fc68a28
 80053c0:	509f79fb 	.word	0x509f79fb
 80053c4:	3fd34413 	.word	0x3fd34413
 80053c8:	08006dcb 	.word	0x08006dcb
 80053cc:	08006de2 	.word	0x08006de2
 80053d0:	7ff00000 	.word	0x7ff00000
 80053d4:	08006dc7 	.word	0x08006dc7
 80053d8:	08006dbe 	.word	0x08006dbe
 80053dc:	08006d9b 	.word	0x08006d9b
 80053e0:	3ff80000 	.word	0x3ff80000
 80053e4:	08006ed0 	.word	0x08006ed0
 80053e8:	08006e3a 	.word	0x08006e3a
 80053ec:	2301      	movs	r3, #1
 80053ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80053f0:	e7d4      	b.n	800539c <_dtoa_r+0x2ac>
 80053f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80053f4:	9306      	str	r3, [sp, #24]
 80053f6:	9308      	str	r3, [sp, #32]
 80053f8:	e7b7      	b.n	800536a <_dtoa_r+0x27a>
 80053fa:	3101      	adds	r1, #1
 80053fc:	0052      	lsls	r2, r2, #1
 80053fe:	e7b7      	b.n	8005370 <_dtoa_r+0x280>
 8005400:	69eb      	ldr	r3, [r5, #28]
 8005402:	9a03      	ldr	r2, [sp, #12]
 8005404:	601a      	str	r2, [r3, #0]
 8005406:	9b08      	ldr	r3, [sp, #32]
 8005408:	2b0e      	cmp	r3, #14
 800540a:	f200 80a8 	bhi.w	800555e <_dtoa_r+0x46e>
 800540e:	2c00      	cmp	r4, #0
 8005410:	f000 80a5 	beq.w	800555e <_dtoa_r+0x46e>
 8005414:	f1bb 0f00 	cmp.w	fp, #0
 8005418:	dd34      	ble.n	8005484 <_dtoa_r+0x394>
 800541a:	4b9a      	ldr	r3, [pc, #616]	; (8005684 <_dtoa_r+0x594>)
 800541c:	f00b 020f 	and.w	r2, fp, #15
 8005420:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005424:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005428:	e9d3 3400 	ldrd	r3, r4, [r3]
 800542c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005430:	ea4f 142b 	mov.w	r4, fp, asr #4
 8005434:	d016      	beq.n	8005464 <_dtoa_r+0x374>
 8005436:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800543a:	4b93      	ldr	r3, [pc, #588]	; (8005688 <_dtoa_r+0x598>)
 800543c:	2703      	movs	r7, #3
 800543e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005442:	f7fb f973 	bl	800072c <__aeabi_ddiv>
 8005446:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800544a:	f004 040f 	and.w	r4, r4, #15
 800544e:	4e8e      	ldr	r6, [pc, #568]	; (8005688 <_dtoa_r+0x598>)
 8005450:	b954      	cbnz	r4, 8005468 <_dtoa_r+0x378>
 8005452:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005456:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800545a:	f7fb f967 	bl	800072c <__aeabi_ddiv>
 800545e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005462:	e029      	b.n	80054b8 <_dtoa_r+0x3c8>
 8005464:	2702      	movs	r7, #2
 8005466:	e7f2      	b.n	800544e <_dtoa_r+0x35e>
 8005468:	07e1      	lsls	r1, r4, #31
 800546a:	d508      	bpl.n	800547e <_dtoa_r+0x38e>
 800546c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005470:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005474:	f7fb f830 	bl	80004d8 <__aeabi_dmul>
 8005478:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800547c:	3701      	adds	r7, #1
 800547e:	1064      	asrs	r4, r4, #1
 8005480:	3608      	adds	r6, #8
 8005482:	e7e5      	b.n	8005450 <_dtoa_r+0x360>
 8005484:	f000 80a5 	beq.w	80055d2 <_dtoa_r+0x4e2>
 8005488:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800548c:	f1cb 0400 	rsb	r4, fp, #0
 8005490:	4b7c      	ldr	r3, [pc, #496]	; (8005684 <_dtoa_r+0x594>)
 8005492:	f004 020f 	and.w	r2, r4, #15
 8005496:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800549a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549e:	f7fb f81b 	bl	80004d8 <__aeabi_dmul>
 80054a2:	2702      	movs	r7, #2
 80054a4:	2300      	movs	r3, #0
 80054a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054aa:	4e77      	ldr	r6, [pc, #476]	; (8005688 <_dtoa_r+0x598>)
 80054ac:	1124      	asrs	r4, r4, #4
 80054ae:	2c00      	cmp	r4, #0
 80054b0:	f040 8084 	bne.w	80055bc <_dtoa_r+0x4cc>
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1d2      	bne.n	800545e <_dtoa_r+0x36e>
 80054b8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80054bc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80054c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f000 8087 	beq.w	80055d6 <_dtoa_r+0x4e6>
 80054c8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80054cc:	2200      	movs	r2, #0
 80054ce:	4b6f      	ldr	r3, [pc, #444]	; (800568c <_dtoa_r+0x59c>)
 80054d0:	f7fb fa74 	bl	80009bc <__aeabi_dcmplt>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	d07e      	beq.n	80055d6 <_dtoa_r+0x4e6>
 80054d8:	9b08      	ldr	r3, [sp, #32]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d07b      	beq.n	80055d6 <_dtoa_r+0x4e6>
 80054de:	9b06      	ldr	r3, [sp, #24]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	dd38      	ble.n	8005556 <_dtoa_r+0x466>
 80054e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80054e8:	2200      	movs	r2, #0
 80054ea:	4b69      	ldr	r3, [pc, #420]	; (8005690 <_dtoa_r+0x5a0>)
 80054ec:	f7fa fff4 	bl	80004d8 <__aeabi_dmul>
 80054f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054f4:	9c06      	ldr	r4, [sp, #24]
 80054f6:	f10b 38ff 	add.w	r8, fp, #4294967295	; 0xffffffff
 80054fa:	3701      	adds	r7, #1
 80054fc:	4638      	mov	r0, r7
 80054fe:	f7fa ff81 	bl	8000404 <__aeabi_i2d>
 8005502:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005506:	f7fa ffe7 	bl	80004d8 <__aeabi_dmul>
 800550a:	2200      	movs	r2, #0
 800550c:	4b61      	ldr	r3, [pc, #388]	; (8005694 <_dtoa_r+0x5a4>)
 800550e:	f7fa fe2d 	bl	800016c <__adddf3>
 8005512:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005516:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800551a:	9611      	str	r6, [sp, #68]	; 0x44
 800551c:	2c00      	cmp	r4, #0
 800551e:	d15d      	bne.n	80055dc <_dtoa_r+0x4ec>
 8005520:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005524:	2200      	movs	r2, #0
 8005526:	4b5c      	ldr	r3, [pc, #368]	; (8005698 <_dtoa_r+0x5a8>)
 8005528:	f7fa fe1e 	bl	8000168 <__aeabi_dsub>
 800552c:	4602      	mov	r2, r0
 800552e:	460b      	mov	r3, r1
 8005530:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005534:	4633      	mov	r3, r6
 8005536:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005538:	f7fb fa5e 	bl	80009f8 <__aeabi_dcmpgt>
 800553c:	2800      	cmp	r0, #0
 800553e:	f040 8295 	bne.w	8005a6c <_dtoa_r+0x97c>
 8005542:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005546:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005548:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800554c:	f7fb fa36 	bl	80009bc <__aeabi_dcmplt>
 8005550:	2800      	cmp	r0, #0
 8005552:	f040 8289 	bne.w	8005a68 <_dtoa_r+0x978>
 8005556:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800555a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800555e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005560:	2b00      	cmp	r3, #0
 8005562:	f2c0 8151 	blt.w	8005808 <_dtoa_r+0x718>
 8005566:	f1bb 0f0e 	cmp.w	fp, #14
 800556a:	f300 814d 	bgt.w	8005808 <_dtoa_r+0x718>
 800556e:	4b45      	ldr	r3, [pc, #276]	; (8005684 <_dtoa_r+0x594>)
 8005570:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005574:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005578:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800557c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800557e:	2b00      	cmp	r3, #0
 8005580:	f280 80da 	bge.w	8005738 <_dtoa_r+0x648>
 8005584:	9b08      	ldr	r3, [sp, #32]
 8005586:	2b00      	cmp	r3, #0
 8005588:	f300 80d6 	bgt.w	8005738 <_dtoa_r+0x648>
 800558c:	f040 826b 	bne.w	8005a66 <_dtoa_r+0x976>
 8005590:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005594:	2200      	movs	r2, #0
 8005596:	4b40      	ldr	r3, [pc, #256]	; (8005698 <_dtoa_r+0x5a8>)
 8005598:	f7fa ff9e 	bl	80004d8 <__aeabi_dmul>
 800559c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055a0:	f7fb fa20 	bl	80009e4 <__aeabi_dcmpge>
 80055a4:	9c08      	ldr	r4, [sp, #32]
 80055a6:	4626      	mov	r6, r4
 80055a8:	2800      	cmp	r0, #0
 80055aa:	f040 8241 	bne.w	8005a30 <_dtoa_r+0x940>
 80055ae:	2331      	movs	r3, #49	; 0x31
 80055b0:	9f03      	ldr	r7, [sp, #12]
 80055b2:	f10b 0b01 	add.w	fp, fp, #1
 80055b6:	f807 3b01 	strb.w	r3, [r7], #1
 80055ba:	e23d      	b.n	8005a38 <_dtoa_r+0x948>
 80055bc:	07e2      	lsls	r2, r4, #31
 80055be:	d505      	bpl.n	80055cc <_dtoa_r+0x4dc>
 80055c0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80055c4:	f7fa ff88 	bl	80004d8 <__aeabi_dmul>
 80055c8:	2301      	movs	r3, #1
 80055ca:	3701      	adds	r7, #1
 80055cc:	1064      	asrs	r4, r4, #1
 80055ce:	3608      	adds	r6, #8
 80055d0:	e76d      	b.n	80054ae <_dtoa_r+0x3be>
 80055d2:	2702      	movs	r7, #2
 80055d4:	e770      	b.n	80054b8 <_dtoa_r+0x3c8>
 80055d6:	46d8      	mov	r8, fp
 80055d8:	9c08      	ldr	r4, [sp, #32]
 80055da:	e78f      	b.n	80054fc <_dtoa_r+0x40c>
 80055dc:	9903      	ldr	r1, [sp, #12]
 80055de:	4b29      	ldr	r3, [pc, #164]	; (8005684 <_dtoa_r+0x594>)
 80055e0:	4421      	add	r1, r4
 80055e2:	9112      	str	r1, [sp, #72]	; 0x48
 80055e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055e6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80055ea:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80055ee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80055f2:	2900      	cmp	r1, #0
 80055f4:	d054      	beq.n	80056a0 <_dtoa_r+0x5b0>
 80055f6:	2000      	movs	r0, #0
 80055f8:	4928      	ldr	r1, [pc, #160]	; (800569c <_dtoa_r+0x5ac>)
 80055fa:	f7fb f897 	bl	800072c <__aeabi_ddiv>
 80055fe:	463b      	mov	r3, r7
 8005600:	4632      	mov	r2, r6
 8005602:	f7fa fdb1 	bl	8000168 <__aeabi_dsub>
 8005606:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800560a:	9f03      	ldr	r7, [sp, #12]
 800560c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005610:	f7fb fa12 	bl	8000a38 <__aeabi_d2iz>
 8005614:	4604      	mov	r4, r0
 8005616:	f7fa fef5 	bl	8000404 <__aeabi_i2d>
 800561a:	4602      	mov	r2, r0
 800561c:	460b      	mov	r3, r1
 800561e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005622:	f7fa fda1 	bl	8000168 <__aeabi_dsub>
 8005626:	4602      	mov	r2, r0
 8005628:	460b      	mov	r3, r1
 800562a:	3430      	adds	r4, #48	; 0x30
 800562c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005630:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005634:	f807 4b01 	strb.w	r4, [r7], #1
 8005638:	f7fb f9c0 	bl	80009bc <__aeabi_dcmplt>
 800563c:	2800      	cmp	r0, #0
 800563e:	d173      	bne.n	8005728 <_dtoa_r+0x638>
 8005640:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005644:	2000      	movs	r0, #0
 8005646:	4911      	ldr	r1, [pc, #68]	; (800568c <_dtoa_r+0x59c>)
 8005648:	f7fa fd8e 	bl	8000168 <__aeabi_dsub>
 800564c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005650:	f7fb f9b4 	bl	80009bc <__aeabi_dcmplt>
 8005654:	2800      	cmp	r0, #0
 8005656:	f040 80b6 	bne.w	80057c6 <_dtoa_r+0x6d6>
 800565a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800565c:	429f      	cmp	r7, r3
 800565e:	f43f af7a 	beq.w	8005556 <_dtoa_r+0x466>
 8005662:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005666:	2200      	movs	r2, #0
 8005668:	4b09      	ldr	r3, [pc, #36]	; (8005690 <_dtoa_r+0x5a0>)
 800566a:	f7fa ff35 	bl	80004d8 <__aeabi_dmul>
 800566e:	2200      	movs	r2, #0
 8005670:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005674:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005678:	4b05      	ldr	r3, [pc, #20]	; (8005690 <_dtoa_r+0x5a0>)
 800567a:	f7fa ff2d 	bl	80004d8 <__aeabi_dmul>
 800567e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005682:	e7c3      	b.n	800560c <_dtoa_r+0x51c>
 8005684:	08006ed0 	.word	0x08006ed0
 8005688:	08006ea8 	.word	0x08006ea8
 800568c:	3ff00000 	.word	0x3ff00000
 8005690:	40240000 	.word	0x40240000
 8005694:	401c0000 	.word	0x401c0000
 8005698:	40140000 	.word	0x40140000
 800569c:	3fe00000 	.word	0x3fe00000
 80056a0:	4630      	mov	r0, r6
 80056a2:	4639      	mov	r1, r7
 80056a4:	f7fa ff18 	bl	80004d8 <__aeabi_dmul>
 80056a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80056aa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80056ae:	9c03      	ldr	r4, [sp, #12]
 80056b0:	9314      	str	r3, [sp, #80]	; 0x50
 80056b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056b6:	f7fb f9bf 	bl	8000a38 <__aeabi_d2iz>
 80056ba:	9015      	str	r0, [sp, #84]	; 0x54
 80056bc:	f7fa fea2 	bl	8000404 <__aeabi_i2d>
 80056c0:	4602      	mov	r2, r0
 80056c2:	460b      	mov	r3, r1
 80056c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056c8:	f7fa fd4e 	bl	8000168 <__aeabi_dsub>
 80056cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80056ce:	4606      	mov	r6, r0
 80056d0:	3330      	adds	r3, #48	; 0x30
 80056d2:	f804 3b01 	strb.w	r3, [r4], #1
 80056d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80056d8:	460f      	mov	r7, r1
 80056da:	429c      	cmp	r4, r3
 80056dc:	f04f 0200 	mov.w	r2, #0
 80056e0:	d124      	bne.n	800572c <_dtoa_r+0x63c>
 80056e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80056e6:	4baf      	ldr	r3, [pc, #700]	; (80059a4 <_dtoa_r+0x8b4>)
 80056e8:	f7fa fd40 	bl	800016c <__adddf3>
 80056ec:	4602      	mov	r2, r0
 80056ee:	460b      	mov	r3, r1
 80056f0:	4630      	mov	r0, r6
 80056f2:	4639      	mov	r1, r7
 80056f4:	f7fb f980 	bl	80009f8 <__aeabi_dcmpgt>
 80056f8:	2800      	cmp	r0, #0
 80056fa:	d163      	bne.n	80057c4 <_dtoa_r+0x6d4>
 80056fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005700:	2000      	movs	r0, #0
 8005702:	49a8      	ldr	r1, [pc, #672]	; (80059a4 <_dtoa_r+0x8b4>)
 8005704:	f7fa fd30 	bl	8000168 <__aeabi_dsub>
 8005708:	4602      	mov	r2, r0
 800570a:	460b      	mov	r3, r1
 800570c:	4630      	mov	r0, r6
 800570e:	4639      	mov	r1, r7
 8005710:	f7fb f954 	bl	80009bc <__aeabi_dcmplt>
 8005714:	2800      	cmp	r0, #0
 8005716:	f43f af1e 	beq.w	8005556 <_dtoa_r+0x466>
 800571a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800571c:	1e7b      	subs	r3, r7, #1
 800571e:	9314      	str	r3, [sp, #80]	; 0x50
 8005720:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005724:	2b30      	cmp	r3, #48	; 0x30
 8005726:	d0f8      	beq.n	800571a <_dtoa_r+0x62a>
 8005728:	46c3      	mov	fp, r8
 800572a:	e03b      	b.n	80057a4 <_dtoa_r+0x6b4>
 800572c:	4b9e      	ldr	r3, [pc, #632]	; (80059a8 <_dtoa_r+0x8b8>)
 800572e:	f7fa fed3 	bl	80004d8 <__aeabi_dmul>
 8005732:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005736:	e7bc      	b.n	80056b2 <_dtoa_r+0x5c2>
 8005738:	9f03      	ldr	r7, [sp, #12]
 800573a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800573e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005742:	4640      	mov	r0, r8
 8005744:	4649      	mov	r1, r9
 8005746:	f7fa fff1 	bl	800072c <__aeabi_ddiv>
 800574a:	f7fb f975 	bl	8000a38 <__aeabi_d2iz>
 800574e:	4604      	mov	r4, r0
 8005750:	f7fa fe58 	bl	8000404 <__aeabi_i2d>
 8005754:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005758:	f7fa febe 	bl	80004d8 <__aeabi_dmul>
 800575c:	4602      	mov	r2, r0
 800575e:	460b      	mov	r3, r1
 8005760:	4640      	mov	r0, r8
 8005762:	4649      	mov	r1, r9
 8005764:	f7fa fd00 	bl	8000168 <__aeabi_dsub>
 8005768:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800576c:	f807 6b01 	strb.w	r6, [r7], #1
 8005770:	9e03      	ldr	r6, [sp, #12]
 8005772:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005776:	1bbe      	subs	r6, r7, r6
 8005778:	45b4      	cmp	ip, r6
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	d136      	bne.n	80057ee <_dtoa_r+0x6fe>
 8005780:	f7fa fcf4 	bl	800016c <__adddf3>
 8005784:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005788:	4680      	mov	r8, r0
 800578a:	4689      	mov	r9, r1
 800578c:	f7fb f934 	bl	80009f8 <__aeabi_dcmpgt>
 8005790:	bb58      	cbnz	r0, 80057ea <_dtoa_r+0x6fa>
 8005792:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005796:	4640      	mov	r0, r8
 8005798:	4649      	mov	r1, r9
 800579a:	f7fb f905 	bl	80009a8 <__aeabi_dcmpeq>
 800579e:	b108      	cbz	r0, 80057a4 <_dtoa_r+0x6b4>
 80057a0:	07e3      	lsls	r3, r4, #31
 80057a2:	d422      	bmi.n	80057ea <_dtoa_r+0x6fa>
 80057a4:	4651      	mov	r1, sl
 80057a6:	4628      	mov	r0, r5
 80057a8:	f000 fbc2 	bl	8005f30 <_Bfree>
 80057ac:	2300      	movs	r3, #0
 80057ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80057b0:	703b      	strb	r3, [r7, #0]
 80057b2:	f10b 0301 	add.w	r3, fp, #1
 80057b6:	6013      	str	r3, [r2, #0]
 80057b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	f43f ace6 	beq.w	800518c <_dtoa_r+0x9c>
 80057c0:	601f      	str	r7, [r3, #0]
 80057c2:	e4e3      	b.n	800518c <_dtoa_r+0x9c>
 80057c4:	4627      	mov	r7, r4
 80057c6:	463b      	mov	r3, r7
 80057c8:	461f      	mov	r7, r3
 80057ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057ce:	2a39      	cmp	r2, #57	; 0x39
 80057d0:	d107      	bne.n	80057e2 <_dtoa_r+0x6f2>
 80057d2:	9a03      	ldr	r2, [sp, #12]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d1f7      	bne.n	80057c8 <_dtoa_r+0x6d8>
 80057d8:	2230      	movs	r2, #48	; 0x30
 80057da:	9903      	ldr	r1, [sp, #12]
 80057dc:	f108 0801 	add.w	r8, r8, #1
 80057e0:	700a      	strb	r2, [r1, #0]
 80057e2:	781a      	ldrb	r2, [r3, #0]
 80057e4:	3201      	adds	r2, #1
 80057e6:	701a      	strb	r2, [r3, #0]
 80057e8:	e79e      	b.n	8005728 <_dtoa_r+0x638>
 80057ea:	46d8      	mov	r8, fp
 80057ec:	e7eb      	b.n	80057c6 <_dtoa_r+0x6d6>
 80057ee:	2200      	movs	r2, #0
 80057f0:	4b6d      	ldr	r3, [pc, #436]	; (80059a8 <_dtoa_r+0x8b8>)
 80057f2:	f7fa fe71 	bl	80004d8 <__aeabi_dmul>
 80057f6:	2200      	movs	r2, #0
 80057f8:	2300      	movs	r3, #0
 80057fa:	4680      	mov	r8, r0
 80057fc:	4689      	mov	r9, r1
 80057fe:	f7fb f8d3 	bl	80009a8 <__aeabi_dcmpeq>
 8005802:	2800      	cmp	r0, #0
 8005804:	d09b      	beq.n	800573e <_dtoa_r+0x64e>
 8005806:	e7cd      	b.n	80057a4 <_dtoa_r+0x6b4>
 8005808:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800580a:	2a00      	cmp	r2, #0
 800580c:	f000 80c4 	beq.w	8005998 <_dtoa_r+0x8a8>
 8005810:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005812:	2a01      	cmp	r2, #1
 8005814:	f300 80a8 	bgt.w	8005968 <_dtoa_r+0x878>
 8005818:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800581a:	2a00      	cmp	r2, #0
 800581c:	f000 80a0 	beq.w	8005960 <_dtoa_r+0x870>
 8005820:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005824:	464f      	mov	r7, r9
 8005826:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005828:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800582a:	2101      	movs	r1, #1
 800582c:	441a      	add	r2, r3
 800582e:	4628      	mov	r0, r5
 8005830:	4499      	add	r9, r3
 8005832:	9209      	str	r2, [sp, #36]	; 0x24
 8005834:	f000 fc32 	bl	800609c <__i2b>
 8005838:	4606      	mov	r6, r0
 800583a:	b15f      	cbz	r7, 8005854 <_dtoa_r+0x764>
 800583c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800583e:	2b00      	cmp	r3, #0
 8005840:	dd08      	ble.n	8005854 <_dtoa_r+0x764>
 8005842:	42bb      	cmp	r3, r7
 8005844:	bfa8      	it	ge
 8005846:	463b      	movge	r3, r7
 8005848:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800584a:	eba9 0903 	sub.w	r9, r9, r3
 800584e:	1aff      	subs	r7, r7, r3
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	9309      	str	r3, [sp, #36]	; 0x24
 8005854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005856:	b1f3      	cbz	r3, 8005896 <_dtoa_r+0x7a6>
 8005858:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800585a:	2b00      	cmp	r3, #0
 800585c:	f000 80a0 	beq.w	80059a0 <_dtoa_r+0x8b0>
 8005860:	2c00      	cmp	r4, #0
 8005862:	dd10      	ble.n	8005886 <_dtoa_r+0x796>
 8005864:	4631      	mov	r1, r6
 8005866:	4622      	mov	r2, r4
 8005868:	4628      	mov	r0, r5
 800586a:	f000 fcd5 	bl	8006218 <__pow5mult>
 800586e:	4652      	mov	r2, sl
 8005870:	4601      	mov	r1, r0
 8005872:	4606      	mov	r6, r0
 8005874:	4628      	mov	r0, r5
 8005876:	f000 fc27 	bl	80060c8 <__multiply>
 800587a:	4680      	mov	r8, r0
 800587c:	4651      	mov	r1, sl
 800587e:	4628      	mov	r0, r5
 8005880:	f000 fb56 	bl	8005f30 <_Bfree>
 8005884:	46c2      	mov	sl, r8
 8005886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005888:	1b1a      	subs	r2, r3, r4
 800588a:	d004      	beq.n	8005896 <_dtoa_r+0x7a6>
 800588c:	4651      	mov	r1, sl
 800588e:	4628      	mov	r0, r5
 8005890:	f000 fcc2 	bl	8006218 <__pow5mult>
 8005894:	4682      	mov	sl, r0
 8005896:	2101      	movs	r1, #1
 8005898:	4628      	mov	r0, r5
 800589a:	f000 fbff 	bl	800609c <__i2b>
 800589e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058a0:	4604      	mov	r4, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f340 8082 	ble.w	80059ac <_dtoa_r+0x8bc>
 80058a8:	461a      	mov	r2, r3
 80058aa:	4601      	mov	r1, r0
 80058ac:	4628      	mov	r0, r5
 80058ae:	f000 fcb3 	bl	8006218 <__pow5mult>
 80058b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058b4:	4604      	mov	r4, r0
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	dd7b      	ble.n	80059b2 <_dtoa_r+0x8c2>
 80058ba:	f04f 0800 	mov.w	r8, #0
 80058be:	6923      	ldr	r3, [r4, #16]
 80058c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80058c4:	6918      	ldr	r0, [r3, #16]
 80058c6:	f000 fb9b 	bl	8006000 <__hi0bits>
 80058ca:	f1c0 0020 	rsb	r0, r0, #32
 80058ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058d0:	4418      	add	r0, r3
 80058d2:	f010 001f 	ands.w	r0, r0, #31
 80058d6:	f000 8092 	beq.w	80059fe <_dtoa_r+0x90e>
 80058da:	f1c0 0320 	rsb	r3, r0, #32
 80058de:	2b04      	cmp	r3, #4
 80058e0:	f340 8085 	ble.w	80059ee <_dtoa_r+0x8fe>
 80058e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058e6:	f1c0 001c 	rsb	r0, r0, #28
 80058ea:	4403      	add	r3, r0
 80058ec:	4481      	add	r9, r0
 80058ee:	4407      	add	r7, r0
 80058f0:	9309      	str	r3, [sp, #36]	; 0x24
 80058f2:	f1b9 0f00 	cmp.w	r9, #0
 80058f6:	dd05      	ble.n	8005904 <_dtoa_r+0x814>
 80058f8:	4651      	mov	r1, sl
 80058fa:	464a      	mov	r2, r9
 80058fc:	4628      	mov	r0, r5
 80058fe:	f000 fce5 	bl	80062cc <__lshift>
 8005902:	4682      	mov	sl, r0
 8005904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005906:	2b00      	cmp	r3, #0
 8005908:	dd05      	ble.n	8005916 <_dtoa_r+0x826>
 800590a:	4621      	mov	r1, r4
 800590c:	461a      	mov	r2, r3
 800590e:	4628      	mov	r0, r5
 8005910:	f000 fcdc 	bl	80062cc <__lshift>
 8005914:	4604      	mov	r4, r0
 8005916:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005918:	2b00      	cmp	r3, #0
 800591a:	d072      	beq.n	8005a02 <_dtoa_r+0x912>
 800591c:	4621      	mov	r1, r4
 800591e:	4650      	mov	r0, sl
 8005920:	f000 fd40 	bl	80063a4 <__mcmp>
 8005924:	2800      	cmp	r0, #0
 8005926:	da6c      	bge.n	8005a02 <_dtoa_r+0x912>
 8005928:	2300      	movs	r3, #0
 800592a:	4651      	mov	r1, sl
 800592c:	220a      	movs	r2, #10
 800592e:	4628      	mov	r0, r5
 8005930:	f000 fb20 	bl	8005f74 <__multadd>
 8005934:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005936:	4682      	mov	sl, r0
 8005938:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800593c:	2b00      	cmp	r3, #0
 800593e:	f000 81ac 	beq.w	8005c9a <_dtoa_r+0xbaa>
 8005942:	2300      	movs	r3, #0
 8005944:	4631      	mov	r1, r6
 8005946:	220a      	movs	r2, #10
 8005948:	4628      	mov	r0, r5
 800594a:	f000 fb13 	bl	8005f74 <__multadd>
 800594e:	9b06      	ldr	r3, [sp, #24]
 8005950:	4606      	mov	r6, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	f300 8093 	bgt.w	8005a7e <_dtoa_r+0x98e>
 8005958:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800595a:	2b02      	cmp	r3, #2
 800595c:	dc59      	bgt.n	8005a12 <_dtoa_r+0x922>
 800595e:	e08e      	b.n	8005a7e <_dtoa_r+0x98e>
 8005960:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005962:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005966:	e75d      	b.n	8005824 <_dtoa_r+0x734>
 8005968:	9b08      	ldr	r3, [sp, #32]
 800596a:	1e5c      	subs	r4, r3, #1
 800596c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800596e:	42a3      	cmp	r3, r4
 8005970:	bfbf      	itttt	lt
 8005972:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005974:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8005976:	1ae3      	sublt	r3, r4, r3
 8005978:	18d2      	addlt	r2, r2, r3
 800597a:	bfa8      	it	ge
 800597c:	1b1c      	subge	r4, r3, r4
 800597e:	9b08      	ldr	r3, [sp, #32]
 8005980:	bfbe      	ittt	lt
 8005982:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005984:	920e      	strlt	r2, [sp, #56]	; 0x38
 8005986:	2400      	movlt	r4, #0
 8005988:	2b00      	cmp	r3, #0
 800598a:	bfb5      	itete	lt
 800598c:	eba9 0703 	sublt.w	r7, r9, r3
 8005990:	464f      	movge	r7, r9
 8005992:	2300      	movlt	r3, #0
 8005994:	9b08      	ldrge	r3, [sp, #32]
 8005996:	e747      	b.n	8005828 <_dtoa_r+0x738>
 8005998:	464f      	mov	r7, r9
 800599a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800599c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800599e:	e74c      	b.n	800583a <_dtoa_r+0x74a>
 80059a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059a2:	e773      	b.n	800588c <_dtoa_r+0x79c>
 80059a4:	3fe00000 	.word	0x3fe00000
 80059a8:	40240000 	.word	0x40240000
 80059ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	dc18      	bgt.n	80059e4 <_dtoa_r+0x8f4>
 80059b2:	9b04      	ldr	r3, [sp, #16]
 80059b4:	b9b3      	cbnz	r3, 80059e4 <_dtoa_r+0x8f4>
 80059b6:	9b05      	ldr	r3, [sp, #20]
 80059b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059bc:	b993      	cbnz	r3, 80059e4 <_dtoa_r+0x8f4>
 80059be:	9b05      	ldr	r3, [sp, #20]
 80059c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80059c4:	0d1b      	lsrs	r3, r3, #20
 80059c6:	051b      	lsls	r3, r3, #20
 80059c8:	b17b      	cbz	r3, 80059ea <_dtoa_r+0x8fa>
 80059ca:	f04f 0801 	mov.w	r8, #1
 80059ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059d0:	f109 0901 	add.w	r9, r9, #1
 80059d4:	3301      	adds	r3, #1
 80059d6:	9309      	str	r3, [sp, #36]	; 0x24
 80059d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059da:	2b00      	cmp	r3, #0
 80059dc:	f47f af6f 	bne.w	80058be <_dtoa_r+0x7ce>
 80059e0:	2001      	movs	r0, #1
 80059e2:	e774      	b.n	80058ce <_dtoa_r+0x7de>
 80059e4:	f04f 0800 	mov.w	r8, #0
 80059e8:	e7f6      	b.n	80059d8 <_dtoa_r+0x8e8>
 80059ea:	4698      	mov	r8, r3
 80059ec:	e7f4      	b.n	80059d8 <_dtoa_r+0x8e8>
 80059ee:	d080      	beq.n	80058f2 <_dtoa_r+0x802>
 80059f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059f2:	331c      	adds	r3, #28
 80059f4:	441a      	add	r2, r3
 80059f6:	4499      	add	r9, r3
 80059f8:	441f      	add	r7, r3
 80059fa:	9209      	str	r2, [sp, #36]	; 0x24
 80059fc:	e779      	b.n	80058f2 <_dtoa_r+0x802>
 80059fe:	4603      	mov	r3, r0
 8005a00:	e7f6      	b.n	80059f0 <_dtoa_r+0x900>
 8005a02:	9b08      	ldr	r3, [sp, #32]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	dc34      	bgt.n	8005a72 <_dtoa_r+0x982>
 8005a08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	dd31      	ble.n	8005a72 <_dtoa_r+0x982>
 8005a0e:	9b08      	ldr	r3, [sp, #32]
 8005a10:	9306      	str	r3, [sp, #24]
 8005a12:	9b06      	ldr	r3, [sp, #24]
 8005a14:	b963      	cbnz	r3, 8005a30 <_dtoa_r+0x940>
 8005a16:	4621      	mov	r1, r4
 8005a18:	2205      	movs	r2, #5
 8005a1a:	4628      	mov	r0, r5
 8005a1c:	f000 faaa 	bl	8005f74 <__multadd>
 8005a20:	4601      	mov	r1, r0
 8005a22:	4604      	mov	r4, r0
 8005a24:	4650      	mov	r0, sl
 8005a26:	f000 fcbd 	bl	80063a4 <__mcmp>
 8005a2a:	2800      	cmp	r0, #0
 8005a2c:	f73f adbf 	bgt.w	80055ae <_dtoa_r+0x4be>
 8005a30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a32:	9f03      	ldr	r7, [sp, #12]
 8005a34:	ea6f 0b03 	mvn.w	fp, r3
 8005a38:	f04f 0800 	mov.w	r8, #0
 8005a3c:	4621      	mov	r1, r4
 8005a3e:	4628      	mov	r0, r5
 8005a40:	f000 fa76 	bl	8005f30 <_Bfree>
 8005a44:	2e00      	cmp	r6, #0
 8005a46:	f43f aead 	beq.w	80057a4 <_dtoa_r+0x6b4>
 8005a4a:	f1b8 0f00 	cmp.w	r8, #0
 8005a4e:	d005      	beq.n	8005a5c <_dtoa_r+0x96c>
 8005a50:	45b0      	cmp	r8, r6
 8005a52:	d003      	beq.n	8005a5c <_dtoa_r+0x96c>
 8005a54:	4641      	mov	r1, r8
 8005a56:	4628      	mov	r0, r5
 8005a58:	f000 fa6a 	bl	8005f30 <_Bfree>
 8005a5c:	4631      	mov	r1, r6
 8005a5e:	4628      	mov	r0, r5
 8005a60:	f000 fa66 	bl	8005f30 <_Bfree>
 8005a64:	e69e      	b.n	80057a4 <_dtoa_r+0x6b4>
 8005a66:	2400      	movs	r4, #0
 8005a68:	4626      	mov	r6, r4
 8005a6a:	e7e1      	b.n	8005a30 <_dtoa_r+0x940>
 8005a6c:	46c3      	mov	fp, r8
 8005a6e:	4626      	mov	r6, r4
 8005a70:	e59d      	b.n	80055ae <_dtoa_r+0x4be>
 8005a72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f000 80c8 	beq.w	8005c0a <_dtoa_r+0xb1a>
 8005a7a:	9b08      	ldr	r3, [sp, #32]
 8005a7c:	9306      	str	r3, [sp, #24]
 8005a7e:	2f00      	cmp	r7, #0
 8005a80:	dd05      	ble.n	8005a8e <_dtoa_r+0x99e>
 8005a82:	4631      	mov	r1, r6
 8005a84:	463a      	mov	r2, r7
 8005a86:	4628      	mov	r0, r5
 8005a88:	f000 fc20 	bl	80062cc <__lshift>
 8005a8c:	4606      	mov	r6, r0
 8005a8e:	f1b8 0f00 	cmp.w	r8, #0
 8005a92:	d05b      	beq.n	8005b4c <_dtoa_r+0xa5c>
 8005a94:	4628      	mov	r0, r5
 8005a96:	6871      	ldr	r1, [r6, #4]
 8005a98:	f000 fa0a 	bl	8005eb0 <_Balloc>
 8005a9c:	4607      	mov	r7, r0
 8005a9e:	b928      	cbnz	r0, 8005aac <_dtoa_r+0x9bc>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005aa6:	4b81      	ldr	r3, [pc, #516]	; (8005cac <_dtoa_r+0xbbc>)
 8005aa8:	f7ff bb36 	b.w	8005118 <_dtoa_r+0x28>
 8005aac:	6932      	ldr	r2, [r6, #16]
 8005aae:	f106 010c 	add.w	r1, r6, #12
 8005ab2:	3202      	adds	r2, #2
 8005ab4:	0092      	lsls	r2, r2, #2
 8005ab6:	300c      	adds	r0, #12
 8005ab8:	f000 fe2c 	bl	8006714 <memcpy>
 8005abc:	2201      	movs	r2, #1
 8005abe:	4639      	mov	r1, r7
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	f000 fc03 	bl	80062cc <__lshift>
 8005ac6:	46b0      	mov	r8, r6
 8005ac8:	4606      	mov	r6, r0
 8005aca:	9b03      	ldr	r3, [sp, #12]
 8005acc:	9a03      	ldr	r2, [sp, #12]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	9308      	str	r3, [sp, #32]
 8005ad2:	9b06      	ldr	r3, [sp, #24]
 8005ad4:	4413      	add	r3, r2
 8005ad6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ad8:	9b04      	ldr	r3, [sp, #16]
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	930a      	str	r3, [sp, #40]	; 0x28
 8005ae0:	9b08      	ldr	r3, [sp, #32]
 8005ae2:	4621      	mov	r1, r4
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	4650      	mov	r0, sl
 8005ae8:	9304      	str	r3, [sp, #16]
 8005aea:	f7ff fa76 	bl	8004fda <quorem>
 8005aee:	4641      	mov	r1, r8
 8005af0:	9006      	str	r0, [sp, #24]
 8005af2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005af6:	4650      	mov	r0, sl
 8005af8:	f000 fc54 	bl	80063a4 <__mcmp>
 8005afc:	4632      	mov	r2, r6
 8005afe:	9009      	str	r0, [sp, #36]	; 0x24
 8005b00:	4621      	mov	r1, r4
 8005b02:	4628      	mov	r0, r5
 8005b04:	f000 fc6a 	bl	80063dc <__mdiff>
 8005b08:	68c2      	ldr	r2, [r0, #12]
 8005b0a:	4607      	mov	r7, r0
 8005b0c:	bb02      	cbnz	r2, 8005b50 <_dtoa_r+0xa60>
 8005b0e:	4601      	mov	r1, r0
 8005b10:	4650      	mov	r0, sl
 8005b12:	f000 fc47 	bl	80063a4 <__mcmp>
 8005b16:	4602      	mov	r2, r0
 8005b18:	4639      	mov	r1, r7
 8005b1a:	4628      	mov	r0, r5
 8005b1c:	920c      	str	r2, [sp, #48]	; 0x30
 8005b1e:	f000 fa07 	bl	8005f30 <_Bfree>
 8005b22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b26:	9f08      	ldr	r7, [sp, #32]
 8005b28:	ea43 0102 	orr.w	r1, r3, r2
 8005b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b2e:	4319      	orrs	r1, r3
 8005b30:	d110      	bne.n	8005b54 <_dtoa_r+0xa64>
 8005b32:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005b36:	d029      	beq.n	8005b8c <_dtoa_r+0xa9c>
 8005b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	dd02      	ble.n	8005b44 <_dtoa_r+0xa54>
 8005b3e:	9b06      	ldr	r3, [sp, #24]
 8005b40:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005b44:	9b04      	ldr	r3, [sp, #16]
 8005b46:	f883 9000 	strb.w	r9, [r3]
 8005b4a:	e777      	b.n	8005a3c <_dtoa_r+0x94c>
 8005b4c:	4630      	mov	r0, r6
 8005b4e:	e7ba      	b.n	8005ac6 <_dtoa_r+0x9d6>
 8005b50:	2201      	movs	r2, #1
 8005b52:	e7e1      	b.n	8005b18 <_dtoa_r+0xa28>
 8005b54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	db04      	blt.n	8005b64 <_dtoa_r+0xa74>
 8005b5a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005b5c:	430b      	orrs	r3, r1
 8005b5e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005b60:	430b      	orrs	r3, r1
 8005b62:	d120      	bne.n	8005ba6 <_dtoa_r+0xab6>
 8005b64:	2a00      	cmp	r2, #0
 8005b66:	dded      	ble.n	8005b44 <_dtoa_r+0xa54>
 8005b68:	4651      	mov	r1, sl
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	4628      	mov	r0, r5
 8005b6e:	f000 fbad 	bl	80062cc <__lshift>
 8005b72:	4621      	mov	r1, r4
 8005b74:	4682      	mov	sl, r0
 8005b76:	f000 fc15 	bl	80063a4 <__mcmp>
 8005b7a:	2800      	cmp	r0, #0
 8005b7c:	dc03      	bgt.n	8005b86 <_dtoa_r+0xa96>
 8005b7e:	d1e1      	bne.n	8005b44 <_dtoa_r+0xa54>
 8005b80:	f019 0f01 	tst.w	r9, #1
 8005b84:	d0de      	beq.n	8005b44 <_dtoa_r+0xa54>
 8005b86:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005b8a:	d1d8      	bne.n	8005b3e <_dtoa_r+0xa4e>
 8005b8c:	2339      	movs	r3, #57	; 0x39
 8005b8e:	9a04      	ldr	r2, [sp, #16]
 8005b90:	7013      	strb	r3, [r2, #0]
 8005b92:	463b      	mov	r3, r7
 8005b94:	461f      	mov	r7, r3
 8005b96:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	2a39      	cmp	r2, #57	; 0x39
 8005b9e:	d06b      	beq.n	8005c78 <_dtoa_r+0xb88>
 8005ba0:	3201      	adds	r2, #1
 8005ba2:	701a      	strb	r2, [r3, #0]
 8005ba4:	e74a      	b.n	8005a3c <_dtoa_r+0x94c>
 8005ba6:	2a00      	cmp	r2, #0
 8005ba8:	dd07      	ble.n	8005bba <_dtoa_r+0xaca>
 8005baa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005bae:	d0ed      	beq.n	8005b8c <_dtoa_r+0xa9c>
 8005bb0:	9a04      	ldr	r2, [sp, #16]
 8005bb2:	f109 0301 	add.w	r3, r9, #1
 8005bb6:	7013      	strb	r3, [r2, #0]
 8005bb8:	e740      	b.n	8005a3c <_dtoa_r+0x94c>
 8005bba:	9b08      	ldr	r3, [sp, #32]
 8005bbc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005bbe:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d042      	beq.n	8005c4c <_dtoa_r+0xb5c>
 8005bc6:	4651      	mov	r1, sl
 8005bc8:	2300      	movs	r3, #0
 8005bca:	220a      	movs	r2, #10
 8005bcc:	4628      	mov	r0, r5
 8005bce:	f000 f9d1 	bl	8005f74 <__multadd>
 8005bd2:	45b0      	cmp	r8, r6
 8005bd4:	4682      	mov	sl, r0
 8005bd6:	f04f 0300 	mov.w	r3, #0
 8005bda:	f04f 020a 	mov.w	r2, #10
 8005bde:	4641      	mov	r1, r8
 8005be0:	4628      	mov	r0, r5
 8005be2:	d107      	bne.n	8005bf4 <_dtoa_r+0xb04>
 8005be4:	f000 f9c6 	bl	8005f74 <__multadd>
 8005be8:	4680      	mov	r8, r0
 8005bea:	4606      	mov	r6, r0
 8005bec:	9b08      	ldr	r3, [sp, #32]
 8005bee:	3301      	adds	r3, #1
 8005bf0:	9308      	str	r3, [sp, #32]
 8005bf2:	e775      	b.n	8005ae0 <_dtoa_r+0x9f0>
 8005bf4:	f000 f9be 	bl	8005f74 <__multadd>
 8005bf8:	4631      	mov	r1, r6
 8005bfa:	4680      	mov	r8, r0
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	220a      	movs	r2, #10
 8005c00:	4628      	mov	r0, r5
 8005c02:	f000 f9b7 	bl	8005f74 <__multadd>
 8005c06:	4606      	mov	r6, r0
 8005c08:	e7f0      	b.n	8005bec <_dtoa_r+0xafc>
 8005c0a:	9b08      	ldr	r3, [sp, #32]
 8005c0c:	9306      	str	r3, [sp, #24]
 8005c0e:	9f03      	ldr	r7, [sp, #12]
 8005c10:	4621      	mov	r1, r4
 8005c12:	4650      	mov	r0, sl
 8005c14:	f7ff f9e1 	bl	8004fda <quorem>
 8005c18:	9b03      	ldr	r3, [sp, #12]
 8005c1a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005c1e:	f807 9b01 	strb.w	r9, [r7], #1
 8005c22:	1afa      	subs	r2, r7, r3
 8005c24:	9b06      	ldr	r3, [sp, #24]
 8005c26:	4293      	cmp	r3, r2
 8005c28:	dd07      	ble.n	8005c3a <_dtoa_r+0xb4a>
 8005c2a:	4651      	mov	r1, sl
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	220a      	movs	r2, #10
 8005c30:	4628      	mov	r0, r5
 8005c32:	f000 f99f 	bl	8005f74 <__multadd>
 8005c36:	4682      	mov	sl, r0
 8005c38:	e7ea      	b.n	8005c10 <_dtoa_r+0xb20>
 8005c3a:	9b06      	ldr	r3, [sp, #24]
 8005c3c:	f04f 0800 	mov.w	r8, #0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	bfcc      	ite	gt
 8005c44:	461f      	movgt	r7, r3
 8005c46:	2701      	movle	r7, #1
 8005c48:	9b03      	ldr	r3, [sp, #12]
 8005c4a:	441f      	add	r7, r3
 8005c4c:	4651      	mov	r1, sl
 8005c4e:	2201      	movs	r2, #1
 8005c50:	4628      	mov	r0, r5
 8005c52:	f000 fb3b 	bl	80062cc <__lshift>
 8005c56:	4621      	mov	r1, r4
 8005c58:	4682      	mov	sl, r0
 8005c5a:	f000 fba3 	bl	80063a4 <__mcmp>
 8005c5e:	2800      	cmp	r0, #0
 8005c60:	dc97      	bgt.n	8005b92 <_dtoa_r+0xaa2>
 8005c62:	d102      	bne.n	8005c6a <_dtoa_r+0xb7a>
 8005c64:	f019 0f01 	tst.w	r9, #1
 8005c68:	d193      	bne.n	8005b92 <_dtoa_r+0xaa2>
 8005c6a:	463b      	mov	r3, r7
 8005c6c:	461f      	mov	r7, r3
 8005c6e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c72:	2a30      	cmp	r2, #48	; 0x30
 8005c74:	d0fa      	beq.n	8005c6c <_dtoa_r+0xb7c>
 8005c76:	e6e1      	b.n	8005a3c <_dtoa_r+0x94c>
 8005c78:	9a03      	ldr	r2, [sp, #12]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d18a      	bne.n	8005b94 <_dtoa_r+0xaa4>
 8005c7e:	2331      	movs	r3, #49	; 0x31
 8005c80:	f10b 0b01 	add.w	fp, fp, #1
 8005c84:	e797      	b.n	8005bb6 <_dtoa_r+0xac6>
 8005c86:	4b0a      	ldr	r3, [pc, #40]	; (8005cb0 <_dtoa_r+0xbc0>)
 8005c88:	f7ff ba9f 	b.w	80051ca <_dtoa_r+0xda>
 8005c8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	f47f aa77 	bne.w	8005182 <_dtoa_r+0x92>
 8005c94:	4b07      	ldr	r3, [pc, #28]	; (8005cb4 <_dtoa_r+0xbc4>)
 8005c96:	f7ff ba98 	b.w	80051ca <_dtoa_r+0xda>
 8005c9a:	9b06      	ldr	r3, [sp, #24]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	dcb6      	bgt.n	8005c0e <_dtoa_r+0xb1e>
 8005ca0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	f73f aeb5 	bgt.w	8005a12 <_dtoa_r+0x922>
 8005ca8:	e7b1      	b.n	8005c0e <_dtoa_r+0xb1e>
 8005caa:	bf00      	nop
 8005cac:	08006e3a 	.word	0x08006e3a
 8005cb0:	08006d9a 	.word	0x08006d9a
 8005cb4:	08006dbe 	.word	0x08006dbe

08005cb8 <_free_r>:
 8005cb8:	b538      	push	{r3, r4, r5, lr}
 8005cba:	4605      	mov	r5, r0
 8005cbc:	2900      	cmp	r1, #0
 8005cbe:	d040      	beq.n	8005d42 <_free_r+0x8a>
 8005cc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cc4:	1f0c      	subs	r4, r1, #4
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	bfb8      	it	lt
 8005cca:	18e4      	addlt	r4, r4, r3
 8005ccc:	f000 f8e4 	bl	8005e98 <__malloc_lock>
 8005cd0:	4a1c      	ldr	r2, [pc, #112]	; (8005d44 <_free_r+0x8c>)
 8005cd2:	6813      	ldr	r3, [r2, #0]
 8005cd4:	b933      	cbnz	r3, 8005ce4 <_free_r+0x2c>
 8005cd6:	6063      	str	r3, [r4, #4]
 8005cd8:	6014      	str	r4, [r2, #0]
 8005cda:	4628      	mov	r0, r5
 8005cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ce0:	f000 b8e0 	b.w	8005ea4 <__malloc_unlock>
 8005ce4:	42a3      	cmp	r3, r4
 8005ce6:	d908      	bls.n	8005cfa <_free_r+0x42>
 8005ce8:	6820      	ldr	r0, [r4, #0]
 8005cea:	1821      	adds	r1, r4, r0
 8005cec:	428b      	cmp	r3, r1
 8005cee:	bf01      	itttt	eq
 8005cf0:	6819      	ldreq	r1, [r3, #0]
 8005cf2:	685b      	ldreq	r3, [r3, #4]
 8005cf4:	1809      	addeq	r1, r1, r0
 8005cf6:	6021      	streq	r1, [r4, #0]
 8005cf8:	e7ed      	b.n	8005cd6 <_free_r+0x1e>
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	b10b      	cbz	r3, 8005d04 <_free_r+0x4c>
 8005d00:	42a3      	cmp	r3, r4
 8005d02:	d9fa      	bls.n	8005cfa <_free_r+0x42>
 8005d04:	6811      	ldr	r1, [r2, #0]
 8005d06:	1850      	adds	r0, r2, r1
 8005d08:	42a0      	cmp	r0, r4
 8005d0a:	d10b      	bne.n	8005d24 <_free_r+0x6c>
 8005d0c:	6820      	ldr	r0, [r4, #0]
 8005d0e:	4401      	add	r1, r0
 8005d10:	1850      	adds	r0, r2, r1
 8005d12:	4283      	cmp	r3, r0
 8005d14:	6011      	str	r1, [r2, #0]
 8005d16:	d1e0      	bne.n	8005cda <_free_r+0x22>
 8005d18:	6818      	ldr	r0, [r3, #0]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	4408      	add	r0, r1
 8005d1e:	6010      	str	r0, [r2, #0]
 8005d20:	6053      	str	r3, [r2, #4]
 8005d22:	e7da      	b.n	8005cda <_free_r+0x22>
 8005d24:	d902      	bls.n	8005d2c <_free_r+0x74>
 8005d26:	230c      	movs	r3, #12
 8005d28:	602b      	str	r3, [r5, #0]
 8005d2a:	e7d6      	b.n	8005cda <_free_r+0x22>
 8005d2c:	6820      	ldr	r0, [r4, #0]
 8005d2e:	1821      	adds	r1, r4, r0
 8005d30:	428b      	cmp	r3, r1
 8005d32:	bf01      	itttt	eq
 8005d34:	6819      	ldreq	r1, [r3, #0]
 8005d36:	685b      	ldreq	r3, [r3, #4]
 8005d38:	1809      	addeq	r1, r1, r0
 8005d3a:	6021      	streq	r1, [r4, #0]
 8005d3c:	6063      	str	r3, [r4, #4]
 8005d3e:	6054      	str	r4, [r2, #4]
 8005d40:	e7cb      	b.n	8005cda <_free_r+0x22>
 8005d42:	bd38      	pop	{r3, r4, r5, pc}
 8005d44:	200003c0 	.word	0x200003c0

08005d48 <malloc>:
 8005d48:	4b02      	ldr	r3, [pc, #8]	; (8005d54 <malloc+0xc>)
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	6818      	ldr	r0, [r3, #0]
 8005d4e:	f000 b823 	b.w	8005d98 <_malloc_r>
 8005d52:	bf00      	nop
 8005d54:	20000064 	.word	0x20000064

08005d58 <sbrk_aligned>:
 8005d58:	b570      	push	{r4, r5, r6, lr}
 8005d5a:	4e0e      	ldr	r6, [pc, #56]	; (8005d94 <sbrk_aligned+0x3c>)
 8005d5c:	460c      	mov	r4, r1
 8005d5e:	6831      	ldr	r1, [r6, #0]
 8005d60:	4605      	mov	r5, r0
 8005d62:	b911      	cbnz	r1, 8005d6a <sbrk_aligned+0x12>
 8005d64:	f000 fcc6 	bl	80066f4 <_sbrk_r>
 8005d68:	6030      	str	r0, [r6, #0]
 8005d6a:	4621      	mov	r1, r4
 8005d6c:	4628      	mov	r0, r5
 8005d6e:	f000 fcc1 	bl	80066f4 <_sbrk_r>
 8005d72:	1c43      	adds	r3, r0, #1
 8005d74:	d00a      	beq.n	8005d8c <sbrk_aligned+0x34>
 8005d76:	1cc4      	adds	r4, r0, #3
 8005d78:	f024 0403 	bic.w	r4, r4, #3
 8005d7c:	42a0      	cmp	r0, r4
 8005d7e:	d007      	beq.n	8005d90 <sbrk_aligned+0x38>
 8005d80:	1a21      	subs	r1, r4, r0
 8005d82:	4628      	mov	r0, r5
 8005d84:	f000 fcb6 	bl	80066f4 <_sbrk_r>
 8005d88:	3001      	adds	r0, #1
 8005d8a:	d101      	bne.n	8005d90 <sbrk_aligned+0x38>
 8005d8c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005d90:	4620      	mov	r0, r4
 8005d92:	bd70      	pop	{r4, r5, r6, pc}
 8005d94:	200003c4 	.word	0x200003c4

08005d98 <_malloc_r>:
 8005d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d9c:	1ccd      	adds	r5, r1, #3
 8005d9e:	f025 0503 	bic.w	r5, r5, #3
 8005da2:	3508      	adds	r5, #8
 8005da4:	2d0c      	cmp	r5, #12
 8005da6:	bf38      	it	cc
 8005da8:	250c      	movcc	r5, #12
 8005daa:	2d00      	cmp	r5, #0
 8005dac:	4607      	mov	r7, r0
 8005dae:	db01      	blt.n	8005db4 <_malloc_r+0x1c>
 8005db0:	42a9      	cmp	r1, r5
 8005db2:	d905      	bls.n	8005dc0 <_malloc_r+0x28>
 8005db4:	230c      	movs	r3, #12
 8005db6:	2600      	movs	r6, #0
 8005db8:	603b      	str	r3, [r7, #0]
 8005dba:	4630      	mov	r0, r6
 8005dbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dc0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005e94 <_malloc_r+0xfc>
 8005dc4:	f000 f868 	bl	8005e98 <__malloc_lock>
 8005dc8:	f8d8 3000 	ldr.w	r3, [r8]
 8005dcc:	461c      	mov	r4, r3
 8005dce:	bb5c      	cbnz	r4, 8005e28 <_malloc_r+0x90>
 8005dd0:	4629      	mov	r1, r5
 8005dd2:	4638      	mov	r0, r7
 8005dd4:	f7ff ffc0 	bl	8005d58 <sbrk_aligned>
 8005dd8:	1c43      	adds	r3, r0, #1
 8005dda:	4604      	mov	r4, r0
 8005ddc:	d155      	bne.n	8005e8a <_malloc_r+0xf2>
 8005dde:	f8d8 4000 	ldr.w	r4, [r8]
 8005de2:	4626      	mov	r6, r4
 8005de4:	2e00      	cmp	r6, #0
 8005de6:	d145      	bne.n	8005e74 <_malloc_r+0xdc>
 8005de8:	2c00      	cmp	r4, #0
 8005dea:	d048      	beq.n	8005e7e <_malloc_r+0xe6>
 8005dec:	6823      	ldr	r3, [r4, #0]
 8005dee:	4631      	mov	r1, r6
 8005df0:	4638      	mov	r0, r7
 8005df2:	eb04 0903 	add.w	r9, r4, r3
 8005df6:	f000 fc7d 	bl	80066f4 <_sbrk_r>
 8005dfa:	4581      	cmp	r9, r0
 8005dfc:	d13f      	bne.n	8005e7e <_malloc_r+0xe6>
 8005dfe:	6821      	ldr	r1, [r4, #0]
 8005e00:	4638      	mov	r0, r7
 8005e02:	1a6d      	subs	r5, r5, r1
 8005e04:	4629      	mov	r1, r5
 8005e06:	f7ff ffa7 	bl	8005d58 <sbrk_aligned>
 8005e0a:	3001      	adds	r0, #1
 8005e0c:	d037      	beq.n	8005e7e <_malloc_r+0xe6>
 8005e0e:	6823      	ldr	r3, [r4, #0]
 8005e10:	442b      	add	r3, r5
 8005e12:	6023      	str	r3, [r4, #0]
 8005e14:	f8d8 3000 	ldr.w	r3, [r8]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d038      	beq.n	8005e8e <_malloc_r+0xf6>
 8005e1c:	685a      	ldr	r2, [r3, #4]
 8005e1e:	42a2      	cmp	r2, r4
 8005e20:	d12b      	bne.n	8005e7a <_malloc_r+0xe2>
 8005e22:	2200      	movs	r2, #0
 8005e24:	605a      	str	r2, [r3, #4]
 8005e26:	e00f      	b.n	8005e48 <_malloc_r+0xb0>
 8005e28:	6822      	ldr	r2, [r4, #0]
 8005e2a:	1b52      	subs	r2, r2, r5
 8005e2c:	d41f      	bmi.n	8005e6e <_malloc_r+0xd6>
 8005e2e:	2a0b      	cmp	r2, #11
 8005e30:	d917      	bls.n	8005e62 <_malloc_r+0xca>
 8005e32:	1961      	adds	r1, r4, r5
 8005e34:	42a3      	cmp	r3, r4
 8005e36:	6025      	str	r5, [r4, #0]
 8005e38:	bf18      	it	ne
 8005e3a:	6059      	strne	r1, [r3, #4]
 8005e3c:	6863      	ldr	r3, [r4, #4]
 8005e3e:	bf08      	it	eq
 8005e40:	f8c8 1000 	streq.w	r1, [r8]
 8005e44:	5162      	str	r2, [r4, r5]
 8005e46:	604b      	str	r3, [r1, #4]
 8005e48:	4638      	mov	r0, r7
 8005e4a:	f104 060b 	add.w	r6, r4, #11
 8005e4e:	f000 f829 	bl	8005ea4 <__malloc_unlock>
 8005e52:	f026 0607 	bic.w	r6, r6, #7
 8005e56:	1d23      	adds	r3, r4, #4
 8005e58:	1af2      	subs	r2, r6, r3
 8005e5a:	d0ae      	beq.n	8005dba <_malloc_r+0x22>
 8005e5c:	1b9b      	subs	r3, r3, r6
 8005e5e:	50a3      	str	r3, [r4, r2]
 8005e60:	e7ab      	b.n	8005dba <_malloc_r+0x22>
 8005e62:	42a3      	cmp	r3, r4
 8005e64:	6862      	ldr	r2, [r4, #4]
 8005e66:	d1dd      	bne.n	8005e24 <_malloc_r+0x8c>
 8005e68:	f8c8 2000 	str.w	r2, [r8]
 8005e6c:	e7ec      	b.n	8005e48 <_malloc_r+0xb0>
 8005e6e:	4623      	mov	r3, r4
 8005e70:	6864      	ldr	r4, [r4, #4]
 8005e72:	e7ac      	b.n	8005dce <_malloc_r+0x36>
 8005e74:	4634      	mov	r4, r6
 8005e76:	6876      	ldr	r6, [r6, #4]
 8005e78:	e7b4      	b.n	8005de4 <_malloc_r+0x4c>
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	e7cc      	b.n	8005e18 <_malloc_r+0x80>
 8005e7e:	230c      	movs	r3, #12
 8005e80:	4638      	mov	r0, r7
 8005e82:	603b      	str	r3, [r7, #0]
 8005e84:	f000 f80e 	bl	8005ea4 <__malloc_unlock>
 8005e88:	e797      	b.n	8005dba <_malloc_r+0x22>
 8005e8a:	6025      	str	r5, [r4, #0]
 8005e8c:	e7dc      	b.n	8005e48 <_malloc_r+0xb0>
 8005e8e:	605b      	str	r3, [r3, #4]
 8005e90:	deff      	udf	#255	; 0xff
 8005e92:	bf00      	nop
 8005e94:	200003c0 	.word	0x200003c0

08005e98 <__malloc_lock>:
 8005e98:	4801      	ldr	r0, [pc, #4]	; (8005ea0 <__malloc_lock+0x8>)
 8005e9a:	f7ff b88e 	b.w	8004fba <__retarget_lock_acquire_recursive>
 8005e9e:	bf00      	nop
 8005ea0:	200003bc 	.word	0x200003bc

08005ea4 <__malloc_unlock>:
 8005ea4:	4801      	ldr	r0, [pc, #4]	; (8005eac <__malloc_unlock+0x8>)
 8005ea6:	f7ff b889 	b.w	8004fbc <__retarget_lock_release_recursive>
 8005eaa:	bf00      	nop
 8005eac:	200003bc 	.word	0x200003bc

08005eb0 <_Balloc>:
 8005eb0:	b570      	push	{r4, r5, r6, lr}
 8005eb2:	69c6      	ldr	r6, [r0, #28]
 8005eb4:	4604      	mov	r4, r0
 8005eb6:	460d      	mov	r5, r1
 8005eb8:	b976      	cbnz	r6, 8005ed8 <_Balloc+0x28>
 8005eba:	2010      	movs	r0, #16
 8005ebc:	f7ff ff44 	bl	8005d48 <malloc>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	61e0      	str	r0, [r4, #28]
 8005ec4:	b920      	cbnz	r0, 8005ed0 <_Balloc+0x20>
 8005ec6:	216b      	movs	r1, #107	; 0x6b
 8005ec8:	4b17      	ldr	r3, [pc, #92]	; (8005f28 <_Balloc+0x78>)
 8005eca:	4818      	ldr	r0, [pc, #96]	; (8005f2c <_Balloc+0x7c>)
 8005ecc:	f000 fc30 	bl	8006730 <__assert_func>
 8005ed0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ed4:	6006      	str	r6, [r0, #0]
 8005ed6:	60c6      	str	r6, [r0, #12]
 8005ed8:	69e6      	ldr	r6, [r4, #28]
 8005eda:	68f3      	ldr	r3, [r6, #12]
 8005edc:	b183      	cbz	r3, 8005f00 <_Balloc+0x50>
 8005ede:	69e3      	ldr	r3, [r4, #28]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005ee6:	b9b8      	cbnz	r0, 8005f18 <_Balloc+0x68>
 8005ee8:	2101      	movs	r1, #1
 8005eea:	fa01 f605 	lsl.w	r6, r1, r5
 8005eee:	1d72      	adds	r2, r6, #5
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	0092      	lsls	r2, r2, #2
 8005ef4:	f000 fc3a 	bl	800676c <_calloc_r>
 8005ef8:	b160      	cbz	r0, 8005f14 <_Balloc+0x64>
 8005efa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005efe:	e00e      	b.n	8005f1e <_Balloc+0x6e>
 8005f00:	2221      	movs	r2, #33	; 0x21
 8005f02:	2104      	movs	r1, #4
 8005f04:	4620      	mov	r0, r4
 8005f06:	f000 fc31 	bl	800676c <_calloc_r>
 8005f0a:	69e3      	ldr	r3, [r4, #28]
 8005f0c:	60f0      	str	r0, [r6, #12]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1e4      	bne.n	8005ede <_Balloc+0x2e>
 8005f14:	2000      	movs	r0, #0
 8005f16:	bd70      	pop	{r4, r5, r6, pc}
 8005f18:	6802      	ldr	r2, [r0, #0]
 8005f1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f1e:	2300      	movs	r3, #0
 8005f20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f24:	e7f7      	b.n	8005f16 <_Balloc+0x66>
 8005f26:	bf00      	nop
 8005f28:	08006dcb 	.word	0x08006dcb
 8005f2c:	08006e4b 	.word	0x08006e4b

08005f30 <_Bfree>:
 8005f30:	b570      	push	{r4, r5, r6, lr}
 8005f32:	69c6      	ldr	r6, [r0, #28]
 8005f34:	4605      	mov	r5, r0
 8005f36:	460c      	mov	r4, r1
 8005f38:	b976      	cbnz	r6, 8005f58 <_Bfree+0x28>
 8005f3a:	2010      	movs	r0, #16
 8005f3c:	f7ff ff04 	bl	8005d48 <malloc>
 8005f40:	4602      	mov	r2, r0
 8005f42:	61e8      	str	r0, [r5, #28]
 8005f44:	b920      	cbnz	r0, 8005f50 <_Bfree+0x20>
 8005f46:	218f      	movs	r1, #143	; 0x8f
 8005f48:	4b08      	ldr	r3, [pc, #32]	; (8005f6c <_Bfree+0x3c>)
 8005f4a:	4809      	ldr	r0, [pc, #36]	; (8005f70 <_Bfree+0x40>)
 8005f4c:	f000 fbf0 	bl	8006730 <__assert_func>
 8005f50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f54:	6006      	str	r6, [r0, #0]
 8005f56:	60c6      	str	r6, [r0, #12]
 8005f58:	b13c      	cbz	r4, 8005f6a <_Bfree+0x3a>
 8005f5a:	69eb      	ldr	r3, [r5, #28]
 8005f5c:	6862      	ldr	r2, [r4, #4]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f64:	6021      	str	r1, [r4, #0]
 8005f66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f6a:	bd70      	pop	{r4, r5, r6, pc}
 8005f6c:	08006dcb 	.word	0x08006dcb
 8005f70:	08006e4b 	.word	0x08006e4b

08005f74 <__multadd>:
 8005f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f78:	4607      	mov	r7, r0
 8005f7a:	460c      	mov	r4, r1
 8005f7c:	461e      	mov	r6, r3
 8005f7e:	2000      	movs	r0, #0
 8005f80:	690d      	ldr	r5, [r1, #16]
 8005f82:	f101 0c14 	add.w	ip, r1, #20
 8005f86:	f8dc 3000 	ldr.w	r3, [ip]
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	b299      	uxth	r1, r3
 8005f8e:	fb02 6101 	mla	r1, r2, r1, r6
 8005f92:	0c1e      	lsrs	r6, r3, #16
 8005f94:	0c0b      	lsrs	r3, r1, #16
 8005f96:	fb02 3306 	mla	r3, r2, r6, r3
 8005f9a:	b289      	uxth	r1, r1
 8005f9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005fa0:	4285      	cmp	r5, r0
 8005fa2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005fa6:	f84c 1b04 	str.w	r1, [ip], #4
 8005faa:	dcec      	bgt.n	8005f86 <__multadd+0x12>
 8005fac:	b30e      	cbz	r6, 8005ff2 <__multadd+0x7e>
 8005fae:	68a3      	ldr	r3, [r4, #8]
 8005fb0:	42ab      	cmp	r3, r5
 8005fb2:	dc19      	bgt.n	8005fe8 <__multadd+0x74>
 8005fb4:	6861      	ldr	r1, [r4, #4]
 8005fb6:	4638      	mov	r0, r7
 8005fb8:	3101      	adds	r1, #1
 8005fba:	f7ff ff79 	bl	8005eb0 <_Balloc>
 8005fbe:	4680      	mov	r8, r0
 8005fc0:	b928      	cbnz	r0, 8005fce <__multadd+0x5a>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	21ba      	movs	r1, #186	; 0xba
 8005fc6:	4b0c      	ldr	r3, [pc, #48]	; (8005ff8 <__multadd+0x84>)
 8005fc8:	480c      	ldr	r0, [pc, #48]	; (8005ffc <__multadd+0x88>)
 8005fca:	f000 fbb1 	bl	8006730 <__assert_func>
 8005fce:	6922      	ldr	r2, [r4, #16]
 8005fd0:	f104 010c 	add.w	r1, r4, #12
 8005fd4:	3202      	adds	r2, #2
 8005fd6:	0092      	lsls	r2, r2, #2
 8005fd8:	300c      	adds	r0, #12
 8005fda:	f000 fb9b 	bl	8006714 <memcpy>
 8005fde:	4621      	mov	r1, r4
 8005fe0:	4638      	mov	r0, r7
 8005fe2:	f7ff ffa5 	bl	8005f30 <_Bfree>
 8005fe6:	4644      	mov	r4, r8
 8005fe8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005fec:	3501      	adds	r5, #1
 8005fee:	615e      	str	r6, [r3, #20]
 8005ff0:	6125      	str	r5, [r4, #16]
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ff8:	08006e3a 	.word	0x08006e3a
 8005ffc:	08006e4b 	.word	0x08006e4b

08006000 <__hi0bits>:
 8006000:	0c02      	lsrs	r2, r0, #16
 8006002:	0412      	lsls	r2, r2, #16
 8006004:	4603      	mov	r3, r0
 8006006:	b9ca      	cbnz	r2, 800603c <__hi0bits+0x3c>
 8006008:	0403      	lsls	r3, r0, #16
 800600a:	2010      	movs	r0, #16
 800600c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006010:	bf04      	itt	eq
 8006012:	021b      	lsleq	r3, r3, #8
 8006014:	3008      	addeq	r0, #8
 8006016:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800601a:	bf04      	itt	eq
 800601c:	011b      	lsleq	r3, r3, #4
 800601e:	3004      	addeq	r0, #4
 8006020:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006024:	bf04      	itt	eq
 8006026:	009b      	lsleq	r3, r3, #2
 8006028:	3002      	addeq	r0, #2
 800602a:	2b00      	cmp	r3, #0
 800602c:	db05      	blt.n	800603a <__hi0bits+0x3a>
 800602e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006032:	f100 0001 	add.w	r0, r0, #1
 8006036:	bf08      	it	eq
 8006038:	2020      	moveq	r0, #32
 800603a:	4770      	bx	lr
 800603c:	2000      	movs	r0, #0
 800603e:	e7e5      	b.n	800600c <__hi0bits+0xc>

08006040 <__lo0bits>:
 8006040:	6803      	ldr	r3, [r0, #0]
 8006042:	4602      	mov	r2, r0
 8006044:	f013 0007 	ands.w	r0, r3, #7
 8006048:	d00b      	beq.n	8006062 <__lo0bits+0x22>
 800604a:	07d9      	lsls	r1, r3, #31
 800604c:	d421      	bmi.n	8006092 <__lo0bits+0x52>
 800604e:	0798      	lsls	r0, r3, #30
 8006050:	bf49      	itett	mi
 8006052:	085b      	lsrmi	r3, r3, #1
 8006054:	089b      	lsrpl	r3, r3, #2
 8006056:	2001      	movmi	r0, #1
 8006058:	6013      	strmi	r3, [r2, #0]
 800605a:	bf5c      	itt	pl
 800605c:	2002      	movpl	r0, #2
 800605e:	6013      	strpl	r3, [r2, #0]
 8006060:	4770      	bx	lr
 8006062:	b299      	uxth	r1, r3
 8006064:	b909      	cbnz	r1, 800606a <__lo0bits+0x2a>
 8006066:	2010      	movs	r0, #16
 8006068:	0c1b      	lsrs	r3, r3, #16
 800606a:	b2d9      	uxtb	r1, r3
 800606c:	b909      	cbnz	r1, 8006072 <__lo0bits+0x32>
 800606e:	3008      	adds	r0, #8
 8006070:	0a1b      	lsrs	r3, r3, #8
 8006072:	0719      	lsls	r1, r3, #28
 8006074:	bf04      	itt	eq
 8006076:	091b      	lsreq	r3, r3, #4
 8006078:	3004      	addeq	r0, #4
 800607a:	0799      	lsls	r1, r3, #30
 800607c:	bf04      	itt	eq
 800607e:	089b      	lsreq	r3, r3, #2
 8006080:	3002      	addeq	r0, #2
 8006082:	07d9      	lsls	r1, r3, #31
 8006084:	d403      	bmi.n	800608e <__lo0bits+0x4e>
 8006086:	085b      	lsrs	r3, r3, #1
 8006088:	f100 0001 	add.w	r0, r0, #1
 800608c:	d003      	beq.n	8006096 <__lo0bits+0x56>
 800608e:	6013      	str	r3, [r2, #0]
 8006090:	4770      	bx	lr
 8006092:	2000      	movs	r0, #0
 8006094:	4770      	bx	lr
 8006096:	2020      	movs	r0, #32
 8006098:	4770      	bx	lr
	...

0800609c <__i2b>:
 800609c:	b510      	push	{r4, lr}
 800609e:	460c      	mov	r4, r1
 80060a0:	2101      	movs	r1, #1
 80060a2:	f7ff ff05 	bl	8005eb0 <_Balloc>
 80060a6:	4602      	mov	r2, r0
 80060a8:	b928      	cbnz	r0, 80060b6 <__i2b+0x1a>
 80060aa:	f240 1145 	movw	r1, #325	; 0x145
 80060ae:	4b04      	ldr	r3, [pc, #16]	; (80060c0 <__i2b+0x24>)
 80060b0:	4804      	ldr	r0, [pc, #16]	; (80060c4 <__i2b+0x28>)
 80060b2:	f000 fb3d 	bl	8006730 <__assert_func>
 80060b6:	2301      	movs	r3, #1
 80060b8:	6144      	str	r4, [r0, #20]
 80060ba:	6103      	str	r3, [r0, #16]
 80060bc:	bd10      	pop	{r4, pc}
 80060be:	bf00      	nop
 80060c0:	08006e3a 	.word	0x08006e3a
 80060c4:	08006e4b 	.word	0x08006e4b

080060c8 <__multiply>:
 80060c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060cc:	4691      	mov	r9, r2
 80060ce:	690a      	ldr	r2, [r1, #16]
 80060d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80060d4:	460c      	mov	r4, r1
 80060d6:	429a      	cmp	r2, r3
 80060d8:	bfbe      	ittt	lt
 80060da:	460b      	movlt	r3, r1
 80060dc:	464c      	movlt	r4, r9
 80060de:	4699      	movlt	r9, r3
 80060e0:	6927      	ldr	r7, [r4, #16]
 80060e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80060e6:	68a3      	ldr	r3, [r4, #8]
 80060e8:	6861      	ldr	r1, [r4, #4]
 80060ea:	eb07 060a 	add.w	r6, r7, sl
 80060ee:	42b3      	cmp	r3, r6
 80060f0:	b085      	sub	sp, #20
 80060f2:	bfb8      	it	lt
 80060f4:	3101      	addlt	r1, #1
 80060f6:	f7ff fedb 	bl	8005eb0 <_Balloc>
 80060fa:	b930      	cbnz	r0, 800610a <__multiply+0x42>
 80060fc:	4602      	mov	r2, r0
 80060fe:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006102:	4b43      	ldr	r3, [pc, #268]	; (8006210 <__multiply+0x148>)
 8006104:	4843      	ldr	r0, [pc, #268]	; (8006214 <__multiply+0x14c>)
 8006106:	f000 fb13 	bl	8006730 <__assert_func>
 800610a:	f100 0514 	add.w	r5, r0, #20
 800610e:	462b      	mov	r3, r5
 8006110:	2200      	movs	r2, #0
 8006112:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006116:	4543      	cmp	r3, r8
 8006118:	d321      	bcc.n	800615e <__multiply+0x96>
 800611a:	f104 0314 	add.w	r3, r4, #20
 800611e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006122:	f109 0314 	add.w	r3, r9, #20
 8006126:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800612a:	9202      	str	r2, [sp, #8]
 800612c:	1b3a      	subs	r2, r7, r4
 800612e:	3a15      	subs	r2, #21
 8006130:	f022 0203 	bic.w	r2, r2, #3
 8006134:	3204      	adds	r2, #4
 8006136:	f104 0115 	add.w	r1, r4, #21
 800613a:	428f      	cmp	r7, r1
 800613c:	bf38      	it	cc
 800613e:	2204      	movcc	r2, #4
 8006140:	9201      	str	r2, [sp, #4]
 8006142:	9a02      	ldr	r2, [sp, #8]
 8006144:	9303      	str	r3, [sp, #12]
 8006146:	429a      	cmp	r2, r3
 8006148:	d80c      	bhi.n	8006164 <__multiply+0x9c>
 800614a:	2e00      	cmp	r6, #0
 800614c:	dd03      	ble.n	8006156 <__multiply+0x8e>
 800614e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006152:	2b00      	cmp	r3, #0
 8006154:	d05a      	beq.n	800620c <__multiply+0x144>
 8006156:	6106      	str	r6, [r0, #16]
 8006158:	b005      	add	sp, #20
 800615a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800615e:	f843 2b04 	str.w	r2, [r3], #4
 8006162:	e7d8      	b.n	8006116 <__multiply+0x4e>
 8006164:	f8b3 a000 	ldrh.w	sl, [r3]
 8006168:	f1ba 0f00 	cmp.w	sl, #0
 800616c:	d023      	beq.n	80061b6 <__multiply+0xee>
 800616e:	46a9      	mov	r9, r5
 8006170:	f04f 0c00 	mov.w	ip, #0
 8006174:	f104 0e14 	add.w	lr, r4, #20
 8006178:	f85e 2b04 	ldr.w	r2, [lr], #4
 800617c:	f8d9 1000 	ldr.w	r1, [r9]
 8006180:	fa1f fb82 	uxth.w	fp, r2
 8006184:	b289      	uxth	r1, r1
 8006186:	fb0a 110b 	mla	r1, sl, fp, r1
 800618a:	4461      	add	r1, ip
 800618c:	f8d9 c000 	ldr.w	ip, [r9]
 8006190:	0c12      	lsrs	r2, r2, #16
 8006192:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006196:	fb0a c202 	mla	r2, sl, r2, ip
 800619a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800619e:	b289      	uxth	r1, r1
 80061a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80061a4:	4577      	cmp	r7, lr
 80061a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80061aa:	f849 1b04 	str.w	r1, [r9], #4
 80061ae:	d8e3      	bhi.n	8006178 <__multiply+0xb0>
 80061b0:	9a01      	ldr	r2, [sp, #4]
 80061b2:	f845 c002 	str.w	ip, [r5, r2]
 80061b6:	9a03      	ldr	r2, [sp, #12]
 80061b8:	3304      	adds	r3, #4
 80061ba:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80061be:	f1b9 0f00 	cmp.w	r9, #0
 80061c2:	d021      	beq.n	8006208 <__multiply+0x140>
 80061c4:	46ae      	mov	lr, r5
 80061c6:	f04f 0a00 	mov.w	sl, #0
 80061ca:	6829      	ldr	r1, [r5, #0]
 80061cc:	f104 0c14 	add.w	ip, r4, #20
 80061d0:	f8bc b000 	ldrh.w	fp, [ip]
 80061d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80061d8:	b289      	uxth	r1, r1
 80061da:	fb09 220b 	mla	r2, r9, fp, r2
 80061de:	4452      	add	r2, sl
 80061e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80061e4:	f84e 1b04 	str.w	r1, [lr], #4
 80061e8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80061ec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80061f0:	f8be 1000 	ldrh.w	r1, [lr]
 80061f4:	4567      	cmp	r7, ip
 80061f6:	fb09 110a 	mla	r1, r9, sl, r1
 80061fa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80061fe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006202:	d8e5      	bhi.n	80061d0 <__multiply+0x108>
 8006204:	9a01      	ldr	r2, [sp, #4]
 8006206:	50a9      	str	r1, [r5, r2]
 8006208:	3504      	adds	r5, #4
 800620a:	e79a      	b.n	8006142 <__multiply+0x7a>
 800620c:	3e01      	subs	r6, #1
 800620e:	e79c      	b.n	800614a <__multiply+0x82>
 8006210:	08006e3a 	.word	0x08006e3a
 8006214:	08006e4b 	.word	0x08006e4b

08006218 <__pow5mult>:
 8006218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800621c:	4615      	mov	r5, r2
 800621e:	f012 0203 	ands.w	r2, r2, #3
 8006222:	4606      	mov	r6, r0
 8006224:	460f      	mov	r7, r1
 8006226:	d007      	beq.n	8006238 <__pow5mult+0x20>
 8006228:	4c25      	ldr	r4, [pc, #148]	; (80062c0 <__pow5mult+0xa8>)
 800622a:	3a01      	subs	r2, #1
 800622c:	2300      	movs	r3, #0
 800622e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006232:	f7ff fe9f 	bl	8005f74 <__multadd>
 8006236:	4607      	mov	r7, r0
 8006238:	10ad      	asrs	r5, r5, #2
 800623a:	d03d      	beq.n	80062b8 <__pow5mult+0xa0>
 800623c:	69f4      	ldr	r4, [r6, #28]
 800623e:	b97c      	cbnz	r4, 8006260 <__pow5mult+0x48>
 8006240:	2010      	movs	r0, #16
 8006242:	f7ff fd81 	bl	8005d48 <malloc>
 8006246:	4602      	mov	r2, r0
 8006248:	61f0      	str	r0, [r6, #28]
 800624a:	b928      	cbnz	r0, 8006258 <__pow5mult+0x40>
 800624c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006250:	4b1c      	ldr	r3, [pc, #112]	; (80062c4 <__pow5mult+0xac>)
 8006252:	481d      	ldr	r0, [pc, #116]	; (80062c8 <__pow5mult+0xb0>)
 8006254:	f000 fa6c 	bl	8006730 <__assert_func>
 8006258:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800625c:	6004      	str	r4, [r0, #0]
 800625e:	60c4      	str	r4, [r0, #12]
 8006260:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006264:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006268:	b94c      	cbnz	r4, 800627e <__pow5mult+0x66>
 800626a:	f240 2171 	movw	r1, #625	; 0x271
 800626e:	4630      	mov	r0, r6
 8006270:	f7ff ff14 	bl	800609c <__i2b>
 8006274:	2300      	movs	r3, #0
 8006276:	4604      	mov	r4, r0
 8006278:	f8c8 0008 	str.w	r0, [r8, #8]
 800627c:	6003      	str	r3, [r0, #0]
 800627e:	f04f 0900 	mov.w	r9, #0
 8006282:	07eb      	lsls	r3, r5, #31
 8006284:	d50a      	bpl.n	800629c <__pow5mult+0x84>
 8006286:	4639      	mov	r1, r7
 8006288:	4622      	mov	r2, r4
 800628a:	4630      	mov	r0, r6
 800628c:	f7ff ff1c 	bl	80060c8 <__multiply>
 8006290:	4680      	mov	r8, r0
 8006292:	4639      	mov	r1, r7
 8006294:	4630      	mov	r0, r6
 8006296:	f7ff fe4b 	bl	8005f30 <_Bfree>
 800629a:	4647      	mov	r7, r8
 800629c:	106d      	asrs	r5, r5, #1
 800629e:	d00b      	beq.n	80062b8 <__pow5mult+0xa0>
 80062a0:	6820      	ldr	r0, [r4, #0]
 80062a2:	b938      	cbnz	r0, 80062b4 <__pow5mult+0x9c>
 80062a4:	4622      	mov	r2, r4
 80062a6:	4621      	mov	r1, r4
 80062a8:	4630      	mov	r0, r6
 80062aa:	f7ff ff0d 	bl	80060c8 <__multiply>
 80062ae:	6020      	str	r0, [r4, #0]
 80062b0:	f8c0 9000 	str.w	r9, [r0]
 80062b4:	4604      	mov	r4, r0
 80062b6:	e7e4      	b.n	8006282 <__pow5mult+0x6a>
 80062b8:	4638      	mov	r0, r7
 80062ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062be:	bf00      	nop
 80062c0:	08006f98 	.word	0x08006f98
 80062c4:	08006dcb 	.word	0x08006dcb
 80062c8:	08006e4b 	.word	0x08006e4b

080062cc <__lshift>:
 80062cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062d0:	460c      	mov	r4, r1
 80062d2:	4607      	mov	r7, r0
 80062d4:	4691      	mov	r9, r2
 80062d6:	6923      	ldr	r3, [r4, #16]
 80062d8:	6849      	ldr	r1, [r1, #4]
 80062da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80062de:	68a3      	ldr	r3, [r4, #8]
 80062e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80062e4:	f108 0601 	add.w	r6, r8, #1
 80062e8:	42b3      	cmp	r3, r6
 80062ea:	db0b      	blt.n	8006304 <__lshift+0x38>
 80062ec:	4638      	mov	r0, r7
 80062ee:	f7ff fddf 	bl	8005eb0 <_Balloc>
 80062f2:	4605      	mov	r5, r0
 80062f4:	b948      	cbnz	r0, 800630a <__lshift+0x3e>
 80062f6:	4602      	mov	r2, r0
 80062f8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80062fc:	4b27      	ldr	r3, [pc, #156]	; (800639c <__lshift+0xd0>)
 80062fe:	4828      	ldr	r0, [pc, #160]	; (80063a0 <__lshift+0xd4>)
 8006300:	f000 fa16 	bl	8006730 <__assert_func>
 8006304:	3101      	adds	r1, #1
 8006306:	005b      	lsls	r3, r3, #1
 8006308:	e7ee      	b.n	80062e8 <__lshift+0x1c>
 800630a:	2300      	movs	r3, #0
 800630c:	f100 0114 	add.w	r1, r0, #20
 8006310:	f100 0210 	add.w	r2, r0, #16
 8006314:	4618      	mov	r0, r3
 8006316:	4553      	cmp	r3, sl
 8006318:	db33      	blt.n	8006382 <__lshift+0xb6>
 800631a:	6920      	ldr	r0, [r4, #16]
 800631c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006320:	f104 0314 	add.w	r3, r4, #20
 8006324:	f019 091f 	ands.w	r9, r9, #31
 8006328:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800632c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006330:	d02b      	beq.n	800638a <__lshift+0xbe>
 8006332:	468a      	mov	sl, r1
 8006334:	2200      	movs	r2, #0
 8006336:	f1c9 0e20 	rsb	lr, r9, #32
 800633a:	6818      	ldr	r0, [r3, #0]
 800633c:	fa00 f009 	lsl.w	r0, r0, r9
 8006340:	4310      	orrs	r0, r2
 8006342:	f84a 0b04 	str.w	r0, [sl], #4
 8006346:	f853 2b04 	ldr.w	r2, [r3], #4
 800634a:	459c      	cmp	ip, r3
 800634c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006350:	d8f3      	bhi.n	800633a <__lshift+0x6e>
 8006352:	ebac 0304 	sub.w	r3, ip, r4
 8006356:	3b15      	subs	r3, #21
 8006358:	f023 0303 	bic.w	r3, r3, #3
 800635c:	3304      	adds	r3, #4
 800635e:	f104 0015 	add.w	r0, r4, #21
 8006362:	4584      	cmp	ip, r0
 8006364:	bf38      	it	cc
 8006366:	2304      	movcc	r3, #4
 8006368:	50ca      	str	r2, [r1, r3]
 800636a:	b10a      	cbz	r2, 8006370 <__lshift+0xa4>
 800636c:	f108 0602 	add.w	r6, r8, #2
 8006370:	3e01      	subs	r6, #1
 8006372:	4638      	mov	r0, r7
 8006374:	4621      	mov	r1, r4
 8006376:	612e      	str	r6, [r5, #16]
 8006378:	f7ff fdda 	bl	8005f30 <_Bfree>
 800637c:	4628      	mov	r0, r5
 800637e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006382:	f842 0f04 	str.w	r0, [r2, #4]!
 8006386:	3301      	adds	r3, #1
 8006388:	e7c5      	b.n	8006316 <__lshift+0x4a>
 800638a:	3904      	subs	r1, #4
 800638c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006390:	459c      	cmp	ip, r3
 8006392:	f841 2f04 	str.w	r2, [r1, #4]!
 8006396:	d8f9      	bhi.n	800638c <__lshift+0xc0>
 8006398:	e7ea      	b.n	8006370 <__lshift+0xa4>
 800639a:	bf00      	nop
 800639c:	08006e3a 	.word	0x08006e3a
 80063a0:	08006e4b 	.word	0x08006e4b

080063a4 <__mcmp>:
 80063a4:	4603      	mov	r3, r0
 80063a6:	690a      	ldr	r2, [r1, #16]
 80063a8:	6900      	ldr	r0, [r0, #16]
 80063aa:	b530      	push	{r4, r5, lr}
 80063ac:	1a80      	subs	r0, r0, r2
 80063ae:	d10d      	bne.n	80063cc <__mcmp+0x28>
 80063b0:	3314      	adds	r3, #20
 80063b2:	3114      	adds	r1, #20
 80063b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80063b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80063bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80063c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80063c4:	4295      	cmp	r5, r2
 80063c6:	d002      	beq.n	80063ce <__mcmp+0x2a>
 80063c8:	d304      	bcc.n	80063d4 <__mcmp+0x30>
 80063ca:	2001      	movs	r0, #1
 80063cc:	bd30      	pop	{r4, r5, pc}
 80063ce:	42a3      	cmp	r3, r4
 80063d0:	d3f4      	bcc.n	80063bc <__mcmp+0x18>
 80063d2:	e7fb      	b.n	80063cc <__mcmp+0x28>
 80063d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063d8:	e7f8      	b.n	80063cc <__mcmp+0x28>
	...

080063dc <__mdiff>:
 80063dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e0:	460d      	mov	r5, r1
 80063e2:	4607      	mov	r7, r0
 80063e4:	4611      	mov	r1, r2
 80063e6:	4628      	mov	r0, r5
 80063e8:	4614      	mov	r4, r2
 80063ea:	f7ff ffdb 	bl	80063a4 <__mcmp>
 80063ee:	1e06      	subs	r6, r0, #0
 80063f0:	d111      	bne.n	8006416 <__mdiff+0x3a>
 80063f2:	4631      	mov	r1, r6
 80063f4:	4638      	mov	r0, r7
 80063f6:	f7ff fd5b 	bl	8005eb0 <_Balloc>
 80063fa:	4602      	mov	r2, r0
 80063fc:	b928      	cbnz	r0, 800640a <__mdiff+0x2e>
 80063fe:	f240 2137 	movw	r1, #567	; 0x237
 8006402:	4b3a      	ldr	r3, [pc, #232]	; (80064ec <__mdiff+0x110>)
 8006404:	483a      	ldr	r0, [pc, #232]	; (80064f0 <__mdiff+0x114>)
 8006406:	f000 f993 	bl	8006730 <__assert_func>
 800640a:	2301      	movs	r3, #1
 800640c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006410:	4610      	mov	r0, r2
 8006412:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006416:	bfa4      	itt	ge
 8006418:	4623      	movge	r3, r4
 800641a:	462c      	movge	r4, r5
 800641c:	4638      	mov	r0, r7
 800641e:	6861      	ldr	r1, [r4, #4]
 8006420:	bfa6      	itte	ge
 8006422:	461d      	movge	r5, r3
 8006424:	2600      	movge	r6, #0
 8006426:	2601      	movlt	r6, #1
 8006428:	f7ff fd42 	bl	8005eb0 <_Balloc>
 800642c:	4602      	mov	r2, r0
 800642e:	b918      	cbnz	r0, 8006438 <__mdiff+0x5c>
 8006430:	f240 2145 	movw	r1, #581	; 0x245
 8006434:	4b2d      	ldr	r3, [pc, #180]	; (80064ec <__mdiff+0x110>)
 8006436:	e7e5      	b.n	8006404 <__mdiff+0x28>
 8006438:	f102 0814 	add.w	r8, r2, #20
 800643c:	46c2      	mov	sl, r8
 800643e:	f04f 0c00 	mov.w	ip, #0
 8006442:	6927      	ldr	r7, [r4, #16]
 8006444:	60c6      	str	r6, [r0, #12]
 8006446:	692e      	ldr	r6, [r5, #16]
 8006448:	f104 0014 	add.w	r0, r4, #20
 800644c:	f105 0914 	add.w	r9, r5, #20
 8006450:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006454:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006458:	3410      	adds	r4, #16
 800645a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800645e:	f859 3b04 	ldr.w	r3, [r9], #4
 8006462:	fa1f f18b 	uxth.w	r1, fp
 8006466:	4461      	add	r1, ip
 8006468:	fa1f fc83 	uxth.w	ip, r3
 800646c:	0c1b      	lsrs	r3, r3, #16
 800646e:	eba1 010c 	sub.w	r1, r1, ip
 8006472:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006476:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800647a:	b289      	uxth	r1, r1
 800647c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006480:	454e      	cmp	r6, r9
 8006482:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006486:	f84a 1b04 	str.w	r1, [sl], #4
 800648a:	d8e6      	bhi.n	800645a <__mdiff+0x7e>
 800648c:	1b73      	subs	r3, r6, r5
 800648e:	3b15      	subs	r3, #21
 8006490:	f023 0303 	bic.w	r3, r3, #3
 8006494:	3515      	adds	r5, #21
 8006496:	3304      	adds	r3, #4
 8006498:	42ae      	cmp	r6, r5
 800649a:	bf38      	it	cc
 800649c:	2304      	movcc	r3, #4
 800649e:	4418      	add	r0, r3
 80064a0:	4443      	add	r3, r8
 80064a2:	461e      	mov	r6, r3
 80064a4:	4605      	mov	r5, r0
 80064a6:	4575      	cmp	r5, lr
 80064a8:	d30e      	bcc.n	80064c8 <__mdiff+0xec>
 80064aa:	f10e 0103 	add.w	r1, lr, #3
 80064ae:	1a09      	subs	r1, r1, r0
 80064b0:	f021 0103 	bic.w	r1, r1, #3
 80064b4:	3803      	subs	r0, #3
 80064b6:	4586      	cmp	lr, r0
 80064b8:	bf38      	it	cc
 80064ba:	2100      	movcc	r1, #0
 80064bc:	440b      	add	r3, r1
 80064be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80064c2:	b189      	cbz	r1, 80064e8 <__mdiff+0x10c>
 80064c4:	6117      	str	r7, [r2, #16]
 80064c6:	e7a3      	b.n	8006410 <__mdiff+0x34>
 80064c8:	f855 8b04 	ldr.w	r8, [r5], #4
 80064cc:	fa1f f188 	uxth.w	r1, r8
 80064d0:	4461      	add	r1, ip
 80064d2:	140c      	asrs	r4, r1, #16
 80064d4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80064d8:	b289      	uxth	r1, r1
 80064da:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80064de:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80064e2:	f846 1b04 	str.w	r1, [r6], #4
 80064e6:	e7de      	b.n	80064a6 <__mdiff+0xca>
 80064e8:	3f01      	subs	r7, #1
 80064ea:	e7e8      	b.n	80064be <__mdiff+0xe2>
 80064ec:	08006e3a 	.word	0x08006e3a
 80064f0:	08006e4b 	.word	0x08006e4b

080064f4 <__d2b>:
 80064f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064f6:	2101      	movs	r1, #1
 80064f8:	4617      	mov	r7, r2
 80064fa:	461c      	mov	r4, r3
 80064fc:	9e08      	ldr	r6, [sp, #32]
 80064fe:	f7ff fcd7 	bl	8005eb0 <_Balloc>
 8006502:	4605      	mov	r5, r0
 8006504:	b930      	cbnz	r0, 8006514 <__d2b+0x20>
 8006506:	4602      	mov	r2, r0
 8006508:	f240 310f 	movw	r1, #783	; 0x30f
 800650c:	4b22      	ldr	r3, [pc, #136]	; (8006598 <__d2b+0xa4>)
 800650e:	4823      	ldr	r0, [pc, #140]	; (800659c <__d2b+0xa8>)
 8006510:	f000 f90e 	bl	8006730 <__assert_func>
 8006514:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8006518:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800651c:	bb24      	cbnz	r4, 8006568 <__d2b+0x74>
 800651e:	2f00      	cmp	r7, #0
 8006520:	9301      	str	r3, [sp, #4]
 8006522:	d026      	beq.n	8006572 <__d2b+0x7e>
 8006524:	4668      	mov	r0, sp
 8006526:	9700      	str	r7, [sp, #0]
 8006528:	f7ff fd8a 	bl	8006040 <__lo0bits>
 800652c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006530:	b1e8      	cbz	r0, 800656e <__d2b+0x7a>
 8006532:	f1c0 0320 	rsb	r3, r0, #32
 8006536:	fa02 f303 	lsl.w	r3, r2, r3
 800653a:	430b      	orrs	r3, r1
 800653c:	40c2      	lsrs	r2, r0
 800653e:	616b      	str	r3, [r5, #20]
 8006540:	9201      	str	r2, [sp, #4]
 8006542:	9b01      	ldr	r3, [sp, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	bf14      	ite	ne
 8006548:	2102      	movne	r1, #2
 800654a:	2101      	moveq	r1, #1
 800654c:	61ab      	str	r3, [r5, #24]
 800654e:	6129      	str	r1, [r5, #16]
 8006550:	b1bc      	cbz	r4, 8006582 <__d2b+0x8e>
 8006552:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006556:	4404      	add	r4, r0
 8006558:	6034      	str	r4, [r6, #0]
 800655a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800655e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006560:	6018      	str	r0, [r3, #0]
 8006562:	4628      	mov	r0, r5
 8006564:	b003      	add	sp, #12
 8006566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006568:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800656c:	e7d7      	b.n	800651e <__d2b+0x2a>
 800656e:	6169      	str	r1, [r5, #20]
 8006570:	e7e7      	b.n	8006542 <__d2b+0x4e>
 8006572:	a801      	add	r0, sp, #4
 8006574:	f7ff fd64 	bl	8006040 <__lo0bits>
 8006578:	9b01      	ldr	r3, [sp, #4]
 800657a:	2101      	movs	r1, #1
 800657c:	616b      	str	r3, [r5, #20]
 800657e:	3020      	adds	r0, #32
 8006580:	e7e5      	b.n	800654e <__d2b+0x5a>
 8006582:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006586:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800658a:	6030      	str	r0, [r6, #0]
 800658c:	6918      	ldr	r0, [r3, #16]
 800658e:	f7ff fd37 	bl	8006000 <__hi0bits>
 8006592:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006596:	e7e2      	b.n	800655e <__d2b+0x6a>
 8006598:	08006e3a 	.word	0x08006e3a
 800659c:	08006e4b 	.word	0x08006e4b

080065a0 <__sflush_r>:
 80065a0:	898a      	ldrh	r2, [r1, #12]
 80065a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a4:	4605      	mov	r5, r0
 80065a6:	0710      	lsls	r0, r2, #28
 80065a8:	460c      	mov	r4, r1
 80065aa:	d457      	bmi.n	800665c <__sflush_r+0xbc>
 80065ac:	684b      	ldr	r3, [r1, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	dc04      	bgt.n	80065bc <__sflush_r+0x1c>
 80065b2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	dc01      	bgt.n	80065bc <__sflush_r+0x1c>
 80065b8:	2000      	movs	r0, #0
 80065ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80065be:	2e00      	cmp	r6, #0
 80065c0:	d0fa      	beq.n	80065b8 <__sflush_r+0x18>
 80065c2:	2300      	movs	r3, #0
 80065c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80065c8:	682f      	ldr	r7, [r5, #0]
 80065ca:	6a21      	ldr	r1, [r4, #32]
 80065cc:	602b      	str	r3, [r5, #0]
 80065ce:	d032      	beq.n	8006636 <__sflush_r+0x96>
 80065d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80065d2:	89a3      	ldrh	r3, [r4, #12]
 80065d4:	075a      	lsls	r2, r3, #29
 80065d6:	d505      	bpl.n	80065e4 <__sflush_r+0x44>
 80065d8:	6863      	ldr	r3, [r4, #4]
 80065da:	1ac0      	subs	r0, r0, r3
 80065dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80065de:	b10b      	cbz	r3, 80065e4 <__sflush_r+0x44>
 80065e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80065e2:	1ac0      	subs	r0, r0, r3
 80065e4:	2300      	movs	r3, #0
 80065e6:	4602      	mov	r2, r0
 80065e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80065ea:	4628      	mov	r0, r5
 80065ec:	6a21      	ldr	r1, [r4, #32]
 80065ee:	47b0      	blx	r6
 80065f0:	1c43      	adds	r3, r0, #1
 80065f2:	89a3      	ldrh	r3, [r4, #12]
 80065f4:	d106      	bne.n	8006604 <__sflush_r+0x64>
 80065f6:	6829      	ldr	r1, [r5, #0]
 80065f8:	291d      	cmp	r1, #29
 80065fa:	d82b      	bhi.n	8006654 <__sflush_r+0xb4>
 80065fc:	4a28      	ldr	r2, [pc, #160]	; (80066a0 <__sflush_r+0x100>)
 80065fe:	410a      	asrs	r2, r1
 8006600:	07d6      	lsls	r6, r2, #31
 8006602:	d427      	bmi.n	8006654 <__sflush_r+0xb4>
 8006604:	2200      	movs	r2, #0
 8006606:	6062      	str	r2, [r4, #4]
 8006608:	6922      	ldr	r2, [r4, #16]
 800660a:	04d9      	lsls	r1, r3, #19
 800660c:	6022      	str	r2, [r4, #0]
 800660e:	d504      	bpl.n	800661a <__sflush_r+0x7a>
 8006610:	1c42      	adds	r2, r0, #1
 8006612:	d101      	bne.n	8006618 <__sflush_r+0x78>
 8006614:	682b      	ldr	r3, [r5, #0]
 8006616:	b903      	cbnz	r3, 800661a <__sflush_r+0x7a>
 8006618:	6560      	str	r0, [r4, #84]	; 0x54
 800661a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800661c:	602f      	str	r7, [r5, #0]
 800661e:	2900      	cmp	r1, #0
 8006620:	d0ca      	beq.n	80065b8 <__sflush_r+0x18>
 8006622:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006626:	4299      	cmp	r1, r3
 8006628:	d002      	beq.n	8006630 <__sflush_r+0x90>
 800662a:	4628      	mov	r0, r5
 800662c:	f7ff fb44 	bl	8005cb8 <_free_r>
 8006630:	2000      	movs	r0, #0
 8006632:	6360      	str	r0, [r4, #52]	; 0x34
 8006634:	e7c1      	b.n	80065ba <__sflush_r+0x1a>
 8006636:	2301      	movs	r3, #1
 8006638:	4628      	mov	r0, r5
 800663a:	47b0      	blx	r6
 800663c:	1c41      	adds	r1, r0, #1
 800663e:	d1c8      	bne.n	80065d2 <__sflush_r+0x32>
 8006640:	682b      	ldr	r3, [r5, #0]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d0c5      	beq.n	80065d2 <__sflush_r+0x32>
 8006646:	2b1d      	cmp	r3, #29
 8006648:	d001      	beq.n	800664e <__sflush_r+0xae>
 800664a:	2b16      	cmp	r3, #22
 800664c:	d101      	bne.n	8006652 <__sflush_r+0xb2>
 800664e:	602f      	str	r7, [r5, #0]
 8006650:	e7b2      	b.n	80065b8 <__sflush_r+0x18>
 8006652:	89a3      	ldrh	r3, [r4, #12]
 8006654:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006658:	81a3      	strh	r3, [r4, #12]
 800665a:	e7ae      	b.n	80065ba <__sflush_r+0x1a>
 800665c:	690f      	ldr	r7, [r1, #16]
 800665e:	2f00      	cmp	r7, #0
 8006660:	d0aa      	beq.n	80065b8 <__sflush_r+0x18>
 8006662:	0793      	lsls	r3, r2, #30
 8006664:	bf18      	it	ne
 8006666:	2300      	movne	r3, #0
 8006668:	680e      	ldr	r6, [r1, #0]
 800666a:	bf08      	it	eq
 800666c:	694b      	ldreq	r3, [r1, #20]
 800666e:	1bf6      	subs	r6, r6, r7
 8006670:	600f      	str	r7, [r1, #0]
 8006672:	608b      	str	r3, [r1, #8]
 8006674:	2e00      	cmp	r6, #0
 8006676:	dd9f      	ble.n	80065b8 <__sflush_r+0x18>
 8006678:	4633      	mov	r3, r6
 800667a:	463a      	mov	r2, r7
 800667c:	4628      	mov	r0, r5
 800667e:	6a21      	ldr	r1, [r4, #32]
 8006680:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006684:	47e0      	blx	ip
 8006686:	2800      	cmp	r0, #0
 8006688:	dc06      	bgt.n	8006698 <__sflush_r+0xf8>
 800668a:	89a3      	ldrh	r3, [r4, #12]
 800668c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006694:	81a3      	strh	r3, [r4, #12]
 8006696:	e790      	b.n	80065ba <__sflush_r+0x1a>
 8006698:	4407      	add	r7, r0
 800669a:	1a36      	subs	r6, r6, r0
 800669c:	e7ea      	b.n	8006674 <__sflush_r+0xd4>
 800669e:	bf00      	nop
 80066a0:	dfbffffe 	.word	0xdfbffffe

080066a4 <_fflush_r>:
 80066a4:	b538      	push	{r3, r4, r5, lr}
 80066a6:	690b      	ldr	r3, [r1, #16]
 80066a8:	4605      	mov	r5, r0
 80066aa:	460c      	mov	r4, r1
 80066ac:	b913      	cbnz	r3, 80066b4 <_fflush_r+0x10>
 80066ae:	2500      	movs	r5, #0
 80066b0:	4628      	mov	r0, r5
 80066b2:	bd38      	pop	{r3, r4, r5, pc}
 80066b4:	b118      	cbz	r0, 80066be <_fflush_r+0x1a>
 80066b6:	6a03      	ldr	r3, [r0, #32]
 80066b8:	b90b      	cbnz	r3, 80066be <_fflush_r+0x1a>
 80066ba:	f7fe fb87 	bl	8004dcc <__sinit>
 80066be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d0f3      	beq.n	80066ae <_fflush_r+0xa>
 80066c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80066c8:	07d0      	lsls	r0, r2, #31
 80066ca:	d404      	bmi.n	80066d6 <_fflush_r+0x32>
 80066cc:	0599      	lsls	r1, r3, #22
 80066ce:	d402      	bmi.n	80066d6 <_fflush_r+0x32>
 80066d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066d2:	f7fe fc72 	bl	8004fba <__retarget_lock_acquire_recursive>
 80066d6:	4628      	mov	r0, r5
 80066d8:	4621      	mov	r1, r4
 80066da:	f7ff ff61 	bl	80065a0 <__sflush_r>
 80066de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80066e0:	4605      	mov	r5, r0
 80066e2:	07da      	lsls	r2, r3, #31
 80066e4:	d4e4      	bmi.n	80066b0 <_fflush_r+0xc>
 80066e6:	89a3      	ldrh	r3, [r4, #12]
 80066e8:	059b      	lsls	r3, r3, #22
 80066ea:	d4e1      	bmi.n	80066b0 <_fflush_r+0xc>
 80066ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066ee:	f7fe fc65 	bl	8004fbc <__retarget_lock_release_recursive>
 80066f2:	e7dd      	b.n	80066b0 <_fflush_r+0xc>

080066f4 <_sbrk_r>:
 80066f4:	b538      	push	{r3, r4, r5, lr}
 80066f6:	2300      	movs	r3, #0
 80066f8:	4d05      	ldr	r5, [pc, #20]	; (8006710 <_sbrk_r+0x1c>)
 80066fa:	4604      	mov	r4, r0
 80066fc:	4608      	mov	r0, r1
 80066fe:	602b      	str	r3, [r5, #0]
 8006700:	f7fa fc94 	bl	800102c <_sbrk>
 8006704:	1c43      	adds	r3, r0, #1
 8006706:	d102      	bne.n	800670e <_sbrk_r+0x1a>
 8006708:	682b      	ldr	r3, [r5, #0]
 800670a:	b103      	cbz	r3, 800670e <_sbrk_r+0x1a>
 800670c:	6023      	str	r3, [r4, #0]
 800670e:	bd38      	pop	{r3, r4, r5, pc}
 8006710:	200003b8 	.word	0x200003b8

08006714 <memcpy>:
 8006714:	440a      	add	r2, r1
 8006716:	4291      	cmp	r1, r2
 8006718:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800671c:	d100      	bne.n	8006720 <memcpy+0xc>
 800671e:	4770      	bx	lr
 8006720:	b510      	push	{r4, lr}
 8006722:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006726:	4291      	cmp	r1, r2
 8006728:	f803 4f01 	strb.w	r4, [r3, #1]!
 800672c:	d1f9      	bne.n	8006722 <memcpy+0xe>
 800672e:	bd10      	pop	{r4, pc}

08006730 <__assert_func>:
 8006730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006732:	4614      	mov	r4, r2
 8006734:	461a      	mov	r2, r3
 8006736:	4b09      	ldr	r3, [pc, #36]	; (800675c <__assert_func+0x2c>)
 8006738:	4605      	mov	r5, r0
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68d8      	ldr	r0, [r3, #12]
 800673e:	b14c      	cbz	r4, 8006754 <__assert_func+0x24>
 8006740:	4b07      	ldr	r3, [pc, #28]	; (8006760 <__assert_func+0x30>)
 8006742:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006746:	9100      	str	r1, [sp, #0]
 8006748:	462b      	mov	r3, r5
 800674a:	4906      	ldr	r1, [pc, #24]	; (8006764 <__assert_func+0x34>)
 800674c:	f000 f842 	bl	80067d4 <fiprintf>
 8006750:	f000 f852 	bl	80067f8 <abort>
 8006754:	4b04      	ldr	r3, [pc, #16]	; (8006768 <__assert_func+0x38>)
 8006756:	461c      	mov	r4, r3
 8006758:	e7f3      	b.n	8006742 <__assert_func+0x12>
 800675a:	bf00      	nop
 800675c:	20000064 	.word	0x20000064
 8006760:	08006fae 	.word	0x08006fae
 8006764:	08006fbb 	.word	0x08006fbb
 8006768:	08006fe9 	.word	0x08006fe9

0800676c <_calloc_r>:
 800676c:	b570      	push	{r4, r5, r6, lr}
 800676e:	fba1 5402 	umull	r5, r4, r1, r2
 8006772:	b934      	cbnz	r4, 8006782 <_calloc_r+0x16>
 8006774:	4629      	mov	r1, r5
 8006776:	f7ff fb0f 	bl	8005d98 <_malloc_r>
 800677a:	4606      	mov	r6, r0
 800677c:	b928      	cbnz	r0, 800678a <_calloc_r+0x1e>
 800677e:	4630      	mov	r0, r6
 8006780:	bd70      	pop	{r4, r5, r6, pc}
 8006782:	220c      	movs	r2, #12
 8006784:	2600      	movs	r6, #0
 8006786:	6002      	str	r2, [r0, #0]
 8006788:	e7f9      	b.n	800677e <_calloc_r+0x12>
 800678a:	462a      	mov	r2, r5
 800678c:	4621      	mov	r1, r4
 800678e:	f7fe fb96 	bl	8004ebe <memset>
 8006792:	e7f4      	b.n	800677e <_calloc_r+0x12>

08006794 <__ascii_mbtowc>:
 8006794:	b082      	sub	sp, #8
 8006796:	b901      	cbnz	r1, 800679a <__ascii_mbtowc+0x6>
 8006798:	a901      	add	r1, sp, #4
 800679a:	b142      	cbz	r2, 80067ae <__ascii_mbtowc+0x1a>
 800679c:	b14b      	cbz	r3, 80067b2 <__ascii_mbtowc+0x1e>
 800679e:	7813      	ldrb	r3, [r2, #0]
 80067a0:	600b      	str	r3, [r1, #0]
 80067a2:	7812      	ldrb	r2, [r2, #0]
 80067a4:	1e10      	subs	r0, r2, #0
 80067a6:	bf18      	it	ne
 80067a8:	2001      	movne	r0, #1
 80067aa:	b002      	add	sp, #8
 80067ac:	4770      	bx	lr
 80067ae:	4610      	mov	r0, r2
 80067b0:	e7fb      	b.n	80067aa <__ascii_mbtowc+0x16>
 80067b2:	f06f 0001 	mvn.w	r0, #1
 80067b6:	e7f8      	b.n	80067aa <__ascii_mbtowc+0x16>

080067b8 <__ascii_wctomb>:
 80067b8:	4603      	mov	r3, r0
 80067ba:	4608      	mov	r0, r1
 80067bc:	b141      	cbz	r1, 80067d0 <__ascii_wctomb+0x18>
 80067be:	2aff      	cmp	r2, #255	; 0xff
 80067c0:	d904      	bls.n	80067cc <__ascii_wctomb+0x14>
 80067c2:	228a      	movs	r2, #138	; 0x8a
 80067c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067c8:	601a      	str	r2, [r3, #0]
 80067ca:	4770      	bx	lr
 80067cc:	2001      	movs	r0, #1
 80067ce:	700a      	strb	r2, [r1, #0]
 80067d0:	4770      	bx	lr
	...

080067d4 <fiprintf>:
 80067d4:	b40e      	push	{r1, r2, r3}
 80067d6:	b503      	push	{r0, r1, lr}
 80067d8:	4601      	mov	r1, r0
 80067da:	ab03      	add	r3, sp, #12
 80067dc:	4805      	ldr	r0, [pc, #20]	; (80067f4 <fiprintf+0x20>)
 80067de:	f853 2b04 	ldr.w	r2, [r3], #4
 80067e2:	6800      	ldr	r0, [r0, #0]
 80067e4:	9301      	str	r3, [sp, #4]
 80067e6:	f000 f835 	bl	8006854 <_vfiprintf_r>
 80067ea:	b002      	add	sp, #8
 80067ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80067f0:	b003      	add	sp, #12
 80067f2:	4770      	bx	lr
 80067f4:	20000064 	.word	0x20000064

080067f8 <abort>:
 80067f8:	2006      	movs	r0, #6
 80067fa:	b508      	push	{r3, lr}
 80067fc:	f000 fa02 	bl	8006c04 <raise>
 8006800:	2001      	movs	r0, #1
 8006802:	f7fa fba0 	bl	8000f46 <_exit>

08006806 <__sfputc_r>:
 8006806:	6893      	ldr	r3, [r2, #8]
 8006808:	b410      	push	{r4}
 800680a:	3b01      	subs	r3, #1
 800680c:	2b00      	cmp	r3, #0
 800680e:	6093      	str	r3, [r2, #8]
 8006810:	da07      	bge.n	8006822 <__sfputc_r+0x1c>
 8006812:	6994      	ldr	r4, [r2, #24]
 8006814:	42a3      	cmp	r3, r4
 8006816:	db01      	blt.n	800681c <__sfputc_r+0x16>
 8006818:	290a      	cmp	r1, #10
 800681a:	d102      	bne.n	8006822 <__sfputc_r+0x1c>
 800681c:	bc10      	pop	{r4}
 800681e:	f000 b933 	b.w	8006a88 <__swbuf_r>
 8006822:	6813      	ldr	r3, [r2, #0]
 8006824:	1c58      	adds	r0, r3, #1
 8006826:	6010      	str	r0, [r2, #0]
 8006828:	7019      	strb	r1, [r3, #0]
 800682a:	4608      	mov	r0, r1
 800682c:	bc10      	pop	{r4}
 800682e:	4770      	bx	lr

08006830 <__sfputs_r>:
 8006830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006832:	4606      	mov	r6, r0
 8006834:	460f      	mov	r7, r1
 8006836:	4614      	mov	r4, r2
 8006838:	18d5      	adds	r5, r2, r3
 800683a:	42ac      	cmp	r4, r5
 800683c:	d101      	bne.n	8006842 <__sfputs_r+0x12>
 800683e:	2000      	movs	r0, #0
 8006840:	e007      	b.n	8006852 <__sfputs_r+0x22>
 8006842:	463a      	mov	r2, r7
 8006844:	4630      	mov	r0, r6
 8006846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800684a:	f7ff ffdc 	bl	8006806 <__sfputc_r>
 800684e:	1c43      	adds	r3, r0, #1
 8006850:	d1f3      	bne.n	800683a <__sfputs_r+0xa>
 8006852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006854 <_vfiprintf_r>:
 8006854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006858:	460d      	mov	r5, r1
 800685a:	4614      	mov	r4, r2
 800685c:	4698      	mov	r8, r3
 800685e:	4606      	mov	r6, r0
 8006860:	b09d      	sub	sp, #116	; 0x74
 8006862:	b118      	cbz	r0, 800686c <_vfiprintf_r+0x18>
 8006864:	6a03      	ldr	r3, [r0, #32]
 8006866:	b90b      	cbnz	r3, 800686c <_vfiprintf_r+0x18>
 8006868:	f7fe fab0 	bl	8004dcc <__sinit>
 800686c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800686e:	07d9      	lsls	r1, r3, #31
 8006870:	d405      	bmi.n	800687e <_vfiprintf_r+0x2a>
 8006872:	89ab      	ldrh	r3, [r5, #12]
 8006874:	059a      	lsls	r2, r3, #22
 8006876:	d402      	bmi.n	800687e <_vfiprintf_r+0x2a>
 8006878:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800687a:	f7fe fb9e 	bl	8004fba <__retarget_lock_acquire_recursive>
 800687e:	89ab      	ldrh	r3, [r5, #12]
 8006880:	071b      	lsls	r3, r3, #28
 8006882:	d501      	bpl.n	8006888 <_vfiprintf_r+0x34>
 8006884:	692b      	ldr	r3, [r5, #16]
 8006886:	b99b      	cbnz	r3, 80068b0 <_vfiprintf_r+0x5c>
 8006888:	4629      	mov	r1, r5
 800688a:	4630      	mov	r0, r6
 800688c:	f000 f93a 	bl	8006b04 <__swsetup_r>
 8006890:	b170      	cbz	r0, 80068b0 <_vfiprintf_r+0x5c>
 8006892:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006894:	07dc      	lsls	r4, r3, #31
 8006896:	d504      	bpl.n	80068a2 <_vfiprintf_r+0x4e>
 8006898:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800689c:	b01d      	add	sp, #116	; 0x74
 800689e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a2:	89ab      	ldrh	r3, [r5, #12]
 80068a4:	0598      	lsls	r0, r3, #22
 80068a6:	d4f7      	bmi.n	8006898 <_vfiprintf_r+0x44>
 80068a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068aa:	f7fe fb87 	bl	8004fbc <__retarget_lock_release_recursive>
 80068ae:	e7f3      	b.n	8006898 <_vfiprintf_r+0x44>
 80068b0:	2300      	movs	r3, #0
 80068b2:	9309      	str	r3, [sp, #36]	; 0x24
 80068b4:	2320      	movs	r3, #32
 80068b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80068ba:	2330      	movs	r3, #48	; 0x30
 80068bc:	f04f 0901 	mov.w	r9, #1
 80068c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80068c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8006a74 <_vfiprintf_r+0x220>
 80068c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80068cc:	4623      	mov	r3, r4
 80068ce:	469a      	mov	sl, r3
 80068d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068d4:	b10a      	cbz	r2, 80068da <_vfiprintf_r+0x86>
 80068d6:	2a25      	cmp	r2, #37	; 0x25
 80068d8:	d1f9      	bne.n	80068ce <_vfiprintf_r+0x7a>
 80068da:	ebba 0b04 	subs.w	fp, sl, r4
 80068de:	d00b      	beq.n	80068f8 <_vfiprintf_r+0xa4>
 80068e0:	465b      	mov	r3, fp
 80068e2:	4622      	mov	r2, r4
 80068e4:	4629      	mov	r1, r5
 80068e6:	4630      	mov	r0, r6
 80068e8:	f7ff ffa2 	bl	8006830 <__sfputs_r>
 80068ec:	3001      	adds	r0, #1
 80068ee:	f000 80a9 	beq.w	8006a44 <_vfiprintf_r+0x1f0>
 80068f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068f4:	445a      	add	r2, fp
 80068f6:	9209      	str	r2, [sp, #36]	; 0x24
 80068f8:	f89a 3000 	ldrb.w	r3, [sl]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f000 80a1 	beq.w	8006a44 <_vfiprintf_r+0x1f0>
 8006902:	2300      	movs	r3, #0
 8006904:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006908:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800690c:	f10a 0a01 	add.w	sl, sl, #1
 8006910:	9304      	str	r3, [sp, #16]
 8006912:	9307      	str	r3, [sp, #28]
 8006914:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006918:	931a      	str	r3, [sp, #104]	; 0x68
 800691a:	4654      	mov	r4, sl
 800691c:	2205      	movs	r2, #5
 800691e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006922:	4854      	ldr	r0, [pc, #336]	; (8006a74 <_vfiprintf_r+0x220>)
 8006924:	f7fe fb4b 	bl	8004fbe <memchr>
 8006928:	9a04      	ldr	r2, [sp, #16]
 800692a:	b9d8      	cbnz	r0, 8006964 <_vfiprintf_r+0x110>
 800692c:	06d1      	lsls	r1, r2, #27
 800692e:	bf44      	itt	mi
 8006930:	2320      	movmi	r3, #32
 8006932:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006936:	0713      	lsls	r3, r2, #28
 8006938:	bf44      	itt	mi
 800693a:	232b      	movmi	r3, #43	; 0x2b
 800693c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006940:	f89a 3000 	ldrb.w	r3, [sl]
 8006944:	2b2a      	cmp	r3, #42	; 0x2a
 8006946:	d015      	beq.n	8006974 <_vfiprintf_r+0x120>
 8006948:	4654      	mov	r4, sl
 800694a:	2000      	movs	r0, #0
 800694c:	f04f 0c0a 	mov.w	ip, #10
 8006950:	9a07      	ldr	r2, [sp, #28]
 8006952:	4621      	mov	r1, r4
 8006954:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006958:	3b30      	subs	r3, #48	; 0x30
 800695a:	2b09      	cmp	r3, #9
 800695c:	d94d      	bls.n	80069fa <_vfiprintf_r+0x1a6>
 800695e:	b1b0      	cbz	r0, 800698e <_vfiprintf_r+0x13a>
 8006960:	9207      	str	r2, [sp, #28]
 8006962:	e014      	b.n	800698e <_vfiprintf_r+0x13a>
 8006964:	eba0 0308 	sub.w	r3, r0, r8
 8006968:	fa09 f303 	lsl.w	r3, r9, r3
 800696c:	4313      	orrs	r3, r2
 800696e:	46a2      	mov	sl, r4
 8006970:	9304      	str	r3, [sp, #16]
 8006972:	e7d2      	b.n	800691a <_vfiprintf_r+0xc6>
 8006974:	9b03      	ldr	r3, [sp, #12]
 8006976:	1d19      	adds	r1, r3, #4
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	9103      	str	r1, [sp, #12]
 800697c:	2b00      	cmp	r3, #0
 800697e:	bfbb      	ittet	lt
 8006980:	425b      	neglt	r3, r3
 8006982:	f042 0202 	orrlt.w	r2, r2, #2
 8006986:	9307      	strge	r3, [sp, #28]
 8006988:	9307      	strlt	r3, [sp, #28]
 800698a:	bfb8      	it	lt
 800698c:	9204      	strlt	r2, [sp, #16]
 800698e:	7823      	ldrb	r3, [r4, #0]
 8006990:	2b2e      	cmp	r3, #46	; 0x2e
 8006992:	d10c      	bne.n	80069ae <_vfiprintf_r+0x15a>
 8006994:	7863      	ldrb	r3, [r4, #1]
 8006996:	2b2a      	cmp	r3, #42	; 0x2a
 8006998:	d134      	bne.n	8006a04 <_vfiprintf_r+0x1b0>
 800699a:	9b03      	ldr	r3, [sp, #12]
 800699c:	3402      	adds	r4, #2
 800699e:	1d1a      	adds	r2, r3, #4
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	9203      	str	r2, [sp, #12]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	bfb8      	it	lt
 80069a8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80069ac:	9305      	str	r3, [sp, #20]
 80069ae:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006a78 <_vfiprintf_r+0x224>
 80069b2:	2203      	movs	r2, #3
 80069b4:	4650      	mov	r0, sl
 80069b6:	7821      	ldrb	r1, [r4, #0]
 80069b8:	f7fe fb01 	bl	8004fbe <memchr>
 80069bc:	b138      	cbz	r0, 80069ce <_vfiprintf_r+0x17a>
 80069be:	2240      	movs	r2, #64	; 0x40
 80069c0:	9b04      	ldr	r3, [sp, #16]
 80069c2:	eba0 000a 	sub.w	r0, r0, sl
 80069c6:	4082      	lsls	r2, r0
 80069c8:	4313      	orrs	r3, r2
 80069ca:	3401      	adds	r4, #1
 80069cc:	9304      	str	r3, [sp, #16]
 80069ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069d2:	2206      	movs	r2, #6
 80069d4:	4829      	ldr	r0, [pc, #164]	; (8006a7c <_vfiprintf_r+0x228>)
 80069d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80069da:	f7fe faf0 	bl	8004fbe <memchr>
 80069de:	2800      	cmp	r0, #0
 80069e0:	d03f      	beq.n	8006a62 <_vfiprintf_r+0x20e>
 80069e2:	4b27      	ldr	r3, [pc, #156]	; (8006a80 <_vfiprintf_r+0x22c>)
 80069e4:	bb1b      	cbnz	r3, 8006a2e <_vfiprintf_r+0x1da>
 80069e6:	9b03      	ldr	r3, [sp, #12]
 80069e8:	3307      	adds	r3, #7
 80069ea:	f023 0307 	bic.w	r3, r3, #7
 80069ee:	3308      	adds	r3, #8
 80069f0:	9303      	str	r3, [sp, #12]
 80069f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f4:	443b      	add	r3, r7
 80069f6:	9309      	str	r3, [sp, #36]	; 0x24
 80069f8:	e768      	b.n	80068cc <_vfiprintf_r+0x78>
 80069fa:	460c      	mov	r4, r1
 80069fc:	2001      	movs	r0, #1
 80069fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a02:	e7a6      	b.n	8006952 <_vfiprintf_r+0xfe>
 8006a04:	2300      	movs	r3, #0
 8006a06:	f04f 0c0a 	mov.w	ip, #10
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	3401      	adds	r4, #1
 8006a0e:	9305      	str	r3, [sp, #20]
 8006a10:	4620      	mov	r0, r4
 8006a12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a16:	3a30      	subs	r2, #48	; 0x30
 8006a18:	2a09      	cmp	r2, #9
 8006a1a:	d903      	bls.n	8006a24 <_vfiprintf_r+0x1d0>
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d0c6      	beq.n	80069ae <_vfiprintf_r+0x15a>
 8006a20:	9105      	str	r1, [sp, #20]
 8006a22:	e7c4      	b.n	80069ae <_vfiprintf_r+0x15a>
 8006a24:	4604      	mov	r4, r0
 8006a26:	2301      	movs	r3, #1
 8006a28:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a2c:	e7f0      	b.n	8006a10 <_vfiprintf_r+0x1bc>
 8006a2e:	ab03      	add	r3, sp, #12
 8006a30:	9300      	str	r3, [sp, #0]
 8006a32:	462a      	mov	r2, r5
 8006a34:	4630      	mov	r0, r6
 8006a36:	4b13      	ldr	r3, [pc, #76]	; (8006a84 <_vfiprintf_r+0x230>)
 8006a38:	a904      	add	r1, sp, #16
 8006a3a:	f7fd fd79 	bl	8004530 <_printf_float>
 8006a3e:	4607      	mov	r7, r0
 8006a40:	1c78      	adds	r0, r7, #1
 8006a42:	d1d6      	bne.n	80069f2 <_vfiprintf_r+0x19e>
 8006a44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a46:	07d9      	lsls	r1, r3, #31
 8006a48:	d405      	bmi.n	8006a56 <_vfiprintf_r+0x202>
 8006a4a:	89ab      	ldrh	r3, [r5, #12]
 8006a4c:	059a      	lsls	r2, r3, #22
 8006a4e:	d402      	bmi.n	8006a56 <_vfiprintf_r+0x202>
 8006a50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a52:	f7fe fab3 	bl	8004fbc <__retarget_lock_release_recursive>
 8006a56:	89ab      	ldrh	r3, [r5, #12]
 8006a58:	065b      	lsls	r3, r3, #25
 8006a5a:	f53f af1d 	bmi.w	8006898 <_vfiprintf_r+0x44>
 8006a5e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a60:	e71c      	b.n	800689c <_vfiprintf_r+0x48>
 8006a62:	ab03      	add	r3, sp, #12
 8006a64:	9300      	str	r3, [sp, #0]
 8006a66:	462a      	mov	r2, r5
 8006a68:	4630      	mov	r0, r6
 8006a6a:	4b06      	ldr	r3, [pc, #24]	; (8006a84 <_vfiprintf_r+0x230>)
 8006a6c:	a904      	add	r1, sp, #16
 8006a6e:	f7fd ffff 	bl	8004a70 <_printf_i>
 8006a72:	e7e4      	b.n	8006a3e <_vfiprintf_r+0x1ea>
 8006a74:	080070eb 	.word	0x080070eb
 8006a78:	080070f1 	.word	0x080070f1
 8006a7c:	080070f5 	.word	0x080070f5
 8006a80:	08004531 	.word	0x08004531
 8006a84:	08006831 	.word	0x08006831

08006a88 <__swbuf_r>:
 8006a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8a:	460e      	mov	r6, r1
 8006a8c:	4614      	mov	r4, r2
 8006a8e:	4605      	mov	r5, r0
 8006a90:	b118      	cbz	r0, 8006a9a <__swbuf_r+0x12>
 8006a92:	6a03      	ldr	r3, [r0, #32]
 8006a94:	b90b      	cbnz	r3, 8006a9a <__swbuf_r+0x12>
 8006a96:	f7fe f999 	bl	8004dcc <__sinit>
 8006a9a:	69a3      	ldr	r3, [r4, #24]
 8006a9c:	60a3      	str	r3, [r4, #8]
 8006a9e:	89a3      	ldrh	r3, [r4, #12]
 8006aa0:	071a      	lsls	r2, r3, #28
 8006aa2:	d525      	bpl.n	8006af0 <__swbuf_r+0x68>
 8006aa4:	6923      	ldr	r3, [r4, #16]
 8006aa6:	b31b      	cbz	r3, 8006af0 <__swbuf_r+0x68>
 8006aa8:	6823      	ldr	r3, [r4, #0]
 8006aaa:	6922      	ldr	r2, [r4, #16]
 8006aac:	b2f6      	uxtb	r6, r6
 8006aae:	1a98      	subs	r0, r3, r2
 8006ab0:	6963      	ldr	r3, [r4, #20]
 8006ab2:	4637      	mov	r7, r6
 8006ab4:	4283      	cmp	r3, r0
 8006ab6:	dc04      	bgt.n	8006ac2 <__swbuf_r+0x3a>
 8006ab8:	4621      	mov	r1, r4
 8006aba:	4628      	mov	r0, r5
 8006abc:	f7ff fdf2 	bl	80066a4 <_fflush_r>
 8006ac0:	b9e0      	cbnz	r0, 8006afc <__swbuf_r+0x74>
 8006ac2:	68a3      	ldr	r3, [r4, #8]
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	60a3      	str	r3, [r4, #8]
 8006ac8:	6823      	ldr	r3, [r4, #0]
 8006aca:	1c5a      	adds	r2, r3, #1
 8006acc:	6022      	str	r2, [r4, #0]
 8006ace:	701e      	strb	r6, [r3, #0]
 8006ad0:	6962      	ldr	r2, [r4, #20]
 8006ad2:	1c43      	adds	r3, r0, #1
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d004      	beq.n	8006ae2 <__swbuf_r+0x5a>
 8006ad8:	89a3      	ldrh	r3, [r4, #12]
 8006ada:	07db      	lsls	r3, r3, #31
 8006adc:	d506      	bpl.n	8006aec <__swbuf_r+0x64>
 8006ade:	2e0a      	cmp	r6, #10
 8006ae0:	d104      	bne.n	8006aec <__swbuf_r+0x64>
 8006ae2:	4621      	mov	r1, r4
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	f7ff fddd 	bl	80066a4 <_fflush_r>
 8006aea:	b938      	cbnz	r0, 8006afc <__swbuf_r+0x74>
 8006aec:	4638      	mov	r0, r7
 8006aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006af0:	4621      	mov	r1, r4
 8006af2:	4628      	mov	r0, r5
 8006af4:	f000 f806 	bl	8006b04 <__swsetup_r>
 8006af8:	2800      	cmp	r0, #0
 8006afa:	d0d5      	beq.n	8006aa8 <__swbuf_r+0x20>
 8006afc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006b00:	e7f4      	b.n	8006aec <__swbuf_r+0x64>
	...

08006b04 <__swsetup_r>:
 8006b04:	b538      	push	{r3, r4, r5, lr}
 8006b06:	4b2a      	ldr	r3, [pc, #168]	; (8006bb0 <__swsetup_r+0xac>)
 8006b08:	4605      	mov	r5, r0
 8006b0a:	6818      	ldr	r0, [r3, #0]
 8006b0c:	460c      	mov	r4, r1
 8006b0e:	b118      	cbz	r0, 8006b18 <__swsetup_r+0x14>
 8006b10:	6a03      	ldr	r3, [r0, #32]
 8006b12:	b90b      	cbnz	r3, 8006b18 <__swsetup_r+0x14>
 8006b14:	f7fe f95a 	bl	8004dcc <__sinit>
 8006b18:	89a3      	ldrh	r3, [r4, #12]
 8006b1a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b1e:	0718      	lsls	r0, r3, #28
 8006b20:	d422      	bmi.n	8006b68 <__swsetup_r+0x64>
 8006b22:	06d9      	lsls	r1, r3, #27
 8006b24:	d407      	bmi.n	8006b36 <__swsetup_r+0x32>
 8006b26:	2309      	movs	r3, #9
 8006b28:	602b      	str	r3, [r5, #0]
 8006b2a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b32:	81a3      	strh	r3, [r4, #12]
 8006b34:	e034      	b.n	8006ba0 <__swsetup_r+0x9c>
 8006b36:	0758      	lsls	r0, r3, #29
 8006b38:	d512      	bpl.n	8006b60 <__swsetup_r+0x5c>
 8006b3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b3c:	b141      	cbz	r1, 8006b50 <__swsetup_r+0x4c>
 8006b3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b42:	4299      	cmp	r1, r3
 8006b44:	d002      	beq.n	8006b4c <__swsetup_r+0x48>
 8006b46:	4628      	mov	r0, r5
 8006b48:	f7ff f8b6 	bl	8005cb8 <_free_r>
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	6363      	str	r3, [r4, #52]	; 0x34
 8006b50:	89a3      	ldrh	r3, [r4, #12]
 8006b52:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b56:	81a3      	strh	r3, [r4, #12]
 8006b58:	2300      	movs	r3, #0
 8006b5a:	6063      	str	r3, [r4, #4]
 8006b5c:	6923      	ldr	r3, [r4, #16]
 8006b5e:	6023      	str	r3, [r4, #0]
 8006b60:	89a3      	ldrh	r3, [r4, #12]
 8006b62:	f043 0308 	orr.w	r3, r3, #8
 8006b66:	81a3      	strh	r3, [r4, #12]
 8006b68:	6923      	ldr	r3, [r4, #16]
 8006b6a:	b94b      	cbnz	r3, 8006b80 <__swsetup_r+0x7c>
 8006b6c:	89a3      	ldrh	r3, [r4, #12]
 8006b6e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b76:	d003      	beq.n	8006b80 <__swsetup_r+0x7c>
 8006b78:	4621      	mov	r1, r4
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	f000 f883 	bl	8006c86 <__smakebuf_r>
 8006b80:	89a0      	ldrh	r0, [r4, #12]
 8006b82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b86:	f010 0301 	ands.w	r3, r0, #1
 8006b8a:	d00a      	beq.n	8006ba2 <__swsetup_r+0x9e>
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	60a3      	str	r3, [r4, #8]
 8006b90:	6963      	ldr	r3, [r4, #20]
 8006b92:	425b      	negs	r3, r3
 8006b94:	61a3      	str	r3, [r4, #24]
 8006b96:	6923      	ldr	r3, [r4, #16]
 8006b98:	b943      	cbnz	r3, 8006bac <__swsetup_r+0xa8>
 8006b9a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006b9e:	d1c4      	bne.n	8006b2a <__swsetup_r+0x26>
 8006ba0:	bd38      	pop	{r3, r4, r5, pc}
 8006ba2:	0781      	lsls	r1, r0, #30
 8006ba4:	bf58      	it	pl
 8006ba6:	6963      	ldrpl	r3, [r4, #20]
 8006ba8:	60a3      	str	r3, [r4, #8]
 8006baa:	e7f4      	b.n	8006b96 <__swsetup_r+0x92>
 8006bac:	2000      	movs	r0, #0
 8006bae:	e7f7      	b.n	8006ba0 <__swsetup_r+0x9c>
 8006bb0:	20000064 	.word	0x20000064

08006bb4 <_raise_r>:
 8006bb4:	291f      	cmp	r1, #31
 8006bb6:	b538      	push	{r3, r4, r5, lr}
 8006bb8:	4604      	mov	r4, r0
 8006bba:	460d      	mov	r5, r1
 8006bbc:	d904      	bls.n	8006bc8 <_raise_r+0x14>
 8006bbe:	2316      	movs	r3, #22
 8006bc0:	6003      	str	r3, [r0, #0]
 8006bc2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006bc6:	bd38      	pop	{r3, r4, r5, pc}
 8006bc8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006bca:	b112      	cbz	r2, 8006bd2 <_raise_r+0x1e>
 8006bcc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006bd0:	b94b      	cbnz	r3, 8006be6 <_raise_r+0x32>
 8006bd2:	4620      	mov	r0, r4
 8006bd4:	f000 f830 	bl	8006c38 <_getpid_r>
 8006bd8:	462a      	mov	r2, r5
 8006bda:	4601      	mov	r1, r0
 8006bdc:	4620      	mov	r0, r4
 8006bde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006be2:	f000 b817 	b.w	8006c14 <_kill_r>
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	d00a      	beq.n	8006c00 <_raise_r+0x4c>
 8006bea:	1c59      	adds	r1, r3, #1
 8006bec:	d103      	bne.n	8006bf6 <_raise_r+0x42>
 8006bee:	2316      	movs	r3, #22
 8006bf0:	6003      	str	r3, [r0, #0]
 8006bf2:	2001      	movs	r0, #1
 8006bf4:	e7e7      	b.n	8006bc6 <_raise_r+0x12>
 8006bf6:	2400      	movs	r4, #0
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006bfe:	4798      	blx	r3
 8006c00:	2000      	movs	r0, #0
 8006c02:	e7e0      	b.n	8006bc6 <_raise_r+0x12>

08006c04 <raise>:
 8006c04:	4b02      	ldr	r3, [pc, #8]	; (8006c10 <raise+0xc>)
 8006c06:	4601      	mov	r1, r0
 8006c08:	6818      	ldr	r0, [r3, #0]
 8006c0a:	f7ff bfd3 	b.w	8006bb4 <_raise_r>
 8006c0e:	bf00      	nop
 8006c10:	20000064 	.word	0x20000064

08006c14 <_kill_r>:
 8006c14:	b538      	push	{r3, r4, r5, lr}
 8006c16:	2300      	movs	r3, #0
 8006c18:	4d06      	ldr	r5, [pc, #24]	; (8006c34 <_kill_r+0x20>)
 8006c1a:	4604      	mov	r4, r0
 8006c1c:	4608      	mov	r0, r1
 8006c1e:	4611      	mov	r1, r2
 8006c20:	602b      	str	r3, [r5, #0]
 8006c22:	f7fa f980 	bl	8000f26 <_kill>
 8006c26:	1c43      	adds	r3, r0, #1
 8006c28:	d102      	bne.n	8006c30 <_kill_r+0x1c>
 8006c2a:	682b      	ldr	r3, [r5, #0]
 8006c2c:	b103      	cbz	r3, 8006c30 <_kill_r+0x1c>
 8006c2e:	6023      	str	r3, [r4, #0]
 8006c30:	bd38      	pop	{r3, r4, r5, pc}
 8006c32:	bf00      	nop
 8006c34:	200003b8 	.word	0x200003b8

08006c38 <_getpid_r>:
 8006c38:	f7fa b96e 	b.w	8000f18 <_getpid>

08006c3c <__swhatbuf_r>:
 8006c3c:	b570      	push	{r4, r5, r6, lr}
 8006c3e:	460c      	mov	r4, r1
 8006c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c44:	4615      	mov	r5, r2
 8006c46:	2900      	cmp	r1, #0
 8006c48:	461e      	mov	r6, r3
 8006c4a:	b096      	sub	sp, #88	; 0x58
 8006c4c:	da0c      	bge.n	8006c68 <__swhatbuf_r+0x2c>
 8006c4e:	89a3      	ldrh	r3, [r4, #12]
 8006c50:	2100      	movs	r1, #0
 8006c52:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006c56:	bf0c      	ite	eq
 8006c58:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006c5c:	2340      	movne	r3, #64	; 0x40
 8006c5e:	2000      	movs	r0, #0
 8006c60:	6031      	str	r1, [r6, #0]
 8006c62:	602b      	str	r3, [r5, #0]
 8006c64:	b016      	add	sp, #88	; 0x58
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
 8006c68:	466a      	mov	r2, sp
 8006c6a:	f000 f849 	bl	8006d00 <_fstat_r>
 8006c6e:	2800      	cmp	r0, #0
 8006c70:	dbed      	blt.n	8006c4e <__swhatbuf_r+0x12>
 8006c72:	9901      	ldr	r1, [sp, #4]
 8006c74:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006c78:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006c7c:	4259      	negs	r1, r3
 8006c7e:	4159      	adcs	r1, r3
 8006c80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c84:	e7eb      	b.n	8006c5e <__swhatbuf_r+0x22>

08006c86 <__smakebuf_r>:
 8006c86:	898b      	ldrh	r3, [r1, #12]
 8006c88:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006c8a:	079d      	lsls	r5, r3, #30
 8006c8c:	4606      	mov	r6, r0
 8006c8e:	460c      	mov	r4, r1
 8006c90:	d507      	bpl.n	8006ca2 <__smakebuf_r+0x1c>
 8006c92:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006c96:	6023      	str	r3, [r4, #0]
 8006c98:	6123      	str	r3, [r4, #16]
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	6163      	str	r3, [r4, #20]
 8006c9e:	b002      	add	sp, #8
 8006ca0:	bd70      	pop	{r4, r5, r6, pc}
 8006ca2:	466a      	mov	r2, sp
 8006ca4:	ab01      	add	r3, sp, #4
 8006ca6:	f7ff ffc9 	bl	8006c3c <__swhatbuf_r>
 8006caa:	9900      	ldr	r1, [sp, #0]
 8006cac:	4605      	mov	r5, r0
 8006cae:	4630      	mov	r0, r6
 8006cb0:	f7ff f872 	bl	8005d98 <_malloc_r>
 8006cb4:	b948      	cbnz	r0, 8006cca <__smakebuf_r+0x44>
 8006cb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cba:	059a      	lsls	r2, r3, #22
 8006cbc:	d4ef      	bmi.n	8006c9e <__smakebuf_r+0x18>
 8006cbe:	f023 0303 	bic.w	r3, r3, #3
 8006cc2:	f043 0302 	orr.w	r3, r3, #2
 8006cc6:	81a3      	strh	r3, [r4, #12]
 8006cc8:	e7e3      	b.n	8006c92 <__smakebuf_r+0xc>
 8006cca:	89a3      	ldrh	r3, [r4, #12]
 8006ccc:	6020      	str	r0, [r4, #0]
 8006cce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cd2:	81a3      	strh	r3, [r4, #12]
 8006cd4:	9b00      	ldr	r3, [sp, #0]
 8006cd6:	6120      	str	r0, [r4, #16]
 8006cd8:	6163      	str	r3, [r4, #20]
 8006cda:	9b01      	ldr	r3, [sp, #4]
 8006cdc:	b15b      	cbz	r3, 8006cf6 <__smakebuf_r+0x70>
 8006cde:	4630      	mov	r0, r6
 8006ce0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ce4:	f000 f81e 	bl	8006d24 <_isatty_r>
 8006ce8:	b128      	cbz	r0, 8006cf6 <__smakebuf_r+0x70>
 8006cea:	89a3      	ldrh	r3, [r4, #12]
 8006cec:	f023 0303 	bic.w	r3, r3, #3
 8006cf0:	f043 0301 	orr.w	r3, r3, #1
 8006cf4:	81a3      	strh	r3, [r4, #12]
 8006cf6:	89a3      	ldrh	r3, [r4, #12]
 8006cf8:	431d      	orrs	r5, r3
 8006cfa:	81a5      	strh	r5, [r4, #12]
 8006cfc:	e7cf      	b.n	8006c9e <__smakebuf_r+0x18>
	...

08006d00 <_fstat_r>:
 8006d00:	b538      	push	{r3, r4, r5, lr}
 8006d02:	2300      	movs	r3, #0
 8006d04:	4d06      	ldr	r5, [pc, #24]	; (8006d20 <_fstat_r+0x20>)
 8006d06:	4604      	mov	r4, r0
 8006d08:	4608      	mov	r0, r1
 8006d0a:	4611      	mov	r1, r2
 8006d0c:	602b      	str	r3, [r5, #0]
 8006d0e:	f7fa f968 	bl	8000fe2 <_fstat>
 8006d12:	1c43      	adds	r3, r0, #1
 8006d14:	d102      	bne.n	8006d1c <_fstat_r+0x1c>
 8006d16:	682b      	ldr	r3, [r5, #0]
 8006d18:	b103      	cbz	r3, 8006d1c <_fstat_r+0x1c>
 8006d1a:	6023      	str	r3, [r4, #0]
 8006d1c:	bd38      	pop	{r3, r4, r5, pc}
 8006d1e:	bf00      	nop
 8006d20:	200003b8 	.word	0x200003b8

08006d24 <_isatty_r>:
 8006d24:	b538      	push	{r3, r4, r5, lr}
 8006d26:	2300      	movs	r3, #0
 8006d28:	4d05      	ldr	r5, [pc, #20]	; (8006d40 <_isatty_r+0x1c>)
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	4608      	mov	r0, r1
 8006d2e:	602b      	str	r3, [r5, #0]
 8006d30:	f7fa f966 	bl	8001000 <_isatty>
 8006d34:	1c43      	adds	r3, r0, #1
 8006d36:	d102      	bne.n	8006d3e <_isatty_r+0x1a>
 8006d38:	682b      	ldr	r3, [r5, #0]
 8006d3a:	b103      	cbz	r3, 8006d3e <_isatty_r+0x1a>
 8006d3c:	6023      	str	r3, [r4, #0]
 8006d3e:	bd38      	pop	{r3, r4, r5, pc}
 8006d40:	200003b8 	.word	0x200003b8

08006d44 <_init>:
 8006d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d46:	bf00      	nop
 8006d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d4a:	bc08      	pop	{r3}
 8006d4c:	469e      	mov	lr, r3
 8006d4e:	4770      	bx	lr

08006d50 <_fini>:
 8006d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d52:	bf00      	nop
 8006d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d56:	bc08      	pop	{r3}
 8006d58:	469e      	mov	lr, r3
 8006d5a:	4770      	bx	lr
