{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1483308013430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1483308013434 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clap EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"clap\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483308013466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483308013626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483308013626 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_0_altpll.v" "" { Text "C:/projects/de0_nano_clap_clap_light/quartus/db/altpll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1483308013723 ""}  } { { "db/altpll_0_altpll.v" "" { Text "C:/projects/de0_nano_clap_clap_light/quartus/db/altpll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1483308013723 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483308013904 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483308013910 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483308014059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483308014059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483308014059 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1483308014059 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1757 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483308014064 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1759 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483308014064 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1761 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483308014064 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1763 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483308014064 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1765 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483308014064 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1483308014064 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483308014065 ""}
{ "Info" "ISTA_SDC_FOUND" "../hdl/de0_nano_system_sdc.sdc " "Reading SDC File: '../hdl/de0_nano_system_sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1483308015129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de0_nano_system_sdc.sdc 41 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at de0_nano_system_sdc.sdc(41): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1483308015135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock de0_nano_system_sdc.sdc 41 Argument <targets> is not an object ID " "Ignored create_clock at de0_nano_system_sdc.sdc(41): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10MHz -name \{altera_reserved_tck\} \{altera_reserved_tck\} " "create_clock -period 10MHz -name \{altera_reserved_tck\} \{altera_reserved_tck\}" {  } { { "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1483308015135 ""}  } { { "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1483308015135 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{altpll_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll_0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{altpll_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483308015137 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1483308015137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1483308015137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de0_nano_system_sdc.sdc 72 altera_reserved_tck clock " "Ignored filter at de0_nano_system_sdc.sdc(72): altera_reserved_tck could not be matched with a clock" {  } { { "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1483308015138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de0_nano_system_sdc.sdc 72 Argument <from> is an empty collection " "Ignored set_false_path at de0_nano_system_sdc.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{altera_reserved_tck\}\] -to \[get_clocks \{altera_reserved_tck\}\] " "set_false_path -from \[get_clocks \{altera_reserved_tck\}\] -to \[get_clocks \{altera_reserved_tck\}\]" {  } { { "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1483308015138 ""}  } { { "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1483308015138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de0_nano_system_sdc.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at de0_nano_system_sdc.sdc(72): Argument <to> is an empty collection" {  } { { "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/de0_nano_system_sdc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1483308015139 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock " "Node: GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_eachbit\[3\] GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock " "Register GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_eachbit\[3\] is being clocked by GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1483308015144 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1483308015144 "|top2|GetSignal:GetSignal_inst|spimaster:spimaster_inst|spi_clock"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1483308015156 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1483308015157 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1483308015157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1483308015157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 altpll_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 altpll_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1483308015157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      inclock " "  20.000      inclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1483308015157 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1483308015157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483308015273 ""}  } { { "db/altpll_0_altpll.v" "" { Text "C:/projects/de0_nano_clap_clap_light/quartus/db/altpll_0_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483308015273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock  " "Automatically promoted node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock~0 " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock~0" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 857 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|always0~0 " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 858 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_clock~output " "Destination node spi_clock~output" {  } { { "../hdl/top2.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1746 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1483308015273 ""}  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483308015273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_en  " "Automatically promoted node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_en~0 " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_en~0" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 860 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_cnt~0 " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_cnt~0" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 867 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_cnt~1 " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_cnt~1" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 868 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[0\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[0\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 681 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[1\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[1\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[2\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[2\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 702 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[3\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[3\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[4\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[4\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[5\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[5\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 699 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483308015273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1483308015273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1483308015273 ""}  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 705 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483308015273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483308015725 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483308015727 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483308015727 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483308015730 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483308015735 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483308015741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483308015826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1483308015828 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483308015828 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483308015944 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1483308015952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483308017410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483308017765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483308017794 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483308021459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483308021459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483308021976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1483308023618 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483308023618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1483308024496 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1483308024496 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483308024496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483308024499 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1483308024729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483308024748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483308025128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483308025129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483308025445 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483308026147 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inclock 3.3-V LVTTL R8 " "Pin inclock uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { inclock } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inclock" } } } } { "../hdl/top2.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483308026645 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_data 3.3-V LVTTL A3 " "Pin spi_data uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { spi_data } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_data" } } } } { "../hdl/top2.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 17 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483308026645 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1483308026645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/de0_nano_clap_clap_light/quartus/output_files/clap.fit.smsg " "Generated suppressed messages file C:/projects/de0_nano_clap_clap_light/quartus/output_files/clap.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483308026791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1155 " "Peak virtual memory: 1155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483308027433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 17:00:27 2017 " "Processing ended: Sun Jan 01 17:00:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483308027433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483308027433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483308027433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483308027433 ""}
