
2xReadAnalog.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800100  000002fa  0000038e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002fa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000004  00800110  00800110  0000039e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000039e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000003d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  0000040c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b15  00000000  00000000  000004b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008f3  00000000  00000000  00000fc9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000512  00000000  00000000  000018bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001a8  00000000  00000000  00001dd0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000044e  00000000  00000000  00001f78  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000002ff  00000000  00000000  000023c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  000026c5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__vector_18>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 7d 00 	jmp	0xfa	; 0xfa <__vector_21>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ea ef       	ldi	r30, 0xFA	; 250
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 31       	cpi	r26, 0x10	; 16
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e1       	ldi	r26, 0x10	; 16
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a4 31       	cpi	r26, 0x14	; 20
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
  9e:	0c 94 7b 01 	jmp	0x2f6	; 0x2f6 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <adc_init>:
/* includes */ 
#include "adc.h"

/* function implementations */
void adc_init(){
	ADMUX = 0;					// use ADC0
  a6:	ec e7       	ldi	r30, 0x7C	; 124
  a8:	f0 e0       	ldi	r31, 0x00	; 0
  aa:	10 82       	st	Z, r1
	ADMUX |= (1 << REFS0);		// use AVcc as the reference
  ac:	80 81       	ld	r24, Z
  ae:	80 64       	ori	r24, 0x40	; 64
  b0:	80 83       	st	Z, r24
		
	ADCSRA |= (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0); // 128 prescale for 16Mhz
  b2:	ea e7       	ldi	r30, 0x7A	; 122
  b4:	f0 e0       	ldi	r31, 0x00	; 0
  b6:	80 81       	ld	r24, Z
  b8:	87 60       	ori	r24, 0x07	; 7
  ba:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADATE);		// Set ADC Auto Trigger Enable
  bc:	80 81       	ld	r24, Z
  be:	80 62       	ori	r24, 0x20	; 32
  c0:	80 83       	st	Z, r24
		
	ADCSRB = 0;					// 0 for free running mode
  c2:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__DATA_REGION_ORIGIN__+0x1b>

	ADCSRA |= (1 << ADEN);		// Enable the ADC
  c6:	80 81       	ld	r24, Z
  c8:	80 68       	ori	r24, 0x80	; 128
  ca:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADIE);		// Enable Interrupts
  cc:	80 81       	ld	r24, Z
  ce:	88 60       	ori	r24, 0x08	; 8
  d0:	80 83       	st	Z, r24
  d2:	08 95       	ret

000000d4 <adc_init_10>:
}

void adc_init_10(){	
	adc_init();
  d4:	0e 94 53 00 	call	0xa6	; 0xa6 <adc_init>
	ADMUX &= ~(1 << ADLAR);		// clear for 10 bit resolution
  d8:	ec e7       	ldi	r30, 0x7C	; 124
  da:	f0 e0       	ldi	r31, 0x00	; 0
  dc:	80 81       	ld	r24, Z
  de:	8f 7d       	andi	r24, 0xDF	; 223
  e0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);		// Start the ADC conversion
  e2:	ea e7       	ldi	r30, 0x7A	; 122
  e4:	f0 e0       	ldi	r31, 0x00	; 0
  e6:	80 81       	ld	r24, Z
  e8:	80 64       	ori	r24, 0x40	; 64
  ea:	80 83       	st	Z, r24
	sei();
  ec:	78 94       	sei
  ee:	08 95       	ret

000000f0 <echo>:
char* getPoti(int admux_val){
	//admux_val & 1 --> AND with 0001 --> Only last Bit is checked
	//If last bit is 0 --> ADC0
	//else --> ADC1
	return (admux_val & 1) == 0 ? "ADC0" : "ADC1";
}
  f0:	0e 94 17 01 	call	0x22e	; 0x22e <usart_receive>
  f4:	0e 94 00 01 	call	0x200	; 0x200 <usart_send>
  f8:	08 95       	ret

000000fa <__vector_21>:
void echo(){
	usart_send(usart_receive());
}

ISR(ADC_vect)
{
  fa:	1f 92       	push	r1
  fc:	0f 92       	push	r0
  fe:	0f b6       	in	r0, 0x3f	; 63
 100:	0f 92       	push	r0
 102:	11 24       	eor	r1, r1
 104:	2f 93       	push	r18
 106:	3f 93       	push	r19
 108:	4f 93       	push	r20
 10a:	5f 93       	push	r21
 10c:	6f 93       	push	r22
 10e:	7f 93       	push	r23
 110:	8f 93       	push	r24
 112:	9f 93       	push	r25
 114:	af 93       	push	r26
 116:	bf 93       	push	r27
 118:	ef 93       	push	r30
 11a:	ff 93       	push	r31
 11c:	cf 93       	push	r28
 11e:	df 93       	push	r29
 120:	cd b7       	in	r28, 0x3d	; 61
 122:	de b7       	in	r29, 0x3e	; 62
 124:	2a 97       	sbiw	r28, 0x0a	; 10
 126:	de bf       	out	0x3e, r29	; 62
 128:	cd bf       	out	0x3d, r28	; 61
	cli();
 12a:	f8 94       	cli
	//concatenate HIGH Bits (ADC9 ADC8) to LOW Bits
	ADCvalue = ADCL | (ADCH << 8);
 12c:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
 130:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	92 2b       	or	r25, r18
 138:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <__data_end+0x1>
 13c:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <__data_end>
	char buffer [10];
	//convert integer to string
	itoa(ADCvalue, buffer, 10);
 140:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <__data_end>
 144:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <__data_end+0x1>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 148:	4a e0       	ldi	r20, 0x0A	; 10
 14a:	be 01       	movw	r22, r28
 14c:	6f 5f       	subi	r22, 0xFF	; 255
 14e:	7f 4f       	sbci	r23, 0xFF	; 255
 150:	0e 94 46 01 	call	0x28c	; 0x28c <__itoa_ncheck>
	
	usart_send_string(getPoti(ADMUX));
 154:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>
/* function implementations */
char* getPoti(int admux_val){
	//admux_val & 1 --> AND with 0001 --> Only last Bit is checked
	//If last bit is 0 --> ADC0
	//else --> ADC1
	return (admux_val & 1) == 0 ? "ADC0" : "ADC1";
 158:	80 ff       	sbrs	r24, 0
 15a:	03 c0       	rjmp	.+6      	; 0x162 <__vector_21+0x68>
 15c:	85 e0       	ldi	r24, 0x05	; 5
 15e:	91 e0       	ldi	r25, 0x01	; 1
 160:	02 c0       	rjmp	.+4      	; 0x166 <__vector_21+0x6c>
 162:	80 e0       	ldi	r24, 0x00	; 0
 164:	91 e0       	ldi	r25, 0x01	; 1
	ADCvalue = ADCL | (ADCH << 8);
	char buffer [10];
	//convert integer to string
	itoa(ADCvalue, buffer, 10);
	
	usart_send_string(getPoti(ADMUX));
 166:	0e 94 08 01 	call	0x210	; 0x210 <usart_send_string>
	usart_send_string(": ");
 16a:	8a e0       	ldi	r24, 0x0A	; 10
 16c:	91 e0       	ldi	r25, 0x01	; 1
 16e:	0e 94 08 01 	call	0x210	; 0x210 <usart_send_string>
	
	usart_send_string(buffer);
 172:	ce 01       	movw	r24, r28
 174:	01 96       	adiw	r24, 0x01	; 1
 176:	0e 94 08 01 	call	0x210	; 0x210 <usart_send_string>
	usart_send_string("\n\r");
 17a:	8d e0       	ldi	r24, 0x0D	; 13
 17c:	91 e0       	ldi	r25, 0x01	; 1
 17e:	0e 94 08 01 	call	0x210	; 0x210 <usart_send_string>
	//Toggle MUX0 Bit -> Toggle between ADC0 <-> ADC1
	ADMUX ^= (1 << MUX0);
 182:	ec e7       	ldi	r30, 0x7C	; 124
 184:	f0 e0       	ldi	r31, 0x00	; 0
 186:	90 81       	ld	r25, Z
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	89 27       	eor	r24, r25
 18c:	80 83       	st	Z, r24
	sei();
 18e:	78 94       	sei
}
 190:	2a 96       	adiw	r28, 0x0a	; 10
 192:	0f b6       	in	r0, 0x3f	; 63
 194:	f8 94       	cli
 196:	de bf       	out	0x3e, r29	; 62
 198:	0f be       	out	0x3f, r0	; 63
 19a:	cd bf       	out	0x3d, r28	; 61
 19c:	df 91       	pop	r29
 19e:	cf 91       	pop	r28
 1a0:	ff 91       	pop	r31
 1a2:	ef 91       	pop	r30
 1a4:	bf 91       	pop	r27
 1a6:	af 91       	pop	r26
 1a8:	9f 91       	pop	r25
 1aa:	8f 91       	pop	r24
 1ac:	7f 91       	pop	r23
 1ae:	6f 91       	pop	r22
 1b0:	5f 91       	pop	r21
 1b2:	4f 91       	pop	r20
 1b4:	3f 91       	pop	r19
 1b6:	2f 91       	pop	r18
 1b8:	0f 90       	pop	r0
 1ba:	0f be       	out	0x3f, r0	; 63
 1bc:	0f 90       	pop	r0
 1be:	1f 90       	pop	r1
 1c0:	18 95       	reti

000001c2 <main>:

int main(void)
{
	adc_init_10();
 1c2:	0e 94 6a 00 	call	0xd4	; 0xd4 <adc_init_10>
	usart_init(echo);
 1c6:	88 e7       	ldi	r24, 0x78	; 120
 1c8:	90 e0       	ldi	r25, 0x00	; 0
 1ca:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <usart_init>
 1ce:	ff cf       	rjmp	.-2      	; 0x1ce <main+0xc>

000001d0 <usart_init>:


/* function implementations */
void usart_init(func function){
	/*Set baud rate */
	f = function;
 1d0:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <f+0x1>
 1d4:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <f>
	UBRR0H = (MYUBRR >> 8);
 1d8:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
	UBRR0L = MYUBRR;
 1dc:	87 e6       	ldi	r24, 0x67	; 103
 1de:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
		
	UCSR0B |= (1 << RXEN0) | (1 << TXEN0);      // Enable receiver and transmitter
 1e2:	e1 ec       	ldi	r30, 0xC1	; 193
 1e4:	f0 e0       	ldi	r31, 0x00	; 0
 1e6:	80 81       	ld	r24, Z
 1e8:	88 61       	ori	r24, 0x18	; 24
 1ea:	80 83       	st	Z, r24
	UCSR0B |= (1 << RXCIE0);                    // Enable receiver interrupt
 1ec:	80 81       	ld	r24, Z
 1ee:	80 68       	ori	r24, 0x80	; 128
 1f0:	80 83       	st	Z, r24
	UCSR0C |= (1 << UCSZ01) | (1 << UCSZ00);    // Set frame: 8data, 1 stp
 1f2:	e2 ec       	ldi	r30, 0xC2	; 194
 1f4:	f0 e0       	ldi	r31, 0x00	; 0
 1f6:	80 81       	ld	r24, Z
 1f8:	86 60       	ori	r24, 0x06	; 6
 1fa:	80 83       	st	Z, r24

	sei();                                      // Enable interrupts
 1fc:	78 94       	sei
 1fe:	08 95       	ret

00000200 <usart_send>:
}

void usart_send(uint8_t toSend){
	 while ( !(UCSR0A & (1 << UDRE0)) ){}
 200:	e0 ec       	ldi	r30, 0xC0	; 192
 202:	f0 e0       	ldi	r31, 0x00	; 0
 204:	90 81       	ld	r25, Z
 206:	95 ff       	sbrs	r25, 5
 208:	fd cf       	rjmp	.-6      	; 0x204 <usart_send+0x4>
		UDR0 = toSend;							// Write the data to the TX buffer
 20a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 20e:	08 95       	ret

00000210 <usart_send_string>:
}

void usart_send_string(char *data){
 210:	cf 93       	push	r28
 212:	df 93       	push	r29
 214:	ec 01       	movw	r28, r24
	while(*data){
 216:	88 81       	ld	r24, Y
 218:	88 23       	and	r24, r24
 21a:	31 f0       	breq	.+12     	; 0x228 <usart_send_string+0x18>
 21c:	21 96       	adiw	r28, 0x01	; 1
		usart_send(*data++);
 21e:	0e 94 00 01 	call	0x200	; 0x200 <usart_send>
	 while ( !(UCSR0A & (1 << UDRE0)) ){}
		UDR0 = toSend;							// Write the data to the TX buffer
}

void usart_send_string(char *data){
	while(*data){
 222:	89 91       	ld	r24, Y+
 224:	81 11       	cpse	r24, r1
 226:	fb cf       	rjmp	.-10     	; 0x21e <usart_send_string+0xe>
		usart_send(*data++);
	}
}
 228:	df 91       	pop	r29
 22a:	cf 91       	pop	r28
 22c:	08 95       	ret

0000022e <usart_receive>:

uint8_t usart_receive(){
	while ( !(UCSR0A & (1 << RXC0)) ){}
 22e:	e0 ec       	ldi	r30, 0xC0	; 192
 230:	f0 e0       	ldi	r31, 0x00	; 0
 232:	80 81       	ld	r24, Z
 234:	88 23       	and	r24, r24
 236:	ec f7       	brge	.-6      	; 0x232 <usart_receive+0x4>
	return (uint8_t)UDR0;                       // Read data from the RX buffer
 238:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
}
 23c:	08 95       	ret

0000023e <__vector_18>:

ISR (USART_RX_vect){
 23e:	1f 92       	push	r1
 240:	0f 92       	push	r0
 242:	0f b6       	in	r0, 0x3f	; 63
 244:	0f 92       	push	r0
 246:	11 24       	eor	r1, r1
 248:	2f 93       	push	r18
 24a:	3f 93       	push	r19
 24c:	4f 93       	push	r20
 24e:	5f 93       	push	r21
 250:	6f 93       	push	r22
 252:	7f 93       	push	r23
 254:	8f 93       	push	r24
 256:	9f 93       	push	r25
 258:	af 93       	push	r26
 25a:	bf 93       	push	r27
 25c:	ef 93       	push	r30
 25e:	ff 93       	push	r31
	f();
 260:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <f>
 264:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <f+0x1>
 268:	09 95       	icall
 26a:	ff 91       	pop	r31
 26c:	ef 91       	pop	r30
 26e:	bf 91       	pop	r27
 270:	af 91       	pop	r26
 272:	9f 91       	pop	r25
 274:	8f 91       	pop	r24
 276:	7f 91       	pop	r23
 278:	6f 91       	pop	r22
 27a:	5f 91       	pop	r21
 27c:	4f 91       	pop	r20
 27e:	3f 91       	pop	r19
 280:	2f 91       	pop	r18
 282:	0f 90       	pop	r0
 284:	0f be       	out	0x3f, r0	; 63
 286:	0f 90       	pop	r0
 288:	1f 90       	pop	r1
 28a:	18 95       	reti

0000028c <__itoa_ncheck>:
 28c:	bb 27       	eor	r27, r27
 28e:	4a 30       	cpi	r20, 0x0A	; 10
 290:	31 f4       	brne	.+12     	; 0x29e <__itoa_ncheck+0x12>
 292:	99 23       	and	r25, r25
 294:	22 f4       	brpl	.+8      	; 0x29e <__itoa_ncheck+0x12>
 296:	bd e2       	ldi	r27, 0x2D	; 45
 298:	90 95       	com	r25
 29a:	81 95       	neg	r24
 29c:	9f 4f       	sbci	r25, 0xFF	; 255
 29e:	0c 94 52 01 	jmp	0x2a4	; 0x2a4 <__utoa_common>

000002a2 <__utoa_ncheck>:
 2a2:	bb 27       	eor	r27, r27

000002a4 <__utoa_common>:
 2a4:	fb 01       	movw	r30, r22
 2a6:	55 27       	eor	r21, r21
 2a8:	aa 27       	eor	r26, r26
 2aa:	88 0f       	add	r24, r24
 2ac:	99 1f       	adc	r25, r25
 2ae:	aa 1f       	adc	r26, r26
 2b0:	a4 17       	cp	r26, r20
 2b2:	10 f0       	brcs	.+4      	; 0x2b8 <__utoa_common+0x14>
 2b4:	a4 1b       	sub	r26, r20
 2b6:	83 95       	inc	r24
 2b8:	50 51       	subi	r21, 0x10	; 16
 2ba:	b9 f7       	brne	.-18     	; 0x2aa <__utoa_common+0x6>
 2bc:	a0 5d       	subi	r26, 0xD0	; 208
 2be:	aa 33       	cpi	r26, 0x3A	; 58
 2c0:	08 f0       	brcs	.+2      	; 0x2c4 <__utoa_common+0x20>
 2c2:	a9 5d       	subi	r26, 0xD9	; 217
 2c4:	a1 93       	st	Z+, r26
 2c6:	00 97       	sbiw	r24, 0x00	; 0
 2c8:	79 f7       	brne	.-34     	; 0x2a8 <__utoa_common+0x4>
 2ca:	b1 11       	cpse	r27, r1
 2cc:	b1 93       	st	Z+, r27
 2ce:	11 92       	st	Z+, r1
 2d0:	cb 01       	movw	r24, r22
 2d2:	0c 94 6b 01 	jmp	0x2d6	; 0x2d6 <strrev>

000002d6 <strrev>:
 2d6:	dc 01       	movw	r26, r24
 2d8:	fc 01       	movw	r30, r24
 2da:	67 2f       	mov	r22, r23
 2dc:	71 91       	ld	r23, Z+
 2de:	77 23       	and	r23, r23
 2e0:	e1 f7       	brne	.-8      	; 0x2da <strrev+0x4>
 2e2:	32 97       	sbiw	r30, 0x02	; 2
 2e4:	04 c0       	rjmp	.+8      	; 0x2ee <strrev+0x18>
 2e6:	7c 91       	ld	r23, X
 2e8:	6d 93       	st	X+, r22
 2ea:	70 83       	st	Z, r23
 2ec:	62 91       	ld	r22, -Z
 2ee:	ae 17       	cp	r26, r30
 2f0:	bf 07       	cpc	r27, r31
 2f2:	c8 f3       	brcs	.-14     	; 0x2e6 <strrev+0x10>
 2f4:	08 95       	ret

000002f6 <_exit>:
 2f6:	f8 94       	cli

000002f8 <__stop_program>:
 2f8:	ff cf       	rjmp	.-2      	; 0x2f8 <__stop_program>
