{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454618002359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454618002359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 04 14:33:22 2016 " "Processing started: Thu Feb 04 14:33:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454618002359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454618002359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuadratureEncoderTop -c QuadratureEncoderTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuadratureEncoderTop -c QuadratureEncoderTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454618002359 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1454618002960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updowncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file updowncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDownCounter " "Found entity 1: UpDownCounter" {  } { { "UpDownCounter.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/UpDownCounter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454618003045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454618003045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoderdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDecoder " "Found entity 1: EncoderDecoder" {  } { { "EncoderDecoder.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/EncoderDecoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454618003060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454618003060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdigitalfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file encoderdigitalfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDigitalFilter " "Found entity 1: EncoderDigitalFilter" {  } { { "EncoderDigitalFilter.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/EncoderDigitalFilter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454618003076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454618003076 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "encCount QuadratureEncoderTop.v(16) " "Verilog HDL error at QuadratureEncoderTop.v(16): object encCount declared in a list of port declarations cannot be redeclared within the module body" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 16 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1454618003123 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "QuadratureEncoderTop QuadratureEncoderTop.v(1) " "Ignored design unit \"QuadratureEncoderTop\" at QuadratureEncoderTop.v(1) due to previous errors" {  } { { "QuadratureEncoderTop.v" "" { Text "C:/Users/Cody/Documents/Kansas State Classes/ECE731-Advanced-Microcomputer-Design/Labs/Lab1/QuadratureEncoderTop.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1454618003123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadratureencodertop.v 0 0 " "Found 0 design units, including 0 entities, in source file quadratureencodertop.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454618003123 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454618003308 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 04 14:33:23 2016 " "Processing ended: Thu Feb 04 14:33:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454618003308 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454618003308 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454618003308 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454618003308 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454618004009 ""}
