# A set of verilog practice codes 
#### Course name "Introduction to vlsi design" from NCKU 
## Gate level
### Lab1
Some simple verilog practice

### Lab2
#### ProbA
Implement a 4x2 priority encoder
#### ProbB
Implement a Full Adder
#### ProbC 
Implement a 5 bits ripple adder with hierarchy skills

## RTL level
### Lab3
#### ProbA
Implement a 8 to 1 mux
#### ProbB
A simple ALU instruction set
#### ProbC
A simple grayscale module using shift to map 24 bits r,g,b color into 8 bits 
The result is approximation due to loss of shift operation
