

================================================================
== Vitis HLS Report for 'dense_relu_2'
================================================================
* Date:           Sat Dec 23 20:36:00 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   205889|   205889|  2.478 ms|  2.478 ms|  205889|  205889|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_156_1   |   205888|   205888|      3217|          -|          -|    64|        no|
        | + VITIS_LOOP_158_2  |     3205|     3205|        10|          4|          1|   800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    174|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    148|    -|
|Memory           |       93|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    227|    -|
|Register         |        -|    -|     346|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       93|    0|     346|    581|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       21|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |        Instance       |      Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |mux_3264_32_1_1_U1163  |mux_3264_32_1_1  |        0|   0|  0|  148|    0|
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |Total                  |                 |        0|   0|  0|  148|    0|
    +-----------------------+-----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory      |            Module            | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |layer_9_bias_U     |dense_relu_2_layer_9_bias     |        1|  0|   0|    0|     64|   32|     1|         2048|
    |layer_9_weights_U  |dense_relu_2_layer_9_weights  |       92|  0|   0|    0|  51200|   32|     1|      1638400|
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total              |                              |       93|  0|   0|    0|  51264|   64|     2|      1640448|
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln156_fu_663_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln158_1_fu_696_p2   |         +|   0|  0|  17|          10|           1|
    |add_ln158_fu_684_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln160_1_fu_852_p2   |         +|   0|  0|  28|          21|          11|
    |add_ln160_fu_756_p2     |         +|   0|  0|  23|          16|          16|
    |and_ln49_fu_891_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln156_fu_669_p2    |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln158_1_fu_840_p2  |      icmp|   0|  0|  11|          10|           5|
    |icmp_ln158_fu_690_p2    |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln49_1_fu_881_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_875_p2     |      icmp|   0|  0|  11|           8|           2|
    |or_ln49_fu_887_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln158_fu_845_p3  |    select|   0|  0|   9|           1|          10|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 174|         126|          69|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |add108_reg_615                     |   9|          2|   32|         64|
    |ap_NS_fsm                          |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_add108_phi_fu_618_p4    |   9|          2|   32|         64|
    |ap_phi_mux_ii_phi_fu_608_p4        |   9|          2|   10|         20|
    |ap_phi_mux_phi_mul_phi_fu_629_p4   |   9|          2|   21|         42|
    |ap_phi_mux_phi_urem_phi_fu_641_p4  |   9|          2|   10|         20|
    |grp_fu_648_p0                      |  14|          3|   32|         96|
    |grp_fu_648_p1                      |  14|          3|   32|         96|
    |i_reg_592                          |   9|          2|    7|         14|
    |ii_reg_604                         |   9|          2|   10|         20|
    |output_r_address0                  |  14|          3|    6|         18|
    |output_r_d0                        |  14|          3|   32|         96|
    |phi_mul_reg_625                    |   9|          2|   21|         42|
    |phi_urem_reg_637                   |   9|          2|   10|         20|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 227|         49|  257|        631|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add108_reg_615              |  32|   0|   32|          0|
    |add1_reg_1150               |  32|   0|   32|          0|
    |add_ln156_reg_897           |   7|   0|    7|          0|
    |add_ln158_1_reg_934         |  10|   0|   10|          0|
    |add_ln158_reg_925           |  10|   0|   10|          0|
    |add_ln160_1_reg_1125        |  21|   0|   21|          0|
    |ap_CS_fsm                   |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |i_reg_592                   |   7|   0|    7|          0|
    |icmp_ln158_reg_930          |   1|   0|    1|          0|
    |icmp_ln49_1_reg_1162        |   1|   0|    1|          0|
    |icmp_ln49_reg_1157          |   1|   0|    1|          0|
    |ii_reg_604                  |  10|   0|   10|          0|
    |layer_9_bias_load_reg_1145  |  32|   0|   32|          0|
    |mul7_reg_1130               |  32|   0|   32|          0|
    |output_addr_reg_910         |   6|   0|    6|          0|
    |phi_mul_reg_625             |  21|   0|   21|          0|
    |phi_urem_reg_637            |  10|   0|   10|          0|
    |select_ln158_reg_1120       |  10|   0|   10|          0|
    |tmp_22_reg_940              |   6|   0|    6|          0|
    |zext_ln156_1_reg_915        |   7|   0|   16|          9|
    |zext_ln156_reg_905          |   7|   0|   64|         57|
    |icmp_ln158_reg_930          |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 346|  32|  349|         66|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3337_p_din0    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3337_p_din1    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3337_p_opcode  |  out|    2|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3337_p_dout0   |   in|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3337_p_ce      |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3341_p_din0    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3341_p_din1    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3341_p_dout0   |   in|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3341_p_ce      |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_4439_p_din0    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_4439_p_din1    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_4439_p_opcode  |  out|    5|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_4439_p_dout0   |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_4439_p_ce      |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|input_0_address0      |  out|    5|   ap_memory|       input_0|         array|
|input_0_ce0           |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0            |   in|   32|   ap_memory|       input_0|         array|
|input_1_address0      |  out|    5|   ap_memory|       input_1|         array|
|input_1_ce0           |  out|    1|   ap_memory|       input_1|         array|
|input_1_q0            |   in|   32|   ap_memory|       input_1|         array|
|input_2_address0      |  out|    5|   ap_memory|       input_2|         array|
|input_2_ce0           |  out|    1|   ap_memory|       input_2|         array|
|input_2_q0            |   in|   32|   ap_memory|       input_2|         array|
|input_3_address0      |  out|    5|   ap_memory|       input_3|         array|
|input_3_ce0           |  out|    1|   ap_memory|       input_3|         array|
|input_3_q0            |   in|   32|   ap_memory|       input_3|         array|
|input_4_address0      |  out|    5|   ap_memory|       input_4|         array|
|input_4_ce0           |  out|    1|   ap_memory|       input_4|         array|
|input_4_q0            |   in|   32|   ap_memory|       input_4|         array|
|input_5_address0      |  out|    5|   ap_memory|       input_5|         array|
|input_5_ce0           |  out|    1|   ap_memory|       input_5|         array|
|input_5_q0            |   in|   32|   ap_memory|       input_5|         array|
|input_6_address0      |  out|    5|   ap_memory|       input_6|         array|
|input_6_ce0           |  out|    1|   ap_memory|       input_6|         array|
|input_6_q0            |   in|   32|   ap_memory|       input_6|         array|
|input_7_address0      |  out|    5|   ap_memory|       input_7|         array|
|input_7_ce0           |  out|    1|   ap_memory|       input_7|         array|
|input_7_q0            |   in|   32|   ap_memory|       input_7|         array|
|input_8_address0      |  out|    5|   ap_memory|       input_8|         array|
|input_8_ce0           |  out|    1|   ap_memory|       input_8|         array|
|input_8_q0            |   in|   32|   ap_memory|       input_8|         array|
|input_9_address0      |  out|    5|   ap_memory|       input_9|         array|
|input_9_ce0           |  out|    1|   ap_memory|       input_9|         array|
|input_9_q0            |   in|   32|   ap_memory|       input_9|         array|
|input_10_address0     |  out|    5|   ap_memory|      input_10|         array|
|input_10_ce0          |  out|    1|   ap_memory|      input_10|         array|
|input_10_q0           |   in|   32|   ap_memory|      input_10|         array|
|input_11_address0     |  out|    5|   ap_memory|      input_11|         array|
|input_11_ce0          |  out|    1|   ap_memory|      input_11|         array|
|input_11_q0           |   in|   32|   ap_memory|      input_11|         array|
|input_12_address0     |  out|    5|   ap_memory|      input_12|         array|
|input_12_ce0          |  out|    1|   ap_memory|      input_12|         array|
|input_12_q0           |   in|   32|   ap_memory|      input_12|         array|
|input_13_address0     |  out|    5|   ap_memory|      input_13|         array|
|input_13_ce0          |  out|    1|   ap_memory|      input_13|         array|
|input_13_q0           |   in|   32|   ap_memory|      input_13|         array|
|input_14_address0     |  out|    5|   ap_memory|      input_14|         array|
|input_14_ce0          |  out|    1|   ap_memory|      input_14|         array|
|input_14_q0           |   in|   32|   ap_memory|      input_14|         array|
|input_15_address0     |  out|    5|   ap_memory|      input_15|         array|
|input_15_ce0          |  out|    1|   ap_memory|      input_15|         array|
|input_15_q0           |   in|   32|   ap_memory|      input_15|         array|
|input_16_address0     |  out|    5|   ap_memory|      input_16|         array|
|input_16_ce0          |  out|    1|   ap_memory|      input_16|         array|
|input_16_q0           |   in|   32|   ap_memory|      input_16|         array|
|input_17_address0     |  out|    5|   ap_memory|      input_17|         array|
|input_17_ce0          |  out|    1|   ap_memory|      input_17|         array|
|input_17_q0           |   in|   32|   ap_memory|      input_17|         array|
|input_18_address0     |  out|    5|   ap_memory|      input_18|         array|
|input_18_ce0          |  out|    1|   ap_memory|      input_18|         array|
|input_18_q0           |   in|   32|   ap_memory|      input_18|         array|
|input_19_address0     |  out|    5|   ap_memory|      input_19|         array|
|input_19_ce0          |  out|    1|   ap_memory|      input_19|         array|
|input_19_q0           |   in|   32|   ap_memory|      input_19|         array|
|input_20_address0     |  out|    5|   ap_memory|      input_20|         array|
|input_20_ce0          |  out|    1|   ap_memory|      input_20|         array|
|input_20_q0           |   in|   32|   ap_memory|      input_20|         array|
|input_21_address0     |  out|    5|   ap_memory|      input_21|         array|
|input_21_ce0          |  out|    1|   ap_memory|      input_21|         array|
|input_21_q0           |   in|   32|   ap_memory|      input_21|         array|
|input_22_address0     |  out|    5|   ap_memory|      input_22|         array|
|input_22_ce0          |  out|    1|   ap_memory|      input_22|         array|
|input_22_q0           |   in|   32|   ap_memory|      input_22|         array|
|input_23_address0     |  out|    5|   ap_memory|      input_23|         array|
|input_23_ce0          |  out|    1|   ap_memory|      input_23|         array|
|input_23_q0           |   in|   32|   ap_memory|      input_23|         array|
|input_24_address0     |  out|    5|   ap_memory|      input_24|         array|
|input_24_ce0          |  out|    1|   ap_memory|      input_24|         array|
|input_24_q0           |   in|   32|   ap_memory|      input_24|         array|
|input_25_address0     |  out|    5|   ap_memory|      input_25|         array|
|input_25_ce0          |  out|    1|   ap_memory|      input_25|         array|
|input_25_q0           |   in|   32|   ap_memory|      input_25|         array|
|input_26_address0     |  out|    5|   ap_memory|      input_26|         array|
|input_26_ce0          |  out|    1|   ap_memory|      input_26|         array|
|input_26_q0           |   in|   32|   ap_memory|      input_26|         array|
|input_27_address0     |  out|    5|   ap_memory|      input_27|         array|
|input_27_ce0          |  out|    1|   ap_memory|      input_27|         array|
|input_27_q0           |   in|   32|   ap_memory|      input_27|         array|
|input_28_address0     |  out|    5|   ap_memory|      input_28|         array|
|input_28_ce0          |  out|    1|   ap_memory|      input_28|         array|
|input_28_q0           |   in|   32|   ap_memory|      input_28|         array|
|input_29_address0     |  out|    5|   ap_memory|      input_29|         array|
|input_29_ce0          |  out|    1|   ap_memory|      input_29|         array|
|input_29_q0           |   in|   32|   ap_memory|      input_29|         array|
|input_30_address0     |  out|    5|   ap_memory|      input_30|         array|
|input_30_ce0          |  out|    1|   ap_memory|      input_30|         array|
|input_30_q0           |   in|   32|   ap_memory|      input_30|         array|
|input_31_address0     |  out|    5|   ap_memory|      input_31|         array|
|input_31_ce0          |  out|    1|   ap_memory|      input_31|         array|
|input_31_q0           |   in|   32|   ap_memory|      input_31|         array|
|output_r_address0     |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
|output_r_q0           |   in|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

