# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ABF.v" \
"../../../../../Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU.v" \
"../../../../../Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU_ABF.v" \
"../../../../Expr2_Regs.srcs/sources_1/new/Regs.v" \
"../../../../Expr2_Regs.srcs/sources_1/new/Regs_ALU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
