.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DC */
.set DC__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set DC__0__MASK, 0x20
.set DC__0__PC, CYREG_PRT4_PC5
.set DC__0__PORT, 4
.set DC__0__SHIFT, 5
.set DC__AG, CYREG_PRT4_AG
.set DC__AMUX, CYREG_PRT4_AMUX
.set DC__BIE, CYREG_PRT4_BIE
.set DC__BIT_MASK, CYREG_PRT4_BIT_MASK
.set DC__BYP, CYREG_PRT4_BYP
.set DC__CTL, CYREG_PRT4_CTL
.set DC__DM0, CYREG_PRT4_DM0
.set DC__DM1, CYREG_PRT4_DM1
.set DC__DM2, CYREG_PRT4_DM2
.set DC__DR, CYREG_PRT4_DR
.set DC__INP_DIS, CYREG_PRT4_INP_DIS
.set DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set DC__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set DC__LCD_EN, CYREG_PRT4_LCD_EN
.set DC__MASK, 0x20
.set DC__PORT, 4
.set DC__PRT, CYREG_PRT4_PRT
.set DC__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set DC__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set DC__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set DC__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set DC__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set DC__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set DC__PS, CYREG_PRT4_PS
.set DC__SHIFT, 5
.set DC__SLW, CYREG_PRT4_SLW

/* SS */
.set SS__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set SS__0__MASK, 0x80
.set SS__0__PC, CYREG_PRT4_PC7
.set SS__0__PORT, 4
.set SS__0__SHIFT, 7
.set SS__AG, CYREG_PRT4_AG
.set SS__AMUX, CYREG_PRT4_AMUX
.set SS__BIE, CYREG_PRT4_BIE
.set SS__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SS__BYP, CYREG_PRT4_BYP
.set SS__CTL, CYREG_PRT4_CTL
.set SS__DM0, CYREG_PRT4_DM0
.set SS__DM1, CYREG_PRT4_DM1
.set SS__DM2, CYREG_PRT4_DM2
.set SS__DR, CYREG_PRT4_DR
.set SS__INP_DIS, CYREG_PRT4_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SS__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT4_LCD_EN
.set SS__MASK, 0x80
.set SS__PORT, 4
.set SS__PRT, CYREG_PRT4_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SS__PS, CYREG_PRT4_PS
.set SS__SHIFT, 7
.set SS__SLW, CYREG_PRT4_SLW

/* LED */
.set LED__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set LED__0__MASK, 0x04
.set LED__0__PC, CYREG_PRT4_PC2
.set LED__0__PORT, 4
.set LED__0__SHIFT, 2
.set LED__AG, CYREG_PRT4_AG
.set LED__AMUX, CYREG_PRT4_AMUX
.set LED__BIE, CYREG_PRT4_BIE
.set LED__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED__BYP, CYREG_PRT4_BYP
.set LED__CTL, CYREG_PRT4_CTL
.set LED__DM0, CYREG_PRT4_DM0
.set LED__DM1, CYREG_PRT4_DM1
.set LED__DM2, CYREG_PRT4_DM2
.set LED__DR, CYREG_PRT4_DR
.set LED__INP_DIS, CYREG_PRT4_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LED__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT4_LCD_EN
.set LED__MASK, 0x04
.set LED__PORT, 4
.set LED__PRT, CYREG_PRT4_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED__PS, CYREG_PRT4_PS
.set LED__SHIFT, 2
.set LED__SLW, CYREG_PRT4_SLW

/* LED_1 */
.set LED_1__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set LED_1__0__MASK, 0x04
.set LED_1__0__PC, CYREG_PRT6_PC2
.set LED_1__0__PORT, 6
.set LED_1__0__SHIFT, 2
.set LED_1__AG, CYREG_PRT6_AG
.set LED_1__AMUX, CYREG_PRT6_AMUX
.set LED_1__BIE, CYREG_PRT6_BIE
.set LED_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED_1__BYP, CYREG_PRT6_BYP
.set LED_1__CTL, CYREG_PRT6_CTL
.set LED_1__DM0, CYREG_PRT6_DM0
.set LED_1__DM1, CYREG_PRT6_DM1
.set LED_1__DM2, CYREG_PRT6_DM2
.set LED_1__DR, CYREG_PRT6_DR
.set LED_1__INP_DIS, CYREG_PRT6_INP_DIS
.set LED_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set LED_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED_1__LCD_EN, CYREG_PRT6_LCD_EN
.set LED_1__MASK, 0x04
.set LED_1__PORT, 6
.set LED_1__PRT, CYREG_PRT6_PRT
.set LED_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED_1__PS, CYREG_PRT6_PS
.set LED_1__SHIFT, 2
.set LED_1__SLW, CYREG_PRT6_SLW

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL__0__MASK, 0x10
.set SCL__0__PC, CYREG_PRT12_PC4
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 4
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x10
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 4
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA__0__MASK, 0x20
.set SDA__0__PC, CYREG_PRT12_PC5
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 5
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x20
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 5
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set MISO__0__MASK, 0x02
.set MISO__0__PC, CYREG_PRT4_PC1
.set MISO__0__PORT, 4
.set MISO__0__SHIFT, 1
.set MISO__AG, CYREG_PRT4_AG
.set MISO__AMUX, CYREG_PRT4_AMUX
.set MISO__BIE, CYREG_PRT4_BIE
.set MISO__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MISO__BYP, CYREG_PRT4_BYP
.set MISO__CTL, CYREG_PRT4_CTL
.set MISO__DM0, CYREG_PRT4_DM0
.set MISO__DM1, CYREG_PRT4_DM1
.set MISO__DM2, CYREG_PRT4_DM2
.set MISO__DR, CYREG_PRT4_DR
.set MISO__INP_DIS, CYREG_PRT4_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT4_LCD_EN
.set MISO__MASK, 0x02
.set MISO__PORT, 4
.set MISO__PRT, CYREG_PRT4_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MISO__PS, CYREG_PRT4_PS
.set MISO__SHIFT, 1
.set MISO__SLW, CYREG_PRT4_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set MOSI__0__MASK, 0x10
.set MOSI__0__PC, CYREG_PRT4_PC4
.set MOSI__0__PORT, 4
.set MOSI__0__SHIFT, 4
.set MOSI__AG, CYREG_PRT4_AG
.set MOSI__AMUX, CYREG_PRT4_AMUX
.set MOSI__BIE, CYREG_PRT4_BIE
.set MOSI__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MOSI__BYP, CYREG_PRT4_BYP
.set MOSI__CTL, CYREG_PRT4_CTL
.set MOSI__DM0, CYREG_PRT4_DM0
.set MOSI__DM1, CYREG_PRT4_DM1
.set MOSI__DM2, CYREG_PRT4_DM2
.set MOSI__DR, CYREG_PRT4_DR
.set MOSI__INP_DIS, CYREG_PRT4_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT4_LCD_EN
.set MOSI__MASK, 0x10
.set MOSI__PORT, 4
.set MOSI__PRT, CYREG_PRT4_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MOSI__PS, CYREG_PRT4_PS
.set MOSI__SHIFT, 4
.set MOSI__SLW, CYREG_PRT4_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set Rx_1__0__MASK, 0x02
.set Rx_1__0__PC, CYREG_PRT5_PC1
.set Rx_1__0__PORT, 5
.set Rx_1__0__SHIFT, 1
.set Rx_1__AG, CYREG_PRT5_AG
.set Rx_1__AMUX, CYREG_PRT5_AMUX
.set Rx_1__BIE, CYREG_PRT5_BIE
.set Rx_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Rx_1__BYP, CYREG_PRT5_BYP
.set Rx_1__CTL, CYREG_PRT5_CTL
.set Rx_1__DM0, CYREG_PRT5_DM0
.set Rx_1__DM1, CYREG_PRT5_DM1
.set Rx_1__DM2, CYREG_PRT5_DM2
.set Rx_1__DR, CYREG_PRT5_DR
.set Rx_1__INP_DIS, CYREG_PRT5_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT5_LCD_EN
.set Rx_1__MASK, 0x02
.set Rx_1__PORT, 5
.set Rx_1__PRT, CYREG_PRT5_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Rx_1__PS, CYREG_PRT5_PS
.set Rx_1__SHIFT, 1
.set Rx_1__SLW, CYREG_PRT5_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set SCLK__0__MASK, 0x08
.set SCLK__0__PC, CYREG_PRT4_PC3
.set SCLK__0__PORT, 4
.set SCLK__0__SHIFT, 3
.set SCLK__AG, CYREG_PRT4_AG
.set SCLK__AMUX, CYREG_PRT4_AMUX
.set SCLK__BIE, CYREG_PRT4_BIE
.set SCLK__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SCLK__BYP, CYREG_PRT4_BYP
.set SCLK__CTL, CYREG_PRT4_CTL
.set SCLK__DM0, CYREG_PRT4_DM0
.set SCLK__DM1, CYREG_PRT4_DM1
.set SCLK__DM2, CYREG_PRT4_DM2
.set SCLK__DR, CYREG_PRT4_DR
.set SCLK__INP_DIS, CYREG_PRT4_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT4_LCD_EN
.set SCLK__MASK, 0x08
.set SCLK__PORT, 4
.set SCLK__PRT, CYREG_PRT4_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SCLK__PS, CYREG_PRT4_PS
.set SCLK__SHIFT, 3
.set SCLK__SLW, CYREG_PRT4_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set Tx_1__0__MASK, 0x04
.set Tx_1__0__PC, CYREG_PRT5_PC2
.set Tx_1__0__PORT, 5
.set Tx_1__0__SHIFT, 2
.set Tx_1__AG, CYREG_PRT5_AG
.set Tx_1__AMUX, CYREG_PRT5_AMUX
.set Tx_1__BIE, CYREG_PRT5_BIE
.set Tx_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Tx_1__BYP, CYREG_PRT5_BYP
.set Tx_1__CTL, CYREG_PRT5_CTL
.set Tx_1__DM0, CYREG_PRT5_DM0
.set Tx_1__DM1, CYREG_PRT5_DM1
.set Tx_1__DM2, CYREG_PRT5_DM2
.set Tx_1__DR, CYREG_PRT5_DR
.set Tx_1__INP_DIS, CYREG_PRT5_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT5_LCD_EN
.set Tx_1__MASK, 0x04
.set Tx_1__PORT, 5
.set Tx_1__PRT, CYREG_PRT5_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Tx_1__PS, CYREG_PRT5_PS
.set Tx_1__SHIFT, 2
.set Tx_1__SLW, CYREG_PRT5_SLW

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Pin_1__0__MASK, 0x20
.set Pin_1__0__PC, CYREG_PRT6_PC5
.set Pin_1__0__PORT, 6
.set Pin_1__0__SHIFT, 5
.set Pin_1__AG, CYREG_PRT6_AG
.set Pin_1__AMUX, CYREG_PRT6_AMUX
.set Pin_1__BIE, CYREG_PRT6_BIE
.set Pin_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_1__BYP, CYREG_PRT6_BYP
.set Pin_1__CTL, CYREG_PRT6_CTL
.set Pin_1__DM0, CYREG_PRT6_DM0
.set Pin_1__DM1, CYREG_PRT6_DM1
.set Pin_1__DM2, CYREG_PRT6_DM2
.set Pin_1__DR, CYREG_PRT6_DR
.set Pin_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_1__MASK, 0x20
.set Pin_1__PORT, 6
.set Pin_1__PRT, CYREG_PRT6_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_1__PS, CYREG_PRT6_PS
.set Pin_1__SHIFT, 5
.set Pin_1__SLW, CYREG_PRT6_SLW

/* RESET */
.set RESET__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set RESET__0__MASK, 0x40
.set RESET__0__PC, CYREG_PRT4_PC6
.set RESET__0__PORT, 4
.set RESET__0__SHIFT, 6
.set RESET__AG, CYREG_PRT4_AG
.set RESET__AMUX, CYREG_PRT4_AMUX
.set RESET__BIE, CYREG_PRT4_BIE
.set RESET__BIT_MASK, CYREG_PRT4_BIT_MASK
.set RESET__BYP, CYREG_PRT4_BYP
.set RESET__CTL, CYREG_PRT4_CTL
.set RESET__DM0, CYREG_PRT4_DM0
.set RESET__DM1, CYREG_PRT4_DM1
.set RESET__DM2, CYREG_PRT4_DM2
.set RESET__DR, CYREG_PRT4_DR
.set RESET__INP_DIS, CYREG_PRT4_INP_DIS
.set RESET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set RESET__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set RESET__LCD_EN, CYREG_PRT4_LCD_EN
.set RESET__MASK, 0x40
.set RESET__PORT, 4
.set RESET__PRT, CYREG_PRT4_PRT
.set RESET__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set RESET__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set RESET__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set RESET__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set RESET__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set RESET__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set RESET__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set RESET__PS, CYREG_PRT4_PS
.set RESET__SHIFT, 6
.set RESET__SLW, CYREG_PRT4_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x400
.set isr_1__INTC_NUMBER, 10
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2CRTC_I2C_FF */
.set I2CRTC_I2C_FF__ADR, CYREG_I2C_ADR
.set I2CRTC_I2C_FF__CFG, CYREG_I2C_CFG
.set I2CRTC_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2CRTC_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2CRTC_I2C_FF__CSR, CYREG_I2C_CSR
.set I2CRTC_I2C_FF__D, CYREG_I2C_D
.set I2CRTC_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2CRTC_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2CRTC_I2C_FF__PM_ACT_MSK, 0x04
.set I2CRTC_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2CRTC_I2C_FF__PM_STBY_MSK, 0x04
.set I2CRTC_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2CRTC_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2CRTC_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2CRTC_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2CRTC_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2CRTC_I2C_IRQ */
.set I2CRTC_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2CRTC_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2CRTC_I2C_IRQ__INTC_MASK, 0x8000
.set I2CRTC_I2C_IRQ__INTC_NUMBER, 15
.set I2CRTC_I2C_IRQ__INTC_PRIOR_NUM, 5
.set I2CRTC_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2CRTC_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2CRTC_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIM_1_BSPIM */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB09_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB08_ST

/* SPIM_1_IntClock */
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x01
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x02
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x02

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB11_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* DAC_OUT */
.set DAC_OUT__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set DAC_OUT__0__MASK, 0x10
.set DAC_OUT__0__PC, CYREG_PRT0_PC4
.set DAC_OUT__0__PORT, 0
.set DAC_OUT__0__SHIFT, 4
.set DAC_OUT__AG, CYREG_PRT0_AG
.set DAC_OUT__AMUX, CYREG_PRT0_AMUX
.set DAC_OUT__BIE, CYREG_PRT0_BIE
.set DAC_OUT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DAC_OUT__BYP, CYREG_PRT0_BYP
.set DAC_OUT__CTL, CYREG_PRT0_CTL
.set DAC_OUT__DM0, CYREG_PRT0_DM0
.set DAC_OUT__DM1, CYREG_PRT0_DM1
.set DAC_OUT__DM2, CYREG_PRT0_DM2
.set DAC_OUT__DR, CYREG_PRT0_DR
.set DAC_OUT__INP_DIS, CYREG_PRT0_INP_DIS
.set DAC_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DAC_OUT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DAC_OUT__LCD_EN, CYREG_PRT0_LCD_EN
.set DAC_OUT__MASK, 0x10
.set DAC_OUT__PORT, 0
.set DAC_OUT__PRT, CYREG_PRT0_PRT
.set DAC_OUT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DAC_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DAC_OUT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DAC_OUT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DAC_OUT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DAC_OUT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DAC_OUT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DAC_OUT__PS, CYREG_PRT0_PS
.set DAC_OUT__SHIFT, 4
.set DAC_OUT__SLW, CYREG_PRT0_SLW

/* Timer_1_TimerHW */
.set Timer_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x01
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x01
.set Timer_1_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR0_SR0

/* BACK_BTN */
.set BACK_BTN__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set BACK_BTN__0__MASK, 0x02
.set BACK_BTN__0__PC, CYREG_PRT6_PC1
.set BACK_BTN__0__PORT, 6
.set BACK_BTN__0__SHIFT, 1
.set BACK_BTN__AG, CYREG_PRT6_AG
.set BACK_BTN__AMUX, CYREG_PRT6_AMUX
.set BACK_BTN__BIE, CYREG_PRT6_BIE
.set BACK_BTN__BIT_MASK, CYREG_PRT6_BIT_MASK
.set BACK_BTN__BYP, CYREG_PRT6_BYP
.set BACK_BTN__CTL, CYREG_PRT6_CTL
.set BACK_BTN__DM0, CYREG_PRT6_DM0
.set BACK_BTN__DM1, CYREG_PRT6_DM1
.set BACK_BTN__DM2, CYREG_PRT6_DM2
.set BACK_BTN__DR, CYREG_PRT6_DR
.set BACK_BTN__INP_DIS, CYREG_PRT6_INP_DIS
.set BACK_BTN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set BACK_BTN__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set BACK_BTN__LCD_EN, CYREG_PRT6_LCD_EN
.set BACK_BTN__MASK, 0x02
.set BACK_BTN__PORT, 6
.set BACK_BTN__PRT, CYREG_PRT6_PRT
.set BACK_BTN__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set BACK_BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set BACK_BTN__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set BACK_BTN__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set BACK_BTN__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set BACK_BTN__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set BACK_BTN__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set BACK_BTN__PS, CYREG_PRT6_PS
.set BACK_BTN__SHIFT, 1
.set BACK_BTN__SLW, CYREG_PRT6_SLW

/* tick_isr */
.set tick_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set tick_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set tick_isr__INTC_MASK, 0x20000
.set tick_isr__INTC_NUMBER, 17
.set tick_isr__INTC_PRIOR_NUM, 7
.set tick_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set tick_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set tick_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_Char_1_LCDPort */
.set LCD_Char_1_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_1_LCDPort__0__MASK, 0x01
.set LCD_Char_1_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_1_LCDPort__0__PORT, 2
.set LCD_Char_1_LCDPort__0__SHIFT, 0
.set LCD_Char_1_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_1_LCDPort__1__MASK, 0x02
.set LCD_Char_1_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_1_LCDPort__1__PORT, 2
.set LCD_Char_1_LCDPort__1__SHIFT, 1
.set LCD_Char_1_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_1_LCDPort__2__MASK, 0x04
.set LCD_Char_1_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_1_LCDPort__2__PORT, 2
.set LCD_Char_1_LCDPort__2__SHIFT, 2
.set LCD_Char_1_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_1_LCDPort__3__MASK, 0x08
.set LCD_Char_1_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_1_LCDPort__3__PORT, 2
.set LCD_Char_1_LCDPort__3__SHIFT, 3
.set LCD_Char_1_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_1_LCDPort__4__MASK, 0x10
.set LCD_Char_1_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_1_LCDPort__4__PORT, 2
.set LCD_Char_1_LCDPort__4__SHIFT, 4
.set LCD_Char_1_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_1_LCDPort__5__MASK, 0x20
.set LCD_Char_1_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_1_LCDPort__5__PORT, 2
.set LCD_Char_1_LCDPort__5__SHIFT, 5
.set LCD_Char_1_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_1_LCDPort__6__MASK, 0x40
.set LCD_Char_1_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_1_LCDPort__6__PORT, 2
.set LCD_Char_1_LCDPort__6__SHIFT, 6
.set LCD_Char_1_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_1_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_1_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_1_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_1_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_1_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_1_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_1_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_1_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_1_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_1_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_1_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_1_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_1_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_1_LCDPort__MASK, 0x7F
.set LCD_Char_1_LCDPort__PORT, 2
.set LCD_Char_1_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_1_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_1_LCDPort__SHIFT, 0
.set LCD_Char_1_LCDPort__SLW, CYREG_PRT2_SLW

/* WaveDAC8_1_DacClk */
.set WaveDAC8_1_DacClk__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set WaveDAC8_1_DacClk__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set WaveDAC8_1_DacClk__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set WaveDAC8_1_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC8_1_DacClk__INDEX, 0x02
.set WaveDAC8_1_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WaveDAC8_1_DacClk__PM_ACT_MSK, 0x04
.set WaveDAC8_1_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WaveDAC8_1_DacClk__PM_STBY_MSK, 0x04

/* WaveDAC8_1_VDAC8_viDAC8 */
.set WaveDAC8_1_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set WaveDAC8_1_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set WaveDAC8_1_VDAC8_viDAC8__D, CYREG_DAC2_D
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set WaveDAC8_1_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set WaveDAC8_1_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set WaveDAC8_1_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set WaveDAC8_1_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set WaveDAC8_1_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set WaveDAC8_1_VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* WaveDAC8_1_Wave1_DMA */
.set WaveDAC8_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave1_DMA__DRQ_NUMBER, 0
.set WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL, 0

/* WaveDAC8_1_Wave2_DMA */
.set WaveDAC8_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave2_DMA__DRQ_NUMBER, 1
.set WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL, 0

/* FORWARD_BTN */
.set FORWARD_BTN__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set FORWARD_BTN__0__MASK, 0x20
.set FORWARD_BTN__0__PC, CYREG_IO_PC_PRT15_PC5
.set FORWARD_BTN__0__PORT, 15
.set FORWARD_BTN__0__SHIFT, 5
.set FORWARD_BTN__AG, CYREG_PRT15_AG
.set FORWARD_BTN__AMUX, CYREG_PRT15_AMUX
.set FORWARD_BTN__BIE, CYREG_PRT15_BIE
.set FORWARD_BTN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set FORWARD_BTN__BYP, CYREG_PRT15_BYP
.set FORWARD_BTN__CTL, CYREG_PRT15_CTL
.set FORWARD_BTN__DM0, CYREG_PRT15_DM0
.set FORWARD_BTN__DM1, CYREG_PRT15_DM1
.set FORWARD_BTN__DM2, CYREG_PRT15_DM2
.set FORWARD_BTN__DR, CYREG_PRT15_DR
.set FORWARD_BTN__INP_DIS, CYREG_PRT15_INP_DIS
.set FORWARD_BTN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set FORWARD_BTN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set FORWARD_BTN__LCD_EN, CYREG_PRT15_LCD_EN
.set FORWARD_BTN__MASK, 0x20
.set FORWARD_BTN__PORT, 15
.set FORWARD_BTN__PRT, CYREG_PRT15_PRT
.set FORWARD_BTN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set FORWARD_BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set FORWARD_BTN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set FORWARD_BTN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set FORWARD_BTN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set FORWARD_BTN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set FORWARD_BTN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set FORWARD_BTN__PS, CYREG_PRT15_PS
.set FORWARD_BTN__SHIFT, 5
.set FORWARD_BTN__SLW, CYREG_PRT15_SLW

/* RTC_PIN_INT */
.set RTC_PIN_INT__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set RTC_PIN_INT__0__MASK, 0x01
.set RTC_PIN_INT__0__PC, CYREG_PRT6_PC0
.set RTC_PIN_INT__0__PORT, 6
.set RTC_PIN_INT__0__SHIFT, 0
.set RTC_PIN_INT__AG, CYREG_PRT6_AG
.set RTC_PIN_INT__AMUX, CYREG_PRT6_AMUX
.set RTC_PIN_INT__BIE, CYREG_PRT6_BIE
.set RTC_PIN_INT__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RTC_PIN_INT__BYP, CYREG_PRT6_BYP
.set RTC_PIN_INT__CTL, CYREG_PRT6_CTL
.set RTC_PIN_INT__DM0, CYREG_PRT6_DM0
.set RTC_PIN_INT__DM1, CYREG_PRT6_DM1
.set RTC_PIN_INT__DM2, CYREG_PRT6_DM2
.set RTC_PIN_INT__DR, CYREG_PRT6_DR
.set RTC_PIN_INT__INP_DIS, CYREG_PRT6_INP_DIS
.set RTC_PIN_INT__INTSTAT, CYREG_PICU6_INTSTAT
.set RTC_PIN_INT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RTC_PIN_INT__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RTC_PIN_INT__LCD_EN, CYREG_PRT6_LCD_EN
.set RTC_PIN_INT__MASK, 0x01
.set RTC_PIN_INT__PORT, 6
.set RTC_PIN_INT__PRT, CYREG_PRT6_PRT
.set RTC_PIN_INT__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RTC_PIN_INT__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RTC_PIN_INT__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RTC_PIN_INT__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RTC_PIN_INT__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RTC_PIN_INT__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RTC_PIN_INT__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RTC_PIN_INT__PS, CYREG_PRT6_PS
.set RTC_PIN_INT__SHIFT, 0
.set RTC_PIN_INT__SLW, CYREG_PRT6_SLW
.set RTC_PIN_INT__SNAP, CYREG_PICU6_SNAP

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x04
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x10
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x10

/* ADC_DelSig_1_DEC */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ADC_DelSig_1_IRQ */
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* WAVE_SELECTOR */
.set WAVE_SELECTOR__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set WAVE_SELECTOR__0__MASK, 0x40
.set WAVE_SELECTOR__0__PC, CYREG_PRT3_PC6
.set WAVE_SELECTOR__0__PORT, 3
.set WAVE_SELECTOR__0__SHIFT, 6
.set WAVE_SELECTOR__AG, CYREG_PRT3_AG
.set WAVE_SELECTOR__AMUX, CYREG_PRT3_AMUX
.set WAVE_SELECTOR__BIE, CYREG_PRT3_BIE
.set WAVE_SELECTOR__BIT_MASK, CYREG_PRT3_BIT_MASK
.set WAVE_SELECTOR__BYP, CYREG_PRT3_BYP
.set WAVE_SELECTOR__CTL, CYREG_PRT3_CTL
.set WAVE_SELECTOR__DM0, CYREG_PRT3_DM0
.set WAVE_SELECTOR__DM1, CYREG_PRT3_DM1
.set WAVE_SELECTOR__DM2, CYREG_PRT3_DM2
.set WAVE_SELECTOR__DR, CYREG_PRT3_DR
.set WAVE_SELECTOR__INP_DIS, CYREG_PRT3_INP_DIS
.set WAVE_SELECTOR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set WAVE_SELECTOR__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set WAVE_SELECTOR__LCD_EN, CYREG_PRT3_LCD_EN
.set WAVE_SELECTOR__MASK, 0x40
.set WAVE_SELECTOR__PORT, 3
.set WAVE_SELECTOR__PRT, CYREG_PRT3_PRT
.set WAVE_SELECTOR__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set WAVE_SELECTOR__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set WAVE_SELECTOR__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set WAVE_SELECTOR__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set WAVE_SELECTOR__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set WAVE_SELECTOR__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set WAVE_SELECTOR__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set WAVE_SELECTOR__PS, CYREG_PRT3_PS
.set WAVE_SELECTOR__SHIFT, 6
.set WAVE_SELECTOR__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
