# Reading D:/Program Files/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do 2_2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Program Files\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Program Files\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_Ripple_Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Ripple_Adder
# -- Compiling architecture test of tb_Ripple_Adder
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_Full_Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Full_Adder
# -- Compiling architecture test of tb_Full_Adder
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/Ripple_Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Ripple_Adder
# -- Compiling architecture Behaviour of Ripple_Adder
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/Full_Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture Behaviour of Full_Adder
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/gate.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gate
# -- Compiling architecture dataflow of gate
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_gate.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test
# -- Compiling architecture tb_gate of test
# 
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Compiling entity test
# -- Compiling architecture testMux of test
# ** Error: (vcom-11) Could not find work.mux.
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(17): (vcom-1195) Cannot find expanded name "work.mux".
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(17): (vcom-1105) Name (indexed name) does not denote an entity name.
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(17): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(18): (vcom-1195) Cannot find expanded name "work.mux".
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(18): (vcom-1105) Name (indexed name) does not denote an entity name.
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(18): Unknown expanded name.
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(30): VHDL Compiler exiting
# ** Error: D:/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./2_2_run_msim_rtl_vhdl.do line 15
# D:/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd}"
vcom -reportprogress 300 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture behavioural of mux
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/mux.vhd(16): near "â": Identifier may not contain non-graphic character.
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/mux.vhd(16): near "â": Identifier may not contain non-graphic character.
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/mux.vhd(16): near "â": Identifier may not contain non-graphic character.
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/mux.vhd(16): near "â": Identifier may not contain non-graphic character.
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/mux.vhd(16): (vcom-1136) Unknown identifier "â€˜0â€™".
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/mux.vhd(16): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/mux.vhd(17): VHDL Compiler exiting
vcom -reportprogress 300 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Compiling entity test
# -- Compiling architecture testMux of test
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity mux
vsim +altera -do 2_2_run_msim_rtl_vhdl.do -l msim_transcript -gui work.test(testmux)
# vsim +altera -do 2_2_run_msim_rtl_vhdl.do -l msim_transcript -gui work.test(testmux) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(testmux)
# ** Error: (vsim-3170) Could not find 'D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/simulation/modelsim/rtl_work.mux(dataflow)'.
# 
# ** Error: (vsim-3170) Could not find 'D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/simulation/modelsim/rtl_work.mux(gates)'.
# 
# Error loading design
do 2_2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_Ripple_Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Ripple_Adder
# -- Compiling architecture test of tb_Ripple_Adder
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_Full_Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Full_Adder
# -- Compiling architecture test of tb_Full_Adder
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/Ripple_Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Ripple_Adder
# -- Compiling architecture Behaviour of Ripple_Adder
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/Full_Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture Behaviour of Full_Adder
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/gate.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gate
# -- Compiling architecture dataflow of gate
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_gate.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test
# -- Compiling architecture tb_gate of test
# 
# vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Compiling entity test
# -- Compiling architecture testMux of test
# ** Error: (vcom-11) Could not find work.mux.
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(17): (vcom-1195) Cannot find expanded name "work.mux".
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(17): (vcom-1105) Name (indexed name) does not denote an entity name.
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(17): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(18): (vcom-1195) Cannot find expanded name "work.mux".
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(18): (vcom-1105) Name (indexed name) does not denote an entity name.
# 
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(18): Unknown expanded name.
# ** Error: D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd(30): VHDL Compiler exiting
# ** Error: D:/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./2_2_run_msim_rtl_vhdl.do line 15
# D:/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/Stack/Courses/KTH/Courses/01 - HDL/Laboratory/Lab0/tb_mux.vhd}"
