

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3'
================================================================
* Date:           Fri Mar 10 17:35:57 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.544 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  2.500 us|  2.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_130_3  |       48|       48|         2|          1|          1|    48|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      40|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      36|    -|
|Register         |        -|    -|      15|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      15|      76|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln130_fu_87_p2   |         +|   0|  0|  14|           6|           1|
    |add_ln131_fu_114_p2  |         +|   0|  0|  14|           7|           6|
    |icmp_ln130_fu_81_p2  |      icmp|   0|  0|  10|           6|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  40|          20|          15|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |i_2_fu_42                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_fu_42                |  6|   0|    6|          0|
    |i_reg_132                |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3|  return value|
|sk_address0       |  out|   12|   ap_memory|                                                               sk|         array|
|sk_ce0            |  out|    1|   ap_memory|                                                               sk|         array|
|sk_q0             |   in|    8|   ap_memory|                                                               sk|         array|
|seedbuf_address0  |  out|    8|   ap_memory|                                                          seedbuf|         array|
|seedbuf_ce0       |  out|    1|   ap_memory|                                                          seedbuf|         array|
|seedbuf_we0       |  out|    1|   ap_memory|                                                          seedbuf|         array|
|seedbuf_d0        |  out|    8|   ap_memory|                                                          seedbuf|         array|
+------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

