# Part 5-1 Zynq Processor

## What is Zynq?
Zynq SoC æ˜¯çµåˆäº† PS(Processor System) ç«¯å’Œ PL(programmable Logic) ç«¯çš„è£ç½®
- PS (Processor System) : ç¡¬é«”å…§å»º ARM Cortex-A9 é›™æ ¸å¿ƒè™•ç†å™¨ (Zynq-7000ç³»åˆ—) åŠ ä¸Š cachesã€on-chip memoryã€é‚„æœ‰å…¶ä»–peripherals (UART, I2C, etc.) ã€‚
- PL (Programmable Logic) : å¯è‡ªå®šç¾©é‚è¼¯çš„ FPGA å€å¡Šï¼Œä¹Ÿå°±æ˜¯ä½¿ç”¨è€…å¯ä»¥è‡ªå·±è¨­è¨ˆç‰¹å®šåŠŸèƒ½çš„ IPï¼Œåƒæ˜¯åŠ è§£å¯†æ¨¡çµ„ã€å½±åƒè™•ç†å™¨ã€DMAæ¨¡çµ„ç­‰ï¼Œä¸¦è—‰ç”±AXIæ¥å£(æ§åˆ¶/è³‡æ–™æ¬ç§»/ä¸­æ–·)èˆ‡ PS æ­é…é‹ä½œã€‚

![zynq_intro](./png/zynq_intro.png)

## What is PYNQ?
PYNQ = Python + ZYNQï¼Œå°±æ˜¯å°‡ Xilinx ZYNQ çš„éƒ¨åˆ†åŠŸèƒ½ Python åŒ–ï¼Œç›´æ¥ä½¿ç”¨ Python è³‡æ–™åº«èˆ‡ FPGA ç¡¬é«”é€²è¡ŒåŠŸèƒ½çš„é–‹ç™¼ã€‚
![pynq1](./png/pynq1.png)
![pynq2](./png/pynq2.png)

## Zynq Development
Zynq åˆ†ç‚ºå…©å¤§éƒ¨åˆ†ï¼Œå¦‚ä¸Šé¢æåˆ°çš„ï¼Œåˆ†åˆ¥ç‚º PS(Processing System) ç«¯è·Ÿ PL(Programmable Logic) ç«¯ã€‚ä»¥ä¸‹å¯¦ä¾‹ä½¿ç”¨PYNQ-Z2 ä¸Šç¾æœ‰çš„ Zynq Processor å¯¦ä½œä¸€å€‹ç°¡å–®çš„ C/C++ Projectã€‚

### Step 1. Download PuTTY
Here's [PuTTY](https://www.putty.org/)

### Step 2. Create a new project
ç”±æ–¼æœ¬æ¬¡æ˜¯ä½¿ç”¨ FPGA ä¸Šå›ºæœ‰çš„ Processorï¼Œæ‰€ä»¥ä¸éœ€åŠ å…¥ä»»ä½• HDL code åŠ Constraintsã€‚

### Create block design
åŠ å…¥ ZYNQ7 Processing System IP
![ZYNQ_IP_24](./png/ZYNQ_IP_24.jpg)

æŒ‰ä¸‹ Run Block Automation
![ZYNQ_run_24](./png/ZYNQ_run_24.jpg)

åŸ·è¡Œå®Œç•¢ ZYNQ processor æœƒé€£å‡ºå…©å€‹ portsã€‚
é»é–‹ ZYNQ processor æ›´æ”¹è¨­å®šã€‚æœ¬æ¬¡å¯¦é©—åªéœ€ç”¨åˆ° ZYNQ processor æœ¬èº«ï¼Œæ‰€ä»¥è¦æŠŠæ²’ç”¨åˆ°çš„ I/O å–æ¶ˆã€‚
![ZYNQ_set_24](./png/ZYNQ_set_24.jpg)

PS-PL Configurations > General > Enable Clock Resets > FCLK_RESET0_N å–æ¶ˆå‹¾é¸ã€‚ PS-PL Configurations > AXI Non Secure Enablement > GP Master AXI Interface > M AXI GP0 Interface å–æ¶ˆå‹¾é¸ã€‚
![PS-PL_conf_24](./png/PS-PL_conf_24.jpg)

Peripheral I/O Pins åƒ…ç•™ä¸‹ UART0 å…¶é¤˜å–æ¶ˆå‹¾é¸ã€‚
![IO_pins_24](./png/IO_pins_24.jpg)

Clock Configuration > PL Fabric Clocks > FCLK_CLK0 å–æ¶ˆå‹¾é¸ã€‚
![CLK_conf_24](./png/CLK_conf_24.jpg)

OK å¾Œ Diagram çš„ ZYNQ7 processor æœƒè®Šæˆå¦‚ä¸‹åœ–æ‰€ç¤ºã€‚
![ZYNQ_done_24](./png/ZYNQ_done_24.jpg)

å°‡å®Œæˆçš„ block design åŒ…æˆ HDL wrapperã€‚

## Step 4. Run Implementation
æŒ‰ä¸‹ PROJECT MANAGER > Run Implementationã€‚
>ğŸ“Œ ç”±æ–¼æœ¬æ¬¡å¯¦é©—åƒ…ä½¿ç”¨ ZYNQ ç¾æœ‰çš„ ARM processorï¼Œç„¡éœ€ç”¢ç”Ÿ bitstream æ‰€ä»¥åªéœ€åŸ·è¡Œåˆ° Run Implementation å³å¯ã€‚

## Step 5. Launch Vitis IDE 
File > Export > Export Hardwareã€‚
![export_hw_24](./png/export_hw_24.jpg)

Tools > Launch Vitis IDE
![launch_Vitis_IDE_24](./png/launch_Vitis_IDE_24.jpg)

é€²å…¥ Vitis é é¢
![Vitis_GUI_24](./png/Vitis_GUI_24.jpg)

é¸æ“‡open workspaceï¼Œä¸¦æ–°å¢è³‡æ–™å¤¾ä½œç‚º workspace
![open_workspace_24](./png/open_workspace_24.jpg)

å»ºç«‹æ–°çš„ platform
![create_platform_24](./png/create_platform_24.jpg)

é¸æ“‡å‰›å‰› export hardware ä½ç½®çš„ XSA æª”æ¡ˆ
![select_xsa_24](./png/select_xsa_24.jpg)

Operating System: standlone(é è¨­); Processor: ps7_cortexa9_0
![select_os_24](./png/select_os_24.jpg)

platform å®Œæˆå¾Œï¼Œåœ–å¦‚ä¸‹
![platform_done_24](./png/platform_done_24.jpg)

## Step 6. Write a hello world program
å·¦å´æ¬„ Examples >> Embedded Software Examples >> Hello World
![add_hello_world_24](./png/add_hello_world_24.jpg)

æŒ‰ä¸‹ Next å¾Œï¼Œé¸æ“‡å‰›å‰›å®Œæˆçš„ platform
![select_platform_24](./png/select_platform_24.jpg)

æŒ‰ä¸‹ finish å¾Œï¼Œé é¢å¦‚ä¸‹
![hello_world_done_24](./png/hello_world_done_24.jpg)

å…ˆ build platform å¾Œå† build applicationï¼Œæ‰ä¸æœƒç™¼ç”Ÿ header file not found çš„å•é¡Œ
![build_platform_24](./png/build_platform_24.jpg)
> ğŸ“Œ è¦æ³¨æ„å¦‚æœè³‡æ–™è·¯å¾‘éé•·æœƒæœ‰build failçš„å•é¡Œ

![build_application_24](./png/build_application_24.jpg)

é–‹å•Ÿ PuTTYï¼Œé¸æ“‡ Serialï¼Œè¼¸å…¥é€£æ¥ FPGA çš„ COMï¼Œè¨­å®š Baud rate ç‚º 115200ã€‚
> ğŸ“Œ æ¥ä¸Šæ¿å­ä¸¦é–‹å•Ÿé›»æºå¾Œ -> åœ¨ é–‹å§‹ å³éµ -> è£ç½®ç®¡ç†å“¡ -> é€£æ¥åŸ (COMå’ŒLPT) å³å¯çœ‹ FPGA æ˜¯é€£æ¥è‡³å“ªä¸€å€‹ COM

![serial_port_24](./png/serial_port_24.jpg)
![putty_set_24](./png/putty_set_24.jpg)

å›åˆ° Vitisï¼Œé¸æ“‡ applicationï¼Œä¸¦åŸ·è¡Œä¸‹æ–¹çš„ Runï¼Œå³å¯åœ¨ PuTTY çœ‹åˆ° "Hello World!" çš„çµæœ
![application_run_24](./png/application_run_24.jpg)

// .xsa file

## Introduction to AXI Interface
// å¯ä»¥è©³ç´°å¯«
