Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/aleks/AK2P/Test_DataRegister_isim_beh.exe -prj /home/aleks/AK2P/Test_DataRegister_beh.prj work.Test_DataRegister 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "/home/aleks/AK2P/DataRegister.vhd" into library work
Parsing VHDL file "/home/aleks/AK2P/TestDataRegister.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85040 KB
Fuse CPU Usage: 770 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity DataRegister [dataregister_default]
Compiling architecture behavioral of entity test_dataregister
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/aleks/AK2P/Test_DataRegister_isim_beh.exe
Fuse Memory Usage: 1705168 KB
Fuse CPU Usage: 820 ms
GCC CPU Usage: 130 ms
