

================================================================
== Vitis HLS Report for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'
================================================================
* Date:           Sun Nov  3 13:42:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_6  |      801|      801|         3|          1|          1|   800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     77|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      53|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      53|    140|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln99_fu_108_p2                |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_105                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_107                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_123_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln99_fu_102_p2               |      icmp|   0|  0|  13|          10|           9|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  77|          58|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_storemerge_reg_82  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_storemerge_reg_82  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j_3                    |   9|          2|   10|         20|
    |connect_6_blk_n                         |   9|          2|    1|          2|
    |j_fu_50                                 |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   39|         78|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |A_addr_reg_149                          |  10|   0|   10|          0|
    |A_addr_reg_149_pp0_iter1_reg            |  10|   0|   10|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_82  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_82  |   8|   0|    8|          0|
    |icmp_ln101_reg_154                      |   1|   0|    1|          0|
    |icmp_ln99_reg_145                       |   1|   0|    1|          0|
    |j_fu_50                                 |  10|   0|   10|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  53|   0|   53|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6|  return value|
|connect_6_dout            |   in|   32|     ap_fifo|                                    connect_6|       pointer|
|connect_6_num_data_valid  |   in|    7|     ap_fifo|                                    connect_6|       pointer|
|connect_6_fifo_cap        |   in|    7|     ap_fifo|                                    connect_6|       pointer|
|connect_6_empty_n         |   in|    1|     ap_fifo|                                    connect_6|       pointer|
|connect_6_read            |  out|    1|     ap_fifo|                                    connect_6|       pointer|
|B_ROW_4_load              |   in|   32|     ap_none|                                 B_ROW_4_load|        scalar|
|A_address1                |  out|   10|   ap_memory|                                            A|         array|
|A_ce1                     |  out|    1|   ap_memory|                                            A|         array|
|A_we1                     |  out|    1|   ap_memory|                                            A|         array|
|A_d1                      |  out|    8|   ap_memory|                                            A|         array|
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+

