// Seed: 3613180176
module module_0 #(
    parameter id_7 = 32'd29
) (
    input id_1,
    output id_2,
    output id_3,
    input reg id_4,
    input id_5,
    input id_6,
    output logic _id_7,
    output reg id_8
);
  type_13(
      1, id_3, 1
  );
  logic id_9;
  always @(posedge id_5 or negedge id_7) begin
    id_4 <= -id_7;
    id_8 <= (1'b0);
  end
  assign id_6[id_7] = 1;
endmodule
