# Computer Architecture and Flynn's Taxonomy

[TOC]



## Res
### Related Topics



## Intro
![](../../../../../../../Assets/Pics/Pasted%20image%2020230304154759.png)
<small>Flynn's Taxonomy of Computer Architectures</small>

> ğŸ”— Further reading: 
> - [Duncan's Taxonomy](https://en.wikipedia.org/wiki/Duncan%27s_taxonomy)
> - [Non-von Neumann Based Microarchitectures](../Computer%20Microarchitectures%20(Computer%20Organization)%20&%20von%20Neumann%20Model/ğŸ¤µ%20Non-von%20Neumann%20Based%20Microarchitectures/Non-von%20Neumann%20Based%20Microarchitectures.md)



## 1ï¸âƒ£ SISD (Single Instruction, Single Data)
![](../../../../../../../Assets/Pics/Pasted%20image%2020230304155503.png)

> æ—©æœŸçš„**å†¯Â·è¯ºä¾æ›¼ç»“æ„**é‡‡ç”¨çš„éƒ½æ˜¯SISDï¼Œå†¯Â·è¯ºä¾æ›¼ç»“æ„ä¹Ÿç§°**å­˜å‚¨ç¨‹åºè®¡ç®—æœº**ï¼Œå®ƒæœ‰ä¸¤ä¸ªé‡è¦ç‰¹æ€§ï¼š1. æŒ‡ä»¤å’Œæ•°æ®è¢«å­˜å‚¨åœ¨å†…å­˜ä¸­ï¼›2. æŒ‡ä»¤è¢«é¡ºåºæ‰§è¡Œï¼Œåœ¨ä¸€ä¸ªæ—¶åˆ»åªæœ‰ä¸€æ¡æŒ‡ä»¤åœ¨æ‰§è¡Œï¼Œé€šè¿‡PCï¼ˆProgram Counterï¼‰è¯†åˆ«å½“å‰æŒ‡ä»¤ã€‚



## 2ï¸âƒ£ SIMD (Single Instruction, Multiple Data)
![](../../../../../../../Assets/Pics/Pasted%20image%2020230304155409.png)

> SIMD å°±æ˜¯å•æŒ‡ä»¤å¤šæ•°æ®çš„ç¼©å†™ï¼Œå°†ä¸€ä¸ªæŒ‡ä»¤å¹¿æ’­åˆ°å¤šä¸ªå¤„ç†å™¨ä¸Šï¼Œä½†æ¯ä¸ªå¤„ç†å™¨éƒ½æœ‰è‡ªå·±çš„æ•°æ®ã€‚ä¹Ÿå°±æ˜¯è¯´åŒä¸€ä»½æ§åˆ¶æŒ‡ä»¤åŒæ—¶è¿è¡Œä¸åŒçš„æ•°æ®ï¼Œå¦‚ä¸Šå›¾æ‰€ç¤ºï¼Œè¿™æ ·åšçš„å¥½å¤„å°±æ˜¯å‡è½»çš„æ§åˆ¶æˆæœ¬ã€‚ç›®å‰ï¼ŒGPUs(Graphics Processor Units)é‡‡ç”¨çš„å°±æ˜¯SIMDæ¶æ„ã€‚


### Vector Processers
â†— [Vector Processors](../Computer%20Microarchitectures%20(Computer%20Organization)%20&%20von%20Neumann%20Model/ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips/Multiprocessors%20and%20Multicore%20Processors/Multiprocessor%20Architectures%20&%20Parallel%20Computing/Vector%20Processors/Vector%20Processors.md)

Often referred to as supercomputers, vector processors are specialized, heavily pipelined SIMD processors that perform efficient operations on entire vectors and matrices at once. This class of processor is suited for applications that can benefit from a high degree of parallelism, such as weather forecasting, medical diagnosing, and image processing.

Vector instructions are efficient for two reasons. First, the machine fetches significantly fewer instructions, which means there is less decoding, control unit overhead, and memory bandwidth usage. Second, the processor knows it will have a continuous source of data and can begin prefetching corresponding pairs of values. If interleaved memory is used, one pair can arrive per clock cycle. The most famous vector processors are the Cray series of supercomputers. Their basic architecture has changed little over the past 25 years.



## 3ï¸âƒ£ MISD (Multiple Instruction, Single Data)
Not implemented.



## 4ï¸âƒ£ MIMD (Multiple Instruction, Multiple Data)
![](../../../../../../../Assets/Pics/Pasted%20image%2020230304155426.png)

> MIMDæŒ‡çš„æ˜¯ä¸åŒæ—¶åˆ»ä¸åŒCPUæ‰§è¡Œçš„æŒ‡ä»¤ä¸åŒï¼Œå¹¶ä¸”æ•°æ®ä¹Ÿä¸åŒï¼Œå¦‚ä¸Šå›¾æ‰€ç¤ºã€‚ç›®å‰è¶…çº§è®¡ç®—æœºï¼Œç½‘ç»œå¹¶è¡Œè®¡ç®—æœºé›†ç¾¤å’Œâ€œç½‘æ ¼â€ï¼Œå¤šå¤„ç†å™¨SMPè®¡ç®—æœºï¼Œå¤šæ ¸PCéƒ½å±äºè¿™ä¸€ç±»ã€‚è€ŒMIMDåˆå¯ä»¥æ ¹æ®å†…å­˜ç»“æ„ï¼Œå¯ä»¥åˆ†ä¸º**å…±äº«å†…å­˜å’Œæ¶ˆæ¯é©±åŠ¨**ã€‚å…±äº«å†…å­˜å°±æ˜¯å¤„ç†å™¨ä¹‹é—´å…±äº«å†…å­˜ï¼Œé€šè¿‡å†…å­˜æ¥è¿›è¡Œé€šä¿¡ï¼Œè€Œæ¶ˆæ¯é©±åŠ¨æŒ‡çš„æ˜¯å¤„ç†å™¨é€šè¿‡æ¶ˆæ¯é©±åŠ¨æ¥è¿›è¡Œé€šä¿¡ã€‚ç›®å‰**å…±äº«å†…å­˜æœ‰SMPã€NUMAä¸¤ç§ï¼Œæ¶ˆæ¯é©±åŠ¨å¯¹åº”DM**ã€‚


### Interconnection Networks


### Shared Memory Machines (SMM)
#### 1ï¸âƒ£ SMP (Shared Memory Multiprocessors /Symmetric Multiprocessing)
â†— [Symmetric Multiprocessing & Shared Memory Multiprocessors (SMP)](../Computer%20Microarchitectures%20(Computer%20Organization)%20&%20von%20Neumann%20Model/ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips/Multiprocessors%20and%20Multicore%20Processors/Multiprocessor%20Architectures%20&%20Parallel%20Computing/Symmetric%20Multiprocessing%20&%20Shared%20Memory%20Multiprocessors%20(SMP)/Symmetric%20Multiprocessing%20&%20Shared%20Memory%20Multiprocessors%20(SMP).md)
#### 2ï¸âƒ£ NUMA (Non-Uniform Memory Access)
â†— [NUMA (Non-Uniform Memory Access)](../Computer%20Microarchitectures%20(Computer%20Organization)%20&%20von%20Neumann%20Model/ğŸš¦%20Computer%20Processors%20&%20Logic%20Chips/Multiprocessors%20and%20Multicore%20Processors/Multiprocessor%20Architectures%20&%20Parallel%20Computing/NUMA%20(Non-Uniform%20Memory%20Access)/NUMA%20(Non-Uniform%20Memory%20Access).md)


### Event-Driven Machines



## Ref
[Computer Architecture | Flynnâ€™s taxonomy]: https://www.geeksforgeeks.org/computer-architecture-flynns-taxonomy/
[Flynn's taxonomy | wikipedia]: https://en.wikipedia.org/wiki/Flynn%27s_taxonomy
