

================================================================
== Vitis HLS Report for 'output_writer_1'
================================================================
* Date:           Mon Sep 18 11:31:58 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out_test_2019_0.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.373 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770| 2.564 us | 2.564 us |  770|  770|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j     |      768|      768|         2|          1|          1|   768|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       47|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       47|      135|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |Bert_layer_add_10ns_10ns_10_1_1_U3787  |Bert_layer_add_10ns_10ns_10_1_1  |        0|   0|  0|  10|    0|
    |Bert_layer_add_15ns_15ns_15_1_1_U3788  |Bert_layer_add_15ns_15ns_15_1_1  |        0|   0|  0|  15|    0|
    |Bert_layer_sub_15ns_15ns_15_1_1_U3786  |Bert_layer_sub_15ns_15ns_15_1_1  |        0|   0|  0|  15|    0|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |Total                                  |                                 |        0|   0|  0|  40|    0|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln96_fu_119_p2               |   icmp   |   0|  0|  13|          10|          10|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  23|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |inp_blk_n                |   9|          2|    1|          2|
    |j_reg_82                 |   9|          2|   10|         20|
    |ps_id_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   15|         33|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln276_reg_158        |  15|   0|   15|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln96_reg_149        |   1|   0|    1|          0|
    |j_reg_82                 |  10|   0|   10|          0|
    |sub_ln276_reg_144        |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  47|   0|   47|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | output_writer.1 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | output_writer.1 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | output_writer.1 | return value |
|ap_done          | out |    1| ap_ctrl_hs | output_writer.1 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | output_writer.1 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | output_writer.1 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | output_writer.1 | return value |
|inp_dout         |  in |  512|   ap_fifo  |       inp       |    pointer   |
|inp_empty_n      |  in |    1|   ap_fifo  |       inp       |    pointer   |
|inp_read         | out |    1|   ap_fifo  |       inp       |    pointer   |
|outp_V_address0  | out |   15|  ap_memory |      outp_V     |     array    |
|outp_V_ce0       | out |    1|  ap_memory |      outp_V     |     array    |
|outp_V_we0       | out |    1|  ap_memory |      outp_V     |     array    |
|outp_V_d0        | out |  512|  ap_memory |      outp_V     |     array    |
|ps_id_dout       |  in |    5|   ap_fifo  |      ps_id      |    pointer   |
|ps_id_empty_n    |  in |    1|   ap_fifo  |      ps_id      |    pointer   |
|ps_id_read       | out |    1|   ap_fifo  |      ps_id      |    pointer   |
+-----------------+-----+-----+------------+-----------------+--------------+

