$date
	Sun Oct 23 03:11:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#77786
b10001 &
b10001 %
1$
b10001 !
1"
#77787
0"
#77790
b110100 &
b110100 %
#77794
b11010 &
b11010 %
#77798
b1101 &
b1101 %
#77802
b101000 &
b101000 %
#77806
b10100 &
b10100 %
#77810
b1010 &
b1010 %
#77814
b101 &
b101 %
#77818
b10000 &
b10000 %
#77822
b1000 &
b1000 %
#77826
b100 &
b100 %
#77830
b10 &
b10 %
#77834
b1 &
b1 %
1#
#77838
b0 &
0#
b0 %
0$
#1077924
b10000 !
1"
#1077926
b10000 &
b10000 %
1$
#1077927
0"
#1077930
b1000 &
b1000 %
#1077934
b100 &
b100 %
#1077938
b10 &
b10 %
#1077942
b1 &
1#
b1 %
#1077946
b0 &
b0 %
0#
0$
#2072117
b11110 !
1"
#2072118
b11110 &
b11110 %
1$
#2072119
0"
#2072122
b1111 &
b1111 %
#2072126
b101110 &
b101110 %
#2072130
b10111 &
b10111 %
#2072134
b1000110 &
b1000110 %
#2072138
b100011 &
b100011 %
#2072142
b1101010 &
b1101010 %
#2072146
b110101 &
b110101 %
#2072150
b10100000 &
b10100000 %
#2072154
b1010000 &
b1010000 %
#2072158
b101000 &
b101000 %
#2072162
b10100 &
b10100 %
#2072166
b1010 &
b1010 %
#2072170
b101 &
b101 %
#2072174
b10000 &
b10000 %
#2072178
b1000 &
b1000 %
#2072182
b100 &
b100 %
#2072186
b10 &
b10 %
#2072190
b1 &
1#
b1 %
#2072194
b0 &
b0 %
0#
0$
#4500012
