<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<configuration>
    <partitioning>
        <partition id="0">
            <instance id="iq_Cr"/>
            <instance id="raster_to_mb"/>
            <instance id="iq_Cb"/>
            <instance id="system_plink_0"/>
        </partition>
        <partition id="1">
            <instance id="f3_1"/>
        </partition>
        <partition id="2">
            <instance id="display"/>
            <instance id="splitter420"/>
        </partition>
        <partition id="3">
            <instance id="huffman"/>
            <instance id="parse"/>
            <instance id="source"/>
            <instance id="iq_Y"/>
        </partition>
    </partitioning>
    <connections>
        <fifo-connection size="1048576" source="source" source-port="Out" target="parse" target-port="Byte"/>
        <fifo-connection size="1048576" source="parse" source-port="SOI" target="system_plink_0" target-port="parse_SOI_soi_up_SOI_IN"/>
        <fifo-connection size="1048576" source="parse" source-port="SOI" target="display" target-port="SOI"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="soi_up_SOI_OUT_raster_to_mb_SOI" target="raster_to_mb" target-port="SOI"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="rgb_to_ycrcb_Y_raster_to_mb_Y" target="raster_to_mb" target-port="Y"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="conv_422_420_CrCb420_raster_to_mb_CbCr" target="raster_to_mb" target-port="CbCr"/>
        <fifo-connection size="1048576" source="raster_to_mb" source-port="YCbCr" target="display" target-port="In"/>
        <fifo-connection size="1048576" source="parse" source-port="Data" target="huffman" target-port="Bit"/>
        <fifo-connection size="1048576" source="parse" source-port="HT" target="huffman" target-port="HT"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="splitQT_QT_Y_iq_Y_QT" target="iq_Y" target-port="QT"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="splitQT_QT_UV_iq_Cb_QT" target="iq_Cb" target-port="QT"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="splitQT_QT_UV_iq_Cr_QT" target="iq_Cr" target-port="QT"/>
        <fifo-connection size="1048576" source="parse" source-port="SOI" target="huffman" target-port="SOI"/>
        <fifo-connection size="1048576" source="parse" source-port="SOI" target="iq_Y" target-port="SOI"/>
        <fifo-connection size="1048576" source="parse" source-port="SOI" target="iq_Cb" target-port="SOI"/>
        <fifo-connection size="1048576" source="parse" source-port="SOI" target="iq_Cr" target-port="SOI"/>
        <fifo-connection size="1048576" source="huffman" source-port="Block" target="splitter420" target-port="YCbCr"/>
        <fifo-connection size="1048576" source="splitter420" source-port="Y" target="iq_Y" target-port="Block"/>
        <fifo-connection size="1048576" source="splitter420" source-port="Cb" target="iq_Cb" target-port="Block"/>
        <fifo-connection size="1048576" source="splitter420" source-port="Cr" target="iq_Cr" target-port="Block"/>
        <fifo-connection size="1048576" source="iq_Y" source-port="Out" target="system_plink_0" target-port="iq_Y_Out_scale_IN"/>
        <fifo-connection size="1048576" source="iq_Cb" source-port="Out" target="system_plink_0" target-port="iq_Cb_Out_scale_0_IN"/>
        <fifo-connection size="1048576" source="iq_Cr" source-port="Out" target="system_plink_0" target-port="iq_Cr_Out_scale_1_IN"/>
        <fifo-connection size="1048576" source="parse" source-port="QT" target="system_plink_0" target-port="parse_QT_splitQT_QT"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="padding_1_PaddedHeight_f3_1_Height" target="f3_1" target-port="Height"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="padding_1_PaddedWidth_f3_1_Width" target="f3_1" target-port="Width"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="s3_1_Left_f3_1_In" target="f3_1" target-port="In"/>
        <fifo-connection size="1048576" source="f3_1" source-port="Out" target="system_plink_0" target-port="f3_1_Out_col_p0_compute_1_Col_p1"/>
    </connections>
</configuration>
