{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 16:38:00 2009 " "Info: Processing started: Tue Oct 27 16:38:00 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off myArkanoid -c myArkanoid --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myArkanoid -c myArkanoid --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50MHz " "Info: Assuming node \"clk_50MHz\" is an undefined clock" {  } { { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dimezzaClock:inst1\|conta\[0\] " "Info: Detected ripple clock \"dimezzaClock:inst1\|conta\[0\]\" as buffer" {  } { { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "dimezzaClock:inst1\|conta\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50MHz register myArkanoidVHDL:inst\|ballPositionV\[0\] register myArkanoidVHDL:inst\|red0_signal 3.42 MHz 292.597 ns Internal " "Info: Clock \"clk_50MHz\" has Internal fmax of 3.42 MHz between source register \"myArkanoidVHDL:inst\|ballPositionV\[0\]\" and destination register \"myArkanoidVHDL:inst\|red0_signal\" (period= 292.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "292.363 ns + Longest register register " "Info: + Longest register to register delay is 292.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns myArkanoidVHDL:inst\|ballPositionV\[0\] 1 REG LCFF_X30_Y16_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N1; Fanout = 12; REG Node = 'myArkanoidVHDL:inst\|ballPositionV\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { myArkanoidVHDL:inst|ballPositionV[0] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.322 ns) 1.900 ns myArkanoidVHDL:inst\|ballPositionV~1171 2 COMB LCCOMB_X22_Y20_N18 5 " "Info: 2: + IC(1.578 ns) + CELL(0.322 ns) = 1.900 ns; Loc. = LCCOMB_X22_Y20_N18; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1171'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { myArkanoidVHDL:inst|ballPositionV[0] myArkanoidVHDL:inst|ballPositionV~1171 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.495 ns) 3.565 ns myArkanoidVHDL:inst\|Add114~1 3 COMB LCCOMB_X24_Y18_N0 2 " "Info: 3: + IC(1.170 ns) + CELL(0.495 ns) = 3.565 ns; Loc. = LCCOMB_X24_Y18_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { myArkanoidVHDL:inst|ballPositionV~1171 myArkanoidVHDL:inst|Add114~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.645 ns myArkanoidVHDL:inst\|Add114~3 4 COMB LCCOMB_X24_Y18_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.645 ns; Loc. = LCCOMB_X24_Y18_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~1 myArkanoidVHDL:inst|Add114~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.725 ns myArkanoidVHDL:inst\|Add114~5 5 COMB LCCOMB_X24_Y18_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.725 ns; Loc. = LCCOMB_X24_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~3 myArkanoidVHDL:inst|Add114~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.805 ns myArkanoidVHDL:inst\|Add114~7 6 COMB LCCOMB_X24_Y18_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.805 ns; Loc. = LCCOMB_X24_Y18_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~5 myArkanoidVHDL:inst|Add114~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.885 ns myArkanoidVHDL:inst\|Add114~9 7 COMB LCCOMB_X24_Y18_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.885 ns; Loc. = LCCOMB_X24_Y18_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~7 myArkanoidVHDL:inst|Add114~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.965 ns myArkanoidVHDL:inst\|Add114~11 8 COMB LCCOMB_X24_Y18_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.965 ns; Loc. = LCCOMB_X24_Y18_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.045 ns myArkanoidVHDL:inst\|Add114~13 9 COMB LCCOMB_X24_Y18_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.045 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.219 ns myArkanoidVHDL:inst\|Add114~15 10 COMB LCCOMB_X24_Y18_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.174 ns) = 4.219 ns; Loc. = LCCOMB_X24_Y18_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.299 ns myArkanoidVHDL:inst\|Add114~17 11 COMB LCCOMB_X24_Y18_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.299 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.379 ns myArkanoidVHDL:inst\|Add114~19 12 COMB LCCOMB_X24_Y18_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.379 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.459 ns myArkanoidVHDL:inst\|Add114~21 13 COMB LCCOMB_X24_Y18_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.459 ns; Loc. = LCCOMB_X24_Y18_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.539 ns myArkanoidVHDL:inst\|Add114~23 14 COMB LCCOMB_X24_Y18_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.539 ns; Loc. = LCCOMB_X24_Y18_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.619 ns myArkanoidVHDL:inst\|Add114~25 15 COMB LCCOMB_X24_Y18_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 4.619 ns; Loc. = LCCOMB_X24_Y18_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.077 ns myArkanoidVHDL:inst\|Add114~26 16 COMB LCCOMB_X24_Y18_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 5.077 ns; Loc. = LCCOMB_X24_Y18_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add114~26'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~26 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.178 ns) 7.030 ns myArkanoidVHDL:inst\|ballPositionV~1251 17 COMB LCCOMB_X33_Y15_N22 11 " "Info: 17: + IC(1.775 ns) + CELL(0.178 ns) = 7.030 ns; Loc. = LCCOMB_X33_Y15_N22; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1251'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { myArkanoidVHDL:inst|Add114~26 myArkanoidVHDL:inst|ballPositionV~1251 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.495 ns) 9.311 ns myArkanoidVHDL:inst\|Add117~27 18 COMB LCCOMB_X22_Y18_N26 2 " "Info: 18: + IC(1.786 ns) + CELL(0.495 ns) = 9.311 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { myArkanoidVHDL:inst|ballPositionV~1251 myArkanoidVHDL:inst|Add117~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.391 ns myArkanoidVHDL:inst\|Add117~29 19 COMB LCCOMB_X22_Y18_N28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.391 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~27 myArkanoidVHDL:inst|Add117~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.552 ns myArkanoidVHDL:inst\|Add117~31 20 COMB LCCOMB_X22_Y18_N30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.161 ns) = 9.552 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add117~29 myArkanoidVHDL:inst|Add117~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.632 ns myArkanoidVHDL:inst\|Add117~33 21 COMB LCCOMB_X22_Y17_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.632 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~31 myArkanoidVHDL:inst|Add117~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.712 ns myArkanoidVHDL:inst\|Add117~35 22 COMB LCCOMB_X22_Y17_N2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.712 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~33 myArkanoidVHDL:inst|Add117~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.792 ns myArkanoidVHDL:inst\|Add117~37 23 COMB LCCOMB_X22_Y17_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.792 ns; Loc. = LCCOMB_X22_Y17_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~35 myArkanoidVHDL:inst|Add117~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.250 ns myArkanoidVHDL:inst\|Add117~38 24 COMB LCCOMB_X22_Y17_N6 1 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 10.250 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add117~38'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add117~37 myArkanoidVHDL:inst|Add117~38 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.322 ns) 11.314 ns myArkanoidVHDL:inst\|LessThan241~2 25 COMB LCCOMB_X21_Y17_N10 1 " "Info: 25: + IC(0.742 ns) + CELL(0.322 ns) = 11.314 ns; Loc. = LCCOMB_X21_Y17_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan241~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { myArkanoidVHDL:inst|Add117~38 myArkanoidVHDL:inst|LessThan241~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.322 ns) 12.530 ns myArkanoidVHDL:inst\|LessThan241~4 26 COMB LCCOMB_X21_Y18_N0 2 " "Info: 26: + IC(0.894 ns) + CELL(0.322 ns) = 12.530 ns; Loc. = LCCOMB_X21_Y18_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|LessThan241~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { myArkanoidVHDL:inst|LessThan241~2 myArkanoidVHDL:inst|LessThan241~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.483 ns) 13.323 ns myArkanoidVHDL:inst\|process_0~3895 27 COMB LCCOMB_X21_Y18_N28 1 " "Info: 27: + IC(0.310 ns) + CELL(0.483 ns) = 13.323 ns; Loc. = LCCOMB_X21_Y18_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3895'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3895 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 13.792 ns myArkanoidVHDL:inst\|process_0~3897 28 COMB LCCOMB_X21_Y18_N4 2 " "Info: 28: + IC(0.291 ns) + CELL(0.178 ns) = 13.792 ns; Loc. = LCCOMB_X21_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3897'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { myArkanoidVHDL:inst|process_0~3895 myArkanoidVHDL:inst|process_0~3897 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.322 ns) 15.287 ns myArkanoidVHDL:inst\|process_0~3898 29 COMB LCCOMB_X23_Y21_N12 1 " "Info: 29: + IC(1.173 ns) + CELL(0.322 ns) = 15.287 ns; Loc. = LCCOMB_X23_Y21_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3898'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { myArkanoidVHDL:inst|process_0~3897 myArkanoidVHDL:inst|process_0~3898 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 15.761 ns myArkanoidVHDL:inst\|process_0~3899 30 COMB LCCOMB_X23_Y21_N20 2 " "Info: 30: + IC(0.296 ns) + CELL(0.178 ns) = 15.761 ns; Loc. = LCCOMB_X23_Y21_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3899'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~3898 myArkanoidVHDL:inst|process_0~3899 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.178 ns) 17.161 ns myArkanoidVHDL:inst\|process_0~3902 31 COMB LCCOMB_X26_Y18_N4 1 " "Info: 31: + IC(1.222 ns) + CELL(0.178 ns) = 17.161 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3902'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { myArkanoidVHDL:inst|process_0~3899 myArkanoidVHDL:inst|process_0~3902 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 17.950 ns myArkanoidVHDL:inst\|process_0~3926 32 COMB LCCOMB_X26_Y18_N2 34 " "Info: 32: + IC(0.298 ns) + CELL(0.491 ns) = 17.950 ns; Loc. = LCCOMB_X26_Y18_N2; Fanout = 34; COMB Node = 'myArkanoidVHDL:inst\|process_0~3926'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { myArkanoidVHDL:inst|process_0~3902 myArkanoidVHDL:inst|process_0~3926 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.178 ns) 19.296 ns myArkanoidVHDL:inst\|process_0~6234 33 COMB LCCOMB_X33_Y18_N28 64 " "Info: 33: + IC(1.168 ns) + CELL(0.178 ns) = 19.296 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~6234'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { myArkanoidVHDL:inst|process_0~3926 myArkanoidVHDL:inst|process_0~6234 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.495 ns) 20.840 ns myArkanoidVHDL:inst\|Add127~1 34 COMB LCCOMB_X34_Y22_N0 2 " "Info: 34: + IC(1.049 ns) + CELL(0.495 ns) = 20.840 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { myArkanoidVHDL:inst|process_0~6234 myArkanoidVHDL:inst|Add127~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.920 ns myArkanoidVHDL:inst\|Add127~3 35 COMB LCCOMB_X34_Y22_N2 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 20.920 ns; Loc. = LCCOMB_X34_Y22_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.000 ns myArkanoidVHDL:inst\|Add127~5 36 COMB LCCOMB_X34_Y22_N4 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 21.000 ns; Loc. = LCCOMB_X34_Y22_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~3 myArkanoidVHDL:inst|Add127~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.080 ns myArkanoidVHDL:inst\|Add127~7 37 COMB LCCOMB_X34_Y22_N6 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 21.080 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~5 myArkanoidVHDL:inst|Add127~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.160 ns myArkanoidVHDL:inst\|Add127~9 38 COMB LCCOMB_X34_Y22_N8 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 21.160 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~7 myArkanoidVHDL:inst|Add127~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.240 ns myArkanoidVHDL:inst\|Add127~11 39 COMB LCCOMB_X34_Y22_N10 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 21.240 ns; Loc. = LCCOMB_X34_Y22_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~9 myArkanoidVHDL:inst|Add127~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.320 ns myArkanoidVHDL:inst\|Add127~13 40 COMB LCCOMB_X34_Y22_N12 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 21.320 ns; Loc. = LCCOMB_X34_Y22_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~11 myArkanoidVHDL:inst|Add127~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 21.494 ns myArkanoidVHDL:inst\|Add127~15 41 COMB LCCOMB_X34_Y22_N14 2 " "Info: 41: + IC(0.000 ns) + CELL(0.174 ns) = 21.494 ns; Loc. = LCCOMB_X34_Y22_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add127~13 myArkanoidVHDL:inst|Add127~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.574 ns myArkanoidVHDL:inst\|Add127~17 42 COMB LCCOMB_X34_Y22_N16 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 21.574 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~15 myArkanoidVHDL:inst|Add127~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.654 ns myArkanoidVHDL:inst\|Add127~19 43 COMB LCCOMB_X34_Y22_N18 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 21.654 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~17 myArkanoidVHDL:inst|Add127~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 22.112 ns myArkanoidVHDL:inst\|Add127~20 44 COMB LCCOMB_X34_Y22_N20 11 " "Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 22.112 ns; Loc. = LCCOMB_X34_Y22_N20; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add127~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add127~19 myArkanoidVHDL:inst|Add127~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.495 ns) 23.429 ns myArkanoidVHDL:inst\|Add131~21 45 COMB LCCOMB_X33_Y22_N20 2 " "Info: 45: + IC(0.822 ns) + CELL(0.495 ns) = 23.429 ns; Loc. = LCCOMB_X33_Y22_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { myArkanoidVHDL:inst|Add127~20 myArkanoidVHDL:inst|Add131~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.509 ns myArkanoidVHDL:inst\|Add131~23 46 COMB LCCOMB_X33_Y22_N22 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 23.509 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~21 myArkanoidVHDL:inst|Add131~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.589 ns myArkanoidVHDL:inst\|Add131~25 47 COMB LCCOMB_X33_Y22_N24 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 23.589 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~23 myArkanoidVHDL:inst|Add131~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.669 ns myArkanoidVHDL:inst\|Add131~27 48 COMB LCCOMB_X33_Y22_N26 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 23.669 ns; Loc. = LCCOMB_X33_Y22_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~25 myArkanoidVHDL:inst|Add131~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.749 ns myArkanoidVHDL:inst\|Add131~29 49 COMB LCCOMB_X33_Y22_N28 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 23.749 ns; Loc. = LCCOMB_X33_Y22_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~27 myArkanoidVHDL:inst|Add131~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 23.910 ns myArkanoidVHDL:inst\|Add131~31 50 COMB LCCOMB_X33_Y22_N30 2 " "Info: 50: + IC(0.000 ns) + CELL(0.161 ns) = 23.910 ns; Loc. = LCCOMB_X33_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add131~29 myArkanoidVHDL:inst|Add131~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.990 ns myArkanoidVHDL:inst\|Add131~33 51 COMB LCCOMB_X33_Y21_N0 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 23.990 ns; Loc. = LCCOMB_X33_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~31 myArkanoidVHDL:inst|Add131~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.070 ns myArkanoidVHDL:inst\|Add131~35 52 COMB LCCOMB_X33_Y21_N2 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 24.070 ns; Loc. = LCCOMB_X33_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~33 myArkanoidVHDL:inst|Add131~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.150 ns myArkanoidVHDL:inst\|Add131~37 53 COMB LCCOMB_X33_Y21_N4 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 24.150 ns; Loc. = LCCOMB_X33_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~35 myArkanoidVHDL:inst|Add131~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.230 ns myArkanoidVHDL:inst\|Add131~39 54 COMB LCCOMB_X33_Y21_N6 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 24.230 ns; Loc. = LCCOMB_X33_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~37 myArkanoidVHDL:inst|Add131~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.310 ns myArkanoidVHDL:inst\|Add131~41 55 COMB LCCOMB_X33_Y21_N8 2 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 24.310 ns; Loc. = LCCOMB_X33_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~39 myArkanoidVHDL:inst|Add131~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.390 ns myArkanoidVHDL:inst\|Add131~43 56 COMB LCCOMB_X33_Y21_N10 2 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 24.390 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~41 myArkanoidVHDL:inst|Add131~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.470 ns myArkanoidVHDL:inst\|Add131~45 57 COMB LCCOMB_X33_Y21_N12 2 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 24.470 ns; Loc. = LCCOMB_X33_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~43 myArkanoidVHDL:inst|Add131~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 24.644 ns myArkanoidVHDL:inst\|Add131~47 58 COMB LCCOMB_X33_Y21_N14 2 " "Info: 58: + IC(0.000 ns) + CELL(0.174 ns) = 24.644 ns; Loc. = LCCOMB_X33_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add131~45 myArkanoidVHDL:inst|Add131~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.724 ns myArkanoidVHDL:inst\|Add131~49 59 COMB LCCOMB_X33_Y21_N16 2 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 24.724 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~47 myArkanoidVHDL:inst|Add131~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.804 ns myArkanoidVHDL:inst\|Add131~51 60 COMB LCCOMB_X33_Y21_N18 2 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 24.804 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~49 myArkanoidVHDL:inst|Add131~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.884 ns myArkanoidVHDL:inst\|Add131~53 61 COMB LCCOMB_X33_Y21_N20 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 24.884 ns; Loc. = LCCOMB_X33_Y21_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~51 myArkanoidVHDL:inst|Add131~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 25.342 ns myArkanoidVHDL:inst\|Add131~54 62 COMB LCCOMB_X33_Y21_N22 1 " "Info: 62: + IC(0.000 ns) + CELL(0.458 ns) = 25.342 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add131~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add131~53 myArkanoidVHDL:inst|Add131~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.545 ns) 26.776 ns myArkanoidVHDL:inst\|process_0~3974 63 COMB LCCOMB_X32_Y22_N6 1 " "Info: 63: + IC(0.889 ns) + CELL(0.545 ns) = 26.776 ns; Loc. = LCCOMB_X32_Y22_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3974'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { myArkanoidVHDL:inst|Add131~54 myArkanoidVHDL:inst|process_0~3974 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 27.640 ns myArkanoidVHDL:inst\|process_0~3975 64 COMB LCCOMB_X32_Y22_N20 1 " "Info: 64: + IC(0.319 ns) + CELL(0.545 ns) = 27.640 ns; Loc. = LCCOMB_X32_Y22_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3975'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { myArkanoidVHDL:inst|process_0~3974 myArkanoidVHDL:inst|process_0~3975 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.278 ns) 28.220 ns myArkanoidVHDL:inst\|process_0~3977 65 COMB LCCOMB_X32_Y22_N28 2 " "Info: 65: + IC(0.302 ns) + CELL(0.278 ns) = 28.220 ns; Loc. = LCCOMB_X32_Y22_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3977'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { myArkanoidVHDL:inst|process_0~3975 myArkanoidVHDL:inst|process_0~3977 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.319 ns) 29.438 ns myArkanoidVHDL:inst\|process_0~3979 66 COMB LCCOMB_X32_Y24_N20 1 " "Info: 66: + IC(0.899 ns) + CELL(0.319 ns) = 29.438 ns; Loc. = LCCOMB_X32_Y24_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3979'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { myArkanoidVHDL:inst|process_0~3977 myArkanoidVHDL:inst|process_0~3979 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.319 ns) 30.053 ns myArkanoidVHDL:inst\|process_0~3982 67 COMB LCCOMB_X32_Y24_N18 1 " "Info: 67: + IC(0.296 ns) + CELL(0.319 ns) = 30.053 ns; Loc. = LCCOMB_X32_Y24_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3982'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { myArkanoidVHDL:inst|process_0~3979 myArkanoidVHDL:inst|process_0~3982 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.322 ns) 31.183 ns myArkanoidVHDL:inst\|process_0~3987 68 COMB LCCOMB_X34_Y24_N12 2 " "Info: 68: + IC(0.808 ns) + CELL(0.322 ns) = 31.183 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3987'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3987 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.177 ns) 31.663 ns myArkanoidVHDL:inst\|process_0~6240 69 COMB LCCOMB_X34_Y24_N20 66 " "Info: 69: + IC(0.303 ns) + CELL(0.177 ns) = 31.663 ns; Loc. = LCCOMB_X34_Y24_N20; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~6240'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~3987 myArkanoidVHDL:inst|process_0~6240 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.517 ns) 33.173 ns myArkanoidVHDL:inst\|Add133~1 70 COMB LCCOMB_X35_Y26_N0 2 " "Info: 70: + IC(0.993 ns) + CELL(0.517 ns) = 33.173 ns; Loc. = LCCOMB_X35_Y26_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { myArkanoidVHDL:inst|process_0~6240 myArkanoidVHDL:inst|Add133~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.253 ns myArkanoidVHDL:inst\|Add133~3 71 COMB LCCOMB_X35_Y26_N2 2 " "Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 33.253 ns; Loc. = LCCOMB_X35_Y26_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.333 ns myArkanoidVHDL:inst\|Add133~5 72 COMB LCCOMB_X35_Y26_N4 2 " "Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 33.333 ns; Loc. = LCCOMB_X35_Y26_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.413 ns myArkanoidVHDL:inst\|Add133~7 73 COMB LCCOMB_X35_Y26_N6 2 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 33.413 ns; Loc. = LCCOMB_X35_Y26_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.493 ns myArkanoidVHDL:inst\|Add133~9 74 COMB LCCOMB_X35_Y26_N8 2 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 33.493 ns; Loc. = LCCOMB_X35_Y26_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.573 ns myArkanoidVHDL:inst\|Add133~11 75 COMB LCCOMB_X35_Y26_N10 2 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 33.573 ns; Loc. = LCCOMB_X35_Y26_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.653 ns myArkanoidVHDL:inst\|Add133~13 76 COMB LCCOMB_X35_Y26_N12 2 " "Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 33.653 ns; Loc. = LCCOMB_X35_Y26_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 33.827 ns myArkanoidVHDL:inst\|Add133~15 77 COMB LCCOMB_X35_Y26_N14 2 " "Info: 77: + IC(0.000 ns) + CELL(0.174 ns) = 33.827 ns; Loc. = LCCOMB_X35_Y26_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.907 ns myArkanoidVHDL:inst\|Add133~17 78 COMB LCCOMB_X35_Y26_N16 2 " "Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 33.907 ns; Loc. = LCCOMB_X35_Y26_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.987 ns myArkanoidVHDL:inst\|Add133~19 79 COMB LCCOMB_X35_Y26_N18 2 " "Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 33.987 ns; Loc. = LCCOMB_X35_Y26_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.067 ns myArkanoidVHDL:inst\|Add133~21 80 COMB LCCOMB_X35_Y26_N20 2 " "Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 34.067 ns; Loc. = LCCOMB_X35_Y26_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.147 ns myArkanoidVHDL:inst\|Add133~23 81 COMB LCCOMB_X35_Y26_N22 2 " "Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 34.147 ns; Loc. = LCCOMB_X35_Y26_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.227 ns myArkanoidVHDL:inst\|Add133~25 82 COMB LCCOMB_X35_Y26_N24 2 " "Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 34.227 ns; Loc. = LCCOMB_X35_Y26_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.307 ns myArkanoidVHDL:inst\|Add133~27 83 COMB LCCOMB_X35_Y26_N26 2 " "Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 34.307 ns; Loc. = LCCOMB_X35_Y26_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.387 ns myArkanoidVHDL:inst\|Add133~29 84 COMB LCCOMB_X35_Y26_N28 2 " "Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 34.387 ns; Loc. = LCCOMB_X35_Y26_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 34.548 ns myArkanoidVHDL:inst\|Add133~31 85 COMB LCCOMB_X35_Y26_N30 2 " "Info: 85: + IC(0.000 ns) + CELL(0.161 ns) = 34.548 ns; Loc. = LCCOMB_X35_Y26_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.628 ns myArkanoidVHDL:inst\|Add133~33 86 COMB LCCOMB_X35_Y25_N0 2 " "Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 34.628 ns; Loc. = LCCOMB_X35_Y25_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.708 ns myArkanoidVHDL:inst\|Add133~35 87 COMB LCCOMB_X35_Y25_N2 2 " "Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 34.708 ns; Loc. = LCCOMB_X35_Y25_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~33 myArkanoidVHDL:inst|Add133~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.788 ns myArkanoidVHDL:inst\|Add133~37 88 COMB LCCOMB_X35_Y25_N4 2 " "Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 34.788 ns; Loc. = LCCOMB_X35_Y25_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~35 myArkanoidVHDL:inst|Add133~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.868 ns myArkanoidVHDL:inst\|Add133~39 89 COMB LCCOMB_X35_Y25_N6 2 " "Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 34.868 ns; Loc. = LCCOMB_X35_Y25_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~37 myArkanoidVHDL:inst|Add133~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.948 ns myArkanoidVHDL:inst\|Add133~41 90 COMB LCCOMB_X35_Y25_N8 2 " "Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 34.948 ns; Loc. = LCCOMB_X35_Y25_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~39 myArkanoidVHDL:inst|Add133~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.028 ns myArkanoidVHDL:inst\|Add133~43 91 COMB LCCOMB_X35_Y25_N10 2 " "Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 35.028 ns; Loc. = LCCOMB_X35_Y25_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~41 myArkanoidVHDL:inst|Add133~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.108 ns myArkanoidVHDL:inst\|Add133~45 92 COMB LCCOMB_X35_Y25_N12 2 " "Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 35.108 ns; Loc. = LCCOMB_X35_Y25_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~43 myArkanoidVHDL:inst|Add133~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 35.282 ns myArkanoidVHDL:inst\|Add133~47 93 COMB LCCOMB_X35_Y25_N14 2 " "Info: 93: + IC(0.000 ns) + CELL(0.174 ns) = 35.282 ns; Loc. = LCCOMB_X35_Y25_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add133~45 myArkanoidVHDL:inst|Add133~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.362 ns myArkanoidVHDL:inst\|Add133~49 94 COMB LCCOMB_X35_Y25_N16 2 " "Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 35.362 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~47 myArkanoidVHDL:inst|Add133~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.442 ns myArkanoidVHDL:inst\|Add133~51 95 COMB LCCOMB_X35_Y25_N18 2 " "Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 35.442 ns; Loc. = LCCOMB_X35_Y25_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~49 myArkanoidVHDL:inst|Add133~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.522 ns myArkanoidVHDL:inst\|Add133~53 96 COMB LCCOMB_X35_Y25_N20 2 " "Info: 96: + IC(0.000 ns) + CELL(0.080 ns) = 35.522 ns; Loc. = LCCOMB_X35_Y25_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~51 myArkanoidVHDL:inst|Add133~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.602 ns myArkanoidVHDL:inst\|Add133~55 97 COMB LCCOMB_X35_Y25_N22 2 " "Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 35.602 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~53 myArkanoidVHDL:inst|Add133~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.682 ns myArkanoidVHDL:inst\|Add133~57 98 COMB LCCOMB_X35_Y25_N24 2 " "Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 35.682 ns; Loc. = LCCOMB_X35_Y25_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~55 myArkanoidVHDL:inst|Add133~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.762 ns myArkanoidVHDL:inst\|Add133~59 99 COMB LCCOMB_X35_Y25_N26 2 " "Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 35.762 ns; Loc. = LCCOMB_X35_Y25_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~57 myArkanoidVHDL:inst|Add133~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.842 ns myArkanoidVHDL:inst\|Add133~61 100 COMB LCCOMB_X35_Y25_N28 1 " "Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 35.842 ns; Loc. = LCCOMB_X35_Y25_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add133~61'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~59 myArkanoidVHDL:inst|Add133~61 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 36.300 ns myArkanoidVHDL:inst\|Add133~62 101 COMB LCCOMB_X35_Y25_N30 6 " "Info: 101: + IC(0.000 ns) + CELL(0.458 ns) = 36.300 ns; Loc. = LCCOMB_X35_Y25_N30; Fanout = 6; COMB Node = 'myArkanoidVHDL:inst\|Add133~62'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add133~61 myArkanoidVHDL:inst|Add133~62 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.319 ns) 37.755 ns myArkanoidVHDL:inst\|process_0~6241 102 COMB LCCOMB_X30_Y26_N0 1 " "Info: 102: + IC(1.136 ns) + CELL(0.319 ns) = 37.755 ns; Loc. = LCCOMB_X30_Y26_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6241'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { myArkanoidVHDL:inst|Add133~62 myArkanoidVHDL:inst|process_0~6241 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 38.235 ns myArkanoidVHDL:inst\|process_0~3997 103 COMB LCCOMB_X30_Y26_N24 1 " "Info: 103: + IC(0.302 ns) + CELL(0.178 ns) = 38.235 ns; Loc. = LCCOMB_X30_Y26_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3997'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~6241 myArkanoidVHDL:inst|process_0~3997 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.278 ns) 40.247 ns myArkanoidVHDL:inst\|process_0~4003 104 COMB LCCOMB_X37_Y25_N16 1 " "Info: 104: + IC(1.734 ns) + CELL(0.278 ns) = 40.247 ns; Loc. = LCCOMB_X37_Y25_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4003'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { myArkanoidVHDL:inst|process_0~3997 myArkanoidVHDL:inst|process_0~4003 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.278 ns) 41.361 ns myArkanoidVHDL:inst\|process_0~4007 105 COMB LCCOMB_X37_Y24_N26 2 " "Info: 105: + IC(0.836 ns) + CELL(0.278 ns) = 41.361 ns; Loc. = LCCOMB_X37_Y24_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4007'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { myArkanoidVHDL:inst|process_0~4003 myArkanoidVHDL:inst|process_0~4007 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.278 ns) 42.541 ns myArkanoidVHDL:inst\|process_0~4031 106 COMB LCCOMB_X37_Y22_N16 1 " "Info: 106: + IC(0.902 ns) + CELL(0.278 ns) = 42.541 ns; Loc. = LCCOMB_X37_Y22_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4031'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { myArkanoidVHDL:inst|process_0~4007 myArkanoidVHDL:inst|process_0~4031 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 43.169 ns myArkanoidVHDL:inst\|process_0~4048 107 COMB LCCOMB_X37_Y22_N22 2 " "Info: 107: + IC(0.306 ns) + CELL(0.322 ns) = 43.169 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4048'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { myArkanoidVHDL:inst|process_0~4031 myArkanoidVHDL:inst|process_0~4048 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 43.654 ns myArkanoidVHDL:inst\|process_0~4051 108 COMB LCCOMB_X37_Y22_N30 1 " "Info: 108: + IC(0.307 ns) + CELL(0.178 ns) = 43.654 ns; Loc. = LCCOMB_X37_Y22_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4051'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { myArkanoidVHDL:inst|process_0~4048 myArkanoidVHDL:inst|process_0~4051 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 44.469 ns myArkanoidVHDL:inst\|process_0~4052 109 COMB LCCOMB_X37_Y22_N12 67 " "Info: 109: + IC(0.294 ns) + CELL(0.521 ns) = 44.469 ns; Loc. = LCCOMB_X37_Y22_N12; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4052'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { myArkanoidVHDL:inst|process_0~4051 myArkanoidVHDL:inst|process_0~4052 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.495 ns) 46.224 ns myArkanoidVHDL:inst\|Add139~1 110 COMB LCCOMB_X39_Y26_N0 2 " "Info: 110: + IC(1.260 ns) + CELL(0.495 ns) = 46.224 ns; Loc. = LCCOMB_X39_Y26_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { myArkanoidVHDL:inst|process_0~4052 myArkanoidVHDL:inst|Add139~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 46.304 ns myArkanoidVHDL:inst\|Add139~3 111 COMB LCCOMB_X39_Y26_N2 2 " "Info: 111: + IC(0.000 ns) + CELL(0.080 ns) = 46.304 ns; Loc. = LCCOMB_X39_Y26_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 46.384 ns myArkanoidVHDL:inst\|Add139~5 112 COMB LCCOMB_X39_Y26_N4 2 " "Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 46.384 ns; Loc. = LCCOMB_X39_Y26_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 46.464 ns myArkanoidVHDL:inst\|Add139~7 113 COMB LCCOMB_X39_Y26_N6 2 " "Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 46.464 ns; Loc. = LCCOMB_X39_Y26_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 46.544 ns myArkanoidVHDL:inst\|Add139~9 114 COMB LCCOMB_X39_Y26_N8 2 " "Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 46.544 ns; Loc. = LCCOMB_X39_Y26_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 46.624 ns myArkanoidVHDL:inst\|Add139~11 115 COMB LCCOMB_X39_Y26_N10 2 " "Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 46.624 ns; Loc. = LCCOMB_X39_Y26_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 46.704 ns myArkanoidVHDL:inst\|Add139~13 116 COMB LCCOMB_X39_Y26_N12 2 " "Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 46.704 ns; Loc. = LCCOMB_X39_Y26_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 46.878 ns myArkanoidVHDL:inst\|Add139~15 117 COMB LCCOMB_X39_Y26_N14 2 " "Info: 117: + IC(0.000 ns) + CELL(0.174 ns) = 46.878 ns; Loc. = LCCOMB_X39_Y26_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 46.958 ns myArkanoidVHDL:inst\|Add139~17 118 COMB LCCOMB_X39_Y26_N16 2 " "Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 46.958 ns; Loc. = LCCOMB_X39_Y26_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 47.038 ns myArkanoidVHDL:inst\|Add139~19 119 COMB LCCOMB_X39_Y26_N18 2 " "Info: 119: + IC(0.000 ns) + CELL(0.080 ns) = 47.038 ns; Loc. = LCCOMB_X39_Y26_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 47.118 ns myArkanoidVHDL:inst\|Add139~21 120 COMB LCCOMB_X39_Y26_N20 2 " "Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 47.118 ns; Loc. = LCCOMB_X39_Y26_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 47.198 ns myArkanoidVHDL:inst\|Add139~23 121 COMB LCCOMB_X39_Y26_N22 2 " "Info: 121: + IC(0.000 ns) + CELL(0.080 ns) = 47.198 ns; Loc. = LCCOMB_X39_Y26_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~21 myArkanoidVHDL:inst|Add139~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 47.278 ns myArkanoidVHDL:inst\|Add139~25 122 COMB LCCOMB_X39_Y26_N24 2 " "Info: 122: + IC(0.000 ns) + CELL(0.080 ns) = 47.278 ns; Loc. = LCCOMB_X39_Y26_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~23 myArkanoidVHDL:inst|Add139~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 47.358 ns myArkanoidVHDL:inst\|Add139~27 123 COMB LCCOMB_X39_Y26_N26 2 " "Info: 123: + IC(0.000 ns) + CELL(0.080 ns) = 47.358 ns; Loc. = LCCOMB_X39_Y26_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~25 myArkanoidVHDL:inst|Add139~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 47.816 ns myArkanoidVHDL:inst\|Add139~28 124 COMB LCCOMB_X39_Y26_N28 11 " "Info: 124: + IC(0.000 ns) + CELL(0.458 ns) = 47.816 ns; Loc. = LCCOMB_X39_Y26_N28; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add139~28'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add139~27 myArkanoidVHDL:inst|Add139~28 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.495 ns) 49.906 ns myArkanoidVHDL:inst\|Add142~25 125 COMB LCCOMB_X40_Y25_N26 2 " "Info: 125: + IC(1.595 ns) + CELL(0.495 ns) = 49.906 ns; Loc. = LCCOMB_X40_Y25_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { myArkanoidVHDL:inst|Add139~28 myArkanoidVHDL:inst|Add142~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.986 ns myArkanoidVHDL:inst\|Add142~27 126 COMB LCCOMB_X40_Y25_N28 2 " "Info: 126: + IC(0.000 ns) + CELL(0.080 ns) = 49.986 ns; Loc. = LCCOMB_X40_Y25_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~25 myArkanoidVHDL:inst|Add142~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 50.147 ns myArkanoidVHDL:inst\|Add142~29 127 COMB LCCOMB_X40_Y25_N30 2 " "Info: 127: + IC(0.000 ns) + CELL(0.161 ns) = 50.147 ns; Loc. = LCCOMB_X40_Y25_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add142~27 myArkanoidVHDL:inst|Add142~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.227 ns myArkanoidVHDL:inst\|Add142~31 128 COMB LCCOMB_X40_Y24_N0 2 " "Info: 128: + IC(0.000 ns) + CELL(0.080 ns) = 50.227 ns; Loc. = LCCOMB_X40_Y24_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~29 myArkanoidVHDL:inst|Add142~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.307 ns myArkanoidVHDL:inst\|Add142~33 129 COMB LCCOMB_X40_Y24_N2 2 " "Info: 129: + IC(0.000 ns) + CELL(0.080 ns) = 50.307 ns; Loc. = LCCOMB_X40_Y24_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~31 myArkanoidVHDL:inst|Add142~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.387 ns myArkanoidVHDL:inst\|Add142~35 130 COMB LCCOMB_X40_Y24_N4 2 " "Info: 130: + IC(0.000 ns) + CELL(0.080 ns) = 50.387 ns; Loc. = LCCOMB_X40_Y24_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~33 myArkanoidVHDL:inst|Add142~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.467 ns myArkanoidVHDL:inst\|Add142~37 131 COMB LCCOMB_X40_Y24_N6 2 " "Info: 131: + IC(0.000 ns) + CELL(0.080 ns) = 50.467 ns; Loc. = LCCOMB_X40_Y24_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~35 myArkanoidVHDL:inst|Add142~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.547 ns myArkanoidVHDL:inst\|Add142~39 132 COMB LCCOMB_X40_Y24_N8 2 " "Info: 132: + IC(0.000 ns) + CELL(0.080 ns) = 50.547 ns; Loc. = LCCOMB_X40_Y24_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~37 myArkanoidVHDL:inst|Add142~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.627 ns myArkanoidVHDL:inst\|Add142~41 133 COMB LCCOMB_X40_Y24_N10 2 " "Info: 133: + IC(0.000 ns) + CELL(0.080 ns) = 50.627 ns; Loc. = LCCOMB_X40_Y24_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~39 myArkanoidVHDL:inst|Add142~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.707 ns myArkanoidVHDL:inst\|Add142~43 134 COMB LCCOMB_X40_Y24_N12 2 " "Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 50.707 ns; Loc. = LCCOMB_X40_Y24_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~41 myArkanoidVHDL:inst|Add142~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 50.881 ns myArkanoidVHDL:inst\|Add142~45 135 COMB LCCOMB_X40_Y24_N14 2 " "Info: 135: + IC(0.000 ns) + CELL(0.174 ns) = 50.881 ns; Loc. = LCCOMB_X40_Y24_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add142~43 myArkanoidVHDL:inst|Add142~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.961 ns myArkanoidVHDL:inst\|Add142~47 136 COMB LCCOMB_X40_Y24_N16 2 " "Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 50.961 ns; Loc. = LCCOMB_X40_Y24_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~45 myArkanoidVHDL:inst|Add142~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.041 ns myArkanoidVHDL:inst\|Add142~49 137 COMB LCCOMB_X40_Y24_N18 2 " "Info: 137: + IC(0.000 ns) + CELL(0.080 ns) = 51.041 ns; Loc. = LCCOMB_X40_Y24_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~47 myArkanoidVHDL:inst|Add142~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.121 ns myArkanoidVHDL:inst\|Add142~51 138 COMB LCCOMB_X40_Y24_N20 2 " "Info: 138: + IC(0.000 ns) + CELL(0.080 ns) = 51.121 ns; Loc. = LCCOMB_X40_Y24_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~49 myArkanoidVHDL:inst|Add142~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 51.579 ns myArkanoidVHDL:inst\|Add142~52 139 COMB LCCOMB_X40_Y24_N22 1 " "Info: 139: + IC(0.000 ns) + CELL(0.458 ns) = 51.579 ns; Loc. = LCCOMB_X40_Y24_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add142~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add142~51 myArkanoidVHDL:inst|Add142~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.322 ns) 52.758 ns myArkanoidVHDL:inst\|LessThan328~7 140 COMB LCCOMB_X40_Y26_N6 1 " "Info: 140: + IC(0.857 ns) + CELL(0.322 ns) = 52.758 ns; Loc. = LCCOMB_X40_Y26_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan328~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { myArkanoidVHDL:inst|Add142~52 myArkanoidVHDL:inst|LessThan328~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 53.613 ns myArkanoidVHDL:inst\|LessThan328~8 141 COMB LCCOMB_X40_Y26_N24 1 " "Info: 141: + IC(0.310 ns) + CELL(0.545 ns) = 53.613 ns; Loc. = LCCOMB_X40_Y26_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan328~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { myArkanoidVHDL:inst|LessThan328~7 myArkanoidVHDL:inst|LessThan328~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.178 ns) 54.957 ns myArkanoidVHDL:inst\|LessThan328~12 142 COMB LCCOMB_X39_Y23_N30 1 " "Info: 142: + IC(1.166 ns) + CELL(0.178 ns) = 54.957 ns; Loc. = LCCOMB_X39_Y23_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan328~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { myArkanoidVHDL:inst|LessThan328~8 myArkanoidVHDL:inst|LessThan328~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 55.434 ns myArkanoidVHDL:inst\|process_0~4059 143 COMB LCCOMB_X39_Y23_N16 2 " "Info: 143: + IC(0.299 ns) + CELL(0.178 ns) = 55.434 ns; Loc. = LCCOMB_X39_Y23_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4059'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { myArkanoidVHDL:inst|LessThan328~12 myArkanoidVHDL:inst|process_0~4059 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.319 ns) 56.071 ns myArkanoidVHDL:inst\|process_0~4074 144 COMB LCCOMB_X39_Y23_N6 1 " "Info: 144: + IC(0.318 ns) + CELL(0.319 ns) = 56.071 ns; Loc. = LCCOMB_X39_Y23_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4074'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { myArkanoidVHDL:inst|process_0~4059 myArkanoidVHDL:inst|process_0~4074 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.512 ns) 56.900 ns myArkanoidVHDL:inst\|process_0~4118 145 COMB LCCOMB_X39_Y23_N12 2 " "Info: 145: + IC(0.317 ns) + CELL(0.512 ns) = 56.900 ns; Loc. = LCCOMB_X39_Y23_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4118'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { myArkanoidVHDL:inst|process_0~4074 myArkanoidVHDL:inst|process_0~4118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.177 ns) 57.380 ns myArkanoidVHDL:inst\|process_0~4407 146 COMB LCCOMB_X39_Y23_N22 67 " "Info: 146: + IC(0.303 ns) + CELL(0.177 ns) = 57.380 ns; Loc. = LCCOMB_X39_Y23_N22; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4407'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4118 myArkanoidVHDL:inst|process_0~4407 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.495 ns) 59.189 ns myArkanoidVHDL:inst\|Add145~1 147 COMB LCCOMB_X43_Y26_N0 2 " "Info: 147: + IC(1.314 ns) + CELL(0.495 ns) = 59.189 ns; Loc. = LCCOMB_X43_Y26_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { myArkanoidVHDL:inst|process_0~4407 myArkanoidVHDL:inst|Add145~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.269 ns myArkanoidVHDL:inst\|Add145~3 148 COMB LCCOMB_X43_Y26_N2 2 " "Info: 148: + IC(0.000 ns) + CELL(0.080 ns) = 59.269 ns; Loc. = LCCOMB_X43_Y26_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.349 ns myArkanoidVHDL:inst\|Add145~5 149 COMB LCCOMB_X43_Y26_N4 2 " "Info: 149: + IC(0.000 ns) + CELL(0.080 ns) = 59.349 ns; Loc. = LCCOMB_X43_Y26_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.429 ns myArkanoidVHDL:inst\|Add145~7 150 COMB LCCOMB_X43_Y26_N6 2 " "Info: 150: + IC(0.000 ns) + CELL(0.080 ns) = 59.429 ns; Loc. = LCCOMB_X43_Y26_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.509 ns myArkanoidVHDL:inst\|Add145~9 151 COMB LCCOMB_X43_Y26_N8 2 " "Info: 151: + IC(0.000 ns) + CELL(0.080 ns) = 59.509 ns; Loc. = LCCOMB_X43_Y26_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.589 ns myArkanoidVHDL:inst\|Add145~11 152 COMB LCCOMB_X43_Y26_N10 2 " "Info: 152: + IC(0.000 ns) + CELL(0.080 ns) = 59.589 ns; Loc. = LCCOMB_X43_Y26_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.669 ns myArkanoidVHDL:inst\|Add145~13 153 COMB LCCOMB_X43_Y26_N12 2 " "Info: 153: + IC(0.000 ns) + CELL(0.080 ns) = 59.669 ns; Loc. = LCCOMB_X43_Y26_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 59.843 ns myArkanoidVHDL:inst\|Add145~15 154 COMB LCCOMB_X43_Y26_N14 2 " "Info: 154: + IC(0.000 ns) + CELL(0.174 ns) = 59.843 ns; Loc. = LCCOMB_X43_Y26_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.923 ns myArkanoidVHDL:inst\|Add145~17 155 COMB LCCOMB_X43_Y26_N16 2 " "Info: 155: + IC(0.000 ns) + CELL(0.080 ns) = 59.923 ns; Loc. = LCCOMB_X43_Y26_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 60.003 ns myArkanoidVHDL:inst\|Add145~19 156 COMB LCCOMB_X43_Y26_N18 2 " "Info: 156: + IC(0.000 ns) + CELL(0.080 ns) = 60.003 ns; Loc. = LCCOMB_X43_Y26_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~17 myArkanoidVHDL:inst|Add145~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 60.083 ns myArkanoidVHDL:inst\|Add145~21 157 COMB LCCOMB_X43_Y26_N20 2 " "Info: 157: + IC(0.000 ns) + CELL(0.080 ns) = 60.083 ns; Loc. = LCCOMB_X43_Y26_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~19 myArkanoidVHDL:inst|Add145~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 60.163 ns myArkanoidVHDL:inst\|Add145~23 158 COMB LCCOMB_X43_Y26_N22 2 " "Info: 158: + IC(0.000 ns) + CELL(0.080 ns) = 60.163 ns; Loc. = LCCOMB_X43_Y26_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~21 myArkanoidVHDL:inst|Add145~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 60.243 ns myArkanoidVHDL:inst\|Add145~25 159 COMB LCCOMB_X43_Y26_N24 2 " "Info: 159: + IC(0.000 ns) + CELL(0.080 ns) = 60.243 ns; Loc. = LCCOMB_X43_Y26_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~23 myArkanoidVHDL:inst|Add145~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 60.323 ns myArkanoidVHDL:inst\|Add145~27 160 COMB LCCOMB_X43_Y26_N26 2 " "Info: 160: + IC(0.000 ns) + CELL(0.080 ns) = 60.323 ns; Loc. = LCCOMB_X43_Y26_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~25 myArkanoidVHDL:inst|Add145~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 60.403 ns myArkanoidVHDL:inst\|Add145~29 161 COMB LCCOMB_X43_Y26_N28 2 " "Info: 161: + IC(0.000 ns) + CELL(0.080 ns) = 60.403 ns; Loc. = LCCOMB_X43_Y26_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~27 myArkanoidVHDL:inst|Add145~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 60.564 ns myArkanoidVHDL:inst\|Add145~31 162 COMB LCCOMB_X43_Y26_N30 2 " "Info: 162: + IC(0.000 ns) + CELL(0.161 ns) = 60.564 ns; Loc. = LCCOMB_X43_Y26_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add145~29 myArkanoidVHDL:inst|Add145~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 61.022 ns myArkanoidVHDL:inst\|Add145~32 163 COMB LCCOMB_X43_Y25_N0 11 " "Info: 163: + IC(0.000 ns) + CELL(0.458 ns) = 61.022 ns; Loc. = LCCOMB_X43_Y25_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add145~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add145~31 myArkanoidVHDL:inst|Add145~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.609 ns) 62.495 ns myArkanoidVHDL:inst\|Add150~29 164 COMB LCCOMB_X42_Y26_N30 2 " "Info: 164: + IC(0.864 ns) + CELL(0.609 ns) = 62.495 ns; Loc. = LCCOMB_X42_Y26_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { myArkanoidVHDL:inst|Add145~32 myArkanoidVHDL:inst|Add150~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.575 ns myArkanoidVHDL:inst\|Add150~31 165 COMB LCCOMB_X42_Y25_N0 2 " "Info: 165: + IC(0.000 ns) + CELL(0.080 ns) = 62.575 ns; Loc. = LCCOMB_X42_Y25_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~29 myArkanoidVHDL:inst|Add150~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.655 ns myArkanoidVHDL:inst\|Add150~33 166 COMB LCCOMB_X42_Y25_N2 2 " "Info: 166: + IC(0.000 ns) + CELL(0.080 ns) = 62.655 ns; Loc. = LCCOMB_X42_Y25_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~31 myArkanoidVHDL:inst|Add150~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.735 ns myArkanoidVHDL:inst\|Add150~35 167 COMB LCCOMB_X42_Y25_N4 2 " "Info: 167: + IC(0.000 ns) + CELL(0.080 ns) = 62.735 ns; Loc. = LCCOMB_X42_Y25_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~33 myArkanoidVHDL:inst|Add150~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.815 ns myArkanoidVHDL:inst\|Add150~37 168 COMB LCCOMB_X42_Y25_N6 2 " "Info: 168: + IC(0.000 ns) + CELL(0.080 ns) = 62.815 ns; Loc. = LCCOMB_X42_Y25_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~35 myArkanoidVHDL:inst|Add150~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.895 ns myArkanoidVHDL:inst\|Add150~39 169 COMB LCCOMB_X42_Y25_N8 2 " "Info: 169: + IC(0.000 ns) + CELL(0.080 ns) = 62.895 ns; Loc. = LCCOMB_X42_Y25_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~37 myArkanoidVHDL:inst|Add150~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.975 ns myArkanoidVHDL:inst\|Add150~41 170 COMB LCCOMB_X42_Y25_N10 2 " "Info: 170: + IC(0.000 ns) + CELL(0.080 ns) = 62.975 ns; Loc. = LCCOMB_X42_Y25_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~39 myArkanoidVHDL:inst|Add150~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 63.055 ns myArkanoidVHDL:inst\|Add150~43 171 COMB LCCOMB_X42_Y25_N12 2 " "Info: 171: + IC(0.000 ns) + CELL(0.080 ns) = 63.055 ns; Loc. = LCCOMB_X42_Y25_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~41 myArkanoidVHDL:inst|Add150~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 63.229 ns myArkanoidVHDL:inst\|Add150~45 172 COMB LCCOMB_X42_Y25_N14 2 " "Info: 172: + IC(0.000 ns) + CELL(0.174 ns) = 63.229 ns; Loc. = LCCOMB_X42_Y25_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add150~43 myArkanoidVHDL:inst|Add150~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 63.309 ns myArkanoidVHDL:inst\|Add150~47 173 COMB LCCOMB_X42_Y25_N16 2 " "Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 63.309 ns; Loc. = LCCOMB_X42_Y25_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~45 myArkanoidVHDL:inst|Add150~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 63.389 ns myArkanoidVHDL:inst\|Add150~49 174 COMB LCCOMB_X42_Y25_N18 2 " "Info: 174: + IC(0.000 ns) + CELL(0.080 ns) = 63.389 ns; Loc. = LCCOMB_X42_Y25_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~47 myArkanoidVHDL:inst|Add150~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 63.847 ns myArkanoidVHDL:inst\|Add150~50 175 COMB LCCOMB_X42_Y25_N20 1 " "Info: 175: + IC(0.000 ns) + CELL(0.458 ns) = 63.847 ns; Loc. = LCCOMB_X42_Y25_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add150~50'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add150~49 myArkanoidVHDL:inst|Add150~50 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.521 ns) 65.824 ns myArkanoidVHDL:inst\|process_0~4452 176 COMB LCCOMB_X42_Y23_N10 1 " "Info: 176: + IC(1.456 ns) + CELL(0.521 ns) = 65.824 ns; Loc. = LCCOMB_X42_Y23_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4452'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { myArkanoidVHDL:inst|Add150~50 myArkanoidVHDL:inst|process_0~4452 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.545 ns) 66.686 ns myArkanoidVHDL:inst\|process_0~4453 177 COMB LCCOMB_X42_Y23_N0 1 " "Info: 177: + IC(0.317 ns) + CELL(0.545 ns) = 66.686 ns; Loc. = LCCOMB_X42_Y23_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4453'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { myArkanoidVHDL:inst|process_0~4452 myArkanoidVHDL:inst|process_0~4453 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 67.166 ns myArkanoidVHDL:inst\|process_0~4454 178 COMB LCCOMB_X42_Y23_N6 1 " "Info: 178: + IC(0.302 ns) + CELL(0.178 ns) = 67.166 ns; Loc. = LCCOMB_X42_Y23_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4454'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4453 myArkanoidVHDL:inst|process_0~4454 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 67.640 ns myArkanoidVHDL:inst\|process_0~4455 179 COMB LCCOMB_X42_Y23_N28 1 " "Info: 179: + IC(0.296 ns) + CELL(0.178 ns) = 67.640 ns; Loc. = LCCOMB_X42_Y23_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4455'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~4454 myArkanoidVHDL:inst|process_0~4455 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 68.112 ns myArkanoidVHDL:inst\|process_0~4458 180 COMB LCCOMB_X42_Y23_N22 2 " "Info: 180: + IC(0.294 ns) + CELL(0.178 ns) = 68.112 ns; Loc. = LCCOMB_X42_Y23_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4458'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { myArkanoidVHDL:inst|process_0~4455 myArkanoidVHDL:inst|process_0~4458 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.178 ns) 69.454 ns myArkanoidVHDL:inst\|process_0~4464 181 COMB LCCOMB_X45_Y25_N24 1 " "Info: 181: + IC(1.164 ns) + CELL(0.178 ns) = 69.454 ns; Loc. = LCCOMB_X45_Y25_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4464'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|process_0~4464 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 70.080 ns myArkanoidVHDL:inst\|process_0~4467 182 COMB LCCOMB_X45_Y25_N6 1 " "Info: 182: + IC(0.304 ns) + CELL(0.322 ns) = 70.080 ns; Loc. = LCCOMB_X45_Y25_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4467'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { myArkanoidVHDL:inst|process_0~4464 myArkanoidVHDL:inst|process_0~4467 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.512 ns) 70.912 ns myArkanoidVHDL:inst\|process_0~4468 183 COMB LCCOMB_X45_Y25_N0 2 " "Info: 183: + IC(0.320 ns) + CELL(0.512 ns) = 70.912 ns; Loc. = LCCOMB_X45_Y25_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4468'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { myArkanoidVHDL:inst|process_0~4467 myArkanoidVHDL:inst|process_0~4468 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.177 ns) 71.389 ns myArkanoidVHDL:inst\|process_0~4469 184 COMB LCCOMB_X45_Y25_N2 67 " "Info: 184: + IC(0.300 ns) + CELL(0.177 ns) = 71.389 ns; Loc. = LCCOMB_X45_Y25_N2; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4469'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { myArkanoidVHDL:inst|process_0~4468 myArkanoidVHDL:inst|process_0~4469 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.495 ns) 73.048 ns myArkanoidVHDL:inst\|Add151~1 185 COMB LCCOMB_X47_Y26_N0 2 " "Info: 185: + IC(1.164 ns) + CELL(0.495 ns) = 73.048 ns; Loc. = LCCOMB_X47_Y26_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { myArkanoidVHDL:inst|process_0~4469 myArkanoidVHDL:inst|Add151~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 73.128 ns myArkanoidVHDL:inst\|Add151~3 186 COMB LCCOMB_X47_Y26_N2 2 " "Info: 186: + IC(0.000 ns) + CELL(0.080 ns) = 73.128 ns; Loc. = LCCOMB_X47_Y26_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 73.208 ns myArkanoidVHDL:inst\|Add151~5 187 COMB LCCOMB_X47_Y26_N4 2 " "Info: 187: + IC(0.000 ns) + CELL(0.080 ns) = 73.208 ns; Loc. = LCCOMB_X47_Y26_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 73.288 ns myArkanoidVHDL:inst\|Add151~7 188 COMB LCCOMB_X47_Y26_N6 2 " "Info: 188: + IC(0.000 ns) + CELL(0.080 ns) = 73.288 ns; Loc. = LCCOMB_X47_Y26_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 73.368 ns myArkanoidVHDL:inst\|Add151~9 189 COMB LCCOMB_X47_Y26_N8 2 " "Info: 189: + IC(0.000 ns) + CELL(0.080 ns) = 73.368 ns; Loc. = LCCOMB_X47_Y26_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 73.448 ns myArkanoidVHDL:inst\|Add151~11 190 COMB LCCOMB_X47_Y26_N10 2 " "Info: 190: + IC(0.000 ns) + CELL(0.080 ns) = 73.448 ns; Loc. = LCCOMB_X47_Y26_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 73.528 ns myArkanoidVHDL:inst\|Add151~13 191 COMB LCCOMB_X47_Y26_N12 2 " "Info: 191: + IC(0.000 ns) + CELL(0.080 ns) = 73.528 ns; Loc. = LCCOMB_X47_Y26_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 73.702 ns myArkanoidVHDL:inst\|Add151~15 192 COMB LCCOMB_X47_Y26_N14 2 " "Info: 192: + IC(0.000 ns) + CELL(0.174 ns) = 73.702 ns; Loc. = LCCOMB_X47_Y26_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 73.782 ns myArkanoidVHDL:inst\|Add151~17 193 COMB LCCOMB_X47_Y26_N16 2 " "Info: 193: + IC(0.000 ns) + CELL(0.080 ns) = 73.782 ns; Loc. = LCCOMB_X47_Y26_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 73.862 ns myArkanoidVHDL:inst\|Add151~19 194 COMB LCCOMB_X47_Y26_N18 2 " "Info: 194: + IC(0.000 ns) + CELL(0.080 ns) = 73.862 ns; Loc. = LCCOMB_X47_Y26_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 74.320 ns myArkanoidVHDL:inst\|Add151~20 195 COMB LCCOMB_X47_Y26_N20 11 " "Info: 195: + IC(0.000 ns) + CELL(0.458 ns) = 74.320 ns; Loc. = LCCOMB_X47_Y26_N20; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add151~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.495 ns) 75.627 ns myArkanoidVHDL:inst\|Add153~21 196 COMB LCCOMB_X46_Y26_N20 2 " "Info: 196: + IC(0.812 ns) + CELL(0.495 ns) = 75.627 ns; Loc. = LCCOMB_X46_Y26_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add153~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { myArkanoidVHDL:inst|Add151~20 myArkanoidVHDL:inst|Add153~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 76.085 ns myArkanoidVHDL:inst\|Add153~22 197 COMB LCCOMB_X46_Y26_N22 1 " "Info: 197: + IC(0.000 ns) + CELL(0.458 ns) = 76.085 ns; Loc. = LCCOMB_X46_Y26_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add153~22'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add153~21 myArkanoidVHDL:inst|Add153~22 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.177 ns) 77.938 ns myArkanoidVHDL:inst\|LessThan377~7 198 COMB LCCOMB_X45_Y24_N22 1 " "Info: 198: + IC(1.676 ns) + CELL(0.177 ns) = 77.938 ns; Loc. = LCCOMB_X45_Y24_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan377~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { myArkanoidVHDL:inst|Add153~22 myArkanoidVHDL:inst|LessThan377~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 78.755 ns myArkanoidVHDL:inst\|LessThan377~9 199 COMB LCCOMB_X45_Y24_N6 1 " "Info: 199: + IC(0.296 ns) + CELL(0.521 ns) = 78.755 ns; Loc. = LCCOMB_X45_Y24_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan377~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { myArkanoidVHDL:inst|LessThan377~7 myArkanoidVHDL:inst|LessThan377~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.513 ns) 79.581 ns myArkanoidVHDL:inst\|LessThan377~12 200 COMB LCCOMB_X45_Y24_N12 2 " "Info: 200: + IC(0.313 ns) + CELL(0.513 ns) = 79.581 ns; Loc. = LCCOMB_X45_Y24_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|LessThan377~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { myArkanoidVHDL:inst|LessThan377~9 myArkanoidVHDL:inst|LessThan377~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.178 ns) 80.836 ns myArkanoidVHDL:inst\|process_0~4473 201 COMB LCCOMB_X49_Y26_N2 1 " "Info: 201: + IC(1.077 ns) + CELL(0.178 ns) = 80.836 ns; Loc. = LCCOMB_X49_Y26_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4473'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { myArkanoidVHDL:inst|LessThan377~12 myArkanoidVHDL:inst|process_0~4473 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.178 ns) 82.417 ns myArkanoidVHDL:inst\|process_0~4474 202 COMB LCCOMB_X45_Y23_N22 1 " "Info: 202: + IC(1.403 ns) + CELL(0.178 ns) = 82.417 ns; Loc. = LCCOMB_X45_Y23_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4474'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { myArkanoidVHDL:inst|process_0~4473 myArkanoidVHDL:inst|process_0~4474 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 82.886 ns myArkanoidVHDL:inst\|process_0~4475 203 COMB LCCOMB_X45_Y23_N6 2 " "Info: 203: + IC(0.291 ns) + CELL(0.178 ns) = 82.886 ns; Loc. = LCCOMB_X45_Y23_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4475'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { myArkanoidVHDL:inst|process_0~4474 myArkanoidVHDL:inst|process_0~4475 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 83.360 ns myArkanoidVHDL:inst\|process_0~4484 204 COMB LCCOMB_X45_Y23_N4 1 " "Info: 204: + IC(0.296 ns) + CELL(0.178 ns) = 83.360 ns; Loc. = LCCOMB_X45_Y23_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4484'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~4475 myArkanoidVHDL:inst|process_0~4484 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 83.982 ns myArkanoidVHDL:inst\|process_0~4539 205 COMB LCCOMB_X45_Y23_N0 2 " "Info: 205: + IC(0.300 ns) + CELL(0.322 ns) = 83.982 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4539'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { myArkanoidVHDL:inst|process_0~4484 myArkanoidVHDL:inst|process_0~4539 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.177 ns) 84.470 ns myArkanoidVHDL:inst\|process_0~6298 206 COMB LCCOMB_X45_Y23_N18 67 " "Info: 206: + IC(0.311 ns) + CELL(0.177 ns) = 84.470 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~6298'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { myArkanoidVHDL:inst|process_0~4539 myArkanoidVHDL:inst|process_0~6298 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.517 ns) 86.211 ns myArkanoidVHDL:inst\|Add157~1 207 COMB LCCOMB_X48_Y22_N0 2 " "Info: 207: + IC(1.224 ns) + CELL(0.517 ns) = 86.211 ns; Loc. = LCCOMB_X48_Y22_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { myArkanoidVHDL:inst|process_0~6298 myArkanoidVHDL:inst|Add157~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 86.291 ns myArkanoidVHDL:inst\|Add157~3 208 COMB LCCOMB_X48_Y22_N2 2 " "Info: 208: + IC(0.000 ns) + CELL(0.080 ns) = 86.291 ns; Loc. = LCCOMB_X48_Y22_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 86.371 ns myArkanoidVHDL:inst\|Add157~5 209 COMB LCCOMB_X48_Y22_N4 2 " "Info: 209: + IC(0.000 ns) + CELL(0.080 ns) = 86.371 ns; Loc. = LCCOMB_X48_Y22_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 86.451 ns myArkanoidVHDL:inst\|Add157~7 210 COMB LCCOMB_X48_Y22_N6 2 " "Info: 210: + IC(0.000 ns) + CELL(0.080 ns) = 86.451 ns; Loc. = LCCOMB_X48_Y22_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 86.531 ns myArkanoidVHDL:inst\|Add157~9 211 COMB LCCOMB_X48_Y22_N8 2 " "Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 86.531 ns; Loc. = LCCOMB_X48_Y22_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 86.611 ns myArkanoidVHDL:inst\|Add157~11 212 COMB LCCOMB_X48_Y22_N10 2 " "Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 86.611 ns; Loc. = LCCOMB_X48_Y22_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 86.691 ns myArkanoidVHDL:inst\|Add157~13 213 COMB LCCOMB_X48_Y22_N12 2 " "Info: 213: + IC(0.000 ns) + CELL(0.080 ns) = 86.691 ns; Loc. = LCCOMB_X48_Y22_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 86.865 ns myArkanoidVHDL:inst\|Add157~15 214 COMB LCCOMB_X48_Y22_N14 2 " "Info: 214: + IC(0.000 ns) + CELL(0.174 ns) = 86.865 ns; Loc. = LCCOMB_X48_Y22_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 86.945 ns myArkanoidVHDL:inst\|Add157~17 215 COMB LCCOMB_X48_Y22_N16 2 " "Info: 215: + IC(0.000 ns) + CELL(0.080 ns) = 86.945 ns; Loc. = LCCOMB_X48_Y22_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 87.025 ns myArkanoidVHDL:inst\|Add157~19 216 COMB LCCOMB_X48_Y22_N18 2 " "Info: 216: + IC(0.000 ns) + CELL(0.080 ns) = 87.025 ns; Loc. = LCCOMB_X48_Y22_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~17 myArkanoidVHDL:inst|Add157~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 87.105 ns myArkanoidVHDL:inst\|Add157~21 217 COMB LCCOMB_X48_Y22_N20 2 " "Info: 217: + IC(0.000 ns) + CELL(0.080 ns) = 87.105 ns; Loc. = LCCOMB_X48_Y22_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~19 myArkanoidVHDL:inst|Add157~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 87.185 ns myArkanoidVHDL:inst\|Add157~23 218 COMB LCCOMB_X48_Y22_N22 2 " "Info: 218: + IC(0.000 ns) + CELL(0.080 ns) = 87.185 ns; Loc. = LCCOMB_X48_Y22_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~21 myArkanoidVHDL:inst|Add157~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 87.265 ns myArkanoidVHDL:inst\|Add157~25 219 COMB LCCOMB_X48_Y22_N24 2 " "Info: 219: + IC(0.000 ns) + CELL(0.080 ns) = 87.265 ns; Loc. = LCCOMB_X48_Y22_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~23 myArkanoidVHDL:inst|Add157~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 87.345 ns myArkanoidVHDL:inst\|Add157~27 220 COMB LCCOMB_X48_Y22_N26 2 " "Info: 220: + IC(0.000 ns) + CELL(0.080 ns) = 87.345 ns; Loc. = LCCOMB_X48_Y22_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~25 myArkanoidVHDL:inst|Add157~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 87.425 ns myArkanoidVHDL:inst\|Add157~29 221 COMB LCCOMB_X48_Y22_N28 2 " "Info: 221: + IC(0.000 ns) + CELL(0.080 ns) = 87.425 ns; Loc. = LCCOMB_X48_Y22_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~27 myArkanoidVHDL:inst|Add157~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 87.586 ns myArkanoidVHDL:inst\|Add157~31 222 COMB LCCOMB_X48_Y22_N30 2 " "Info: 222: + IC(0.000 ns) + CELL(0.161 ns) = 87.586 ns; Loc. = LCCOMB_X48_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add157~29 myArkanoidVHDL:inst|Add157~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 88.044 ns myArkanoidVHDL:inst\|Add157~32 223 COMB LCCOMB_X48_Y21_N0 11 " "Info: 223: + IC(0.000 ns) + CELL(0.458 ns) = 88.044 ns; Loc. = LCCOMB_X48_Y21_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add157~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add157~31 myArkanoidVHDL:inst|Add157~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.609 ns) 89.475 ns myArkanoidVHDL:inst\|Add162~29 224 COMB LCCOMB_X47_Y22_N30 2 " "Info: 224: + IC(0.822 ns) + CELL(0.609 ns) = 89.475 ns; Loc. = LCCOMB_X47_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { myArkanoidVHDL:inst|Add157~32 myArkanoidVHDL:inst|Add162~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.555 ns myArkanoidVHDL:inst\|Add162~31 225 COMB LCCOMB_X47_Y21_N0 2 " "Info: 225: + IC(0.000 ns) + CELL(0.080 ns) = 89.555 ns; Loc. = LCCOMB_X47_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~29 myArkanoidVHDL:inst|Add162~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.635 ns myArkanoidVHDL:inst\|Add162~33 226 COMB LCCOMB_X47_Y21_N2 2 " "Info: 226: + IC(0.000 ns) + CELL(0.080 ns) = 89.635 ns; Loc. = LCCOMB_X47_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~31 myArkanoidVHDL:inst|Add162~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.715 ns myArkanoidVHDL:inst\|Add162~35 227 COMB LCCOMB_X47_Y21_N4 2 " "Info: 227: + IC(0.000 ns) + CELL(0.080 ns) = 89.715 ns; Loc. = LCCOMB_X47_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~33 myArkanoidVHDL:inst|Add162~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.795 ns myArkanoidVHDL:inst\|Add162~37 228 COMB LCCOMB_X47_Y21_N6 2 " "Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 89.795 ns; Loc. = LCCOMB_X47_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~35 myArkanoidVHDL:inst|Add162~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.875 ns myArkanoidVHDL:inst\|Add162~39 229 COMB LCCOMB_X47_Y21_N8 2 " "Info: 229: + IC(0.000 ns) + CELL(0.080 ns) = 89.875 ns; Loc. = LCCOMB_X47_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~37 myArkanoidVHDL:inst|Add162~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.955 ns myArkanoidVHDL:inst\|Add162~41 230 COMB LCCOMB_X47_Y21_N10 2 " "Info: 230: + IC(0.000 ns) + CELL(0.080 ns) = 89.955 ns; Loc. = LCCOMB_X47_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~39 myArkanoidVHDL:inst|Add162~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 90.035 ns myArkanoidVHDL:inst\|Add162~43 231 COMB LCCOMB_X47_Y21_N12 2 " "Info: 231: + IC(0.000 ns) + CELL(0.080 ns) = 90.035 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~41 myArkanoidVHDL:inst|Add162~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 90.209 ns myArkanoidVHDL:inst\|Add162~45 232 COMB LCCOMB_X47_Y21_N14 2 " "Info: 232: + IC(0.000 ns) + CELL(0.174 ns) = 90.209 ns; Loc. = LCCOMB_X47_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add162~43 myArkanoidVHDL:inst|Add162~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 90.289 ns myArkanoidVHDL:inst\|Add162~47 233 COMB LCCOMB_X47_Y21_N16 2 " "Info: 233: + IC(0.000 ns) + CELL(0.080 ns) = 90.289 ns; Loc. = LCCOMB_X47_Y21_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~45 myArkanoidVHDL:inst|Add162~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 90.369 ns myArkanoidVHDL:inst\|Add162~49 234 COMB LCCOMB_X47_Y21_N18 2 " "Info: 234: + IC(0.000 ns) + CELL(0.080 ns) = 90.369 ns; Loc. = LCCOMB_X47_Y21_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~47 myArkanoidVHDL:inst|Add162~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 90.827 ns myArkanoidVHDL:inst\|Add162~50 235 COMB LCCOMB_X47_Y21_N20 1 " "Info: 235: + IC(0.000 ns) + CELL(0.458 ns) = 90.827 ns; Loc. = LCCOMB_X47_Y21_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add162~50'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add162~49 myArkanoidVHDL:inst|Add162~50 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.278 ns) 92.277 ns myArkanoidVHDL:inst\|process_0~4549 236 COMB LCCOMB_X47_Y19_N6 1 " "Info: 236: + IC(1.172 ns) + CELL(0.278 ns) = 92.277 ns; Loc. = LCCOMB_X47_Y19_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4549'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { myArkanoidVHDL:inst|Add162~50 myArkanoidVHDL:inst|process_0~4549 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 92.745 ns myArkanoidVHDL:inst\|process_0~4555 237 COMB LCCOMB_X47_Y19_N12 1 " "Info: 237: + IC(0.290 ns) + CELL(0.178 ns) = 92.745 ns; Loc. = LCCOMB_X47_Y19_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4555'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { myArkanoidVHDL:inst|process_0~4549 myArkanoidVHDL:inst|process_0~4555 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.545 ns) 94.044 ns myArkanoidVHDL:inst\|process_0~4560 238 COMB LCCOMB_X49_Y19_N28 2 " "Info: 238: + IC(0.754 ns) + CELL(0.545 ns) = 94.044 ns; Loc. = LCCOMB_X49_Y19_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4560'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { myArkanoidVHDL:inst|process_0~4555 myArkanoidVHDL:inst|process_0~4560 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.483 ns) 94.835 ns myArkanoidVHDL:inst\|process_0~4582 239 COMB LCCOMB_X49_Y19_N4 1 " "Info: 239: + IC(0.308 ns) + CELL(0.483 ns) = 94.835 ns; Loc. = LCCOMB_X49_Y19_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4582'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { myArkanoidVHDL:inst|process_0~4560 myArkanoidVHDL:inst|process_0~4582 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 95.461 ns myArkanoidVHDL:inst\|process_0~4583 240 COMB LCCOMB_X49_Y19_N18 1 " "Info: 240: + IC(0.304 ns) + CELL(0.322 ns) = 95.461 ns; Loc. = LCCOMB_X49_Y19_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4583'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { myArkanoidVHDL:inst|process_0~4582 myArkanoidVHDL:inst|process_0~4583 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 95.927 ns myArkanoidVHDL:inst\|process_0~4599 241 COMB LCCOMB_X49_Y19_N16 2 " "Info: 241: + IC(0.288 ns) + CELL(0.178 ns) = 95.927 ns; Loc. = LCCOMB_X49_Y19_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4599'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { myArkanoidVHDL:inst|process_0~4583 myArkanoidVHDL:inst|process_0~4599 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.322 ns) 97.065 ns myArkanoidVHDL:inst\|process_0~4600 242 COMB LCCOMB_X45_Y18_N2 66 " "Info: 242: + IC(0.816 ns) + CELL(0.322 ns) = 97.065 ns; Loc. = LCCOMB_X45_Y18_N2; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~4600'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { myArkanoidVHDL:inst|process_0~4599 myArkanoidVHDL:inst|process_0~4600 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.495 ns) 98.495 ns myArkanoidVHDL:inst\|Add163~1 243 COMB LCCOMB_X45_Y20_N0 2 " "Info: 243: + IC(0.935 ns) + CELL(0.495 ns) = 98.495 ns; Loc. = LCCOMB_X45_Y20_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { myArkanoidVHDL:inst|process_0~4600 myArkanoidVHDL:inst|Add163~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 98.575 ns myArkanoidVHDL:inst\|Add163~3 244 COMB LCCOMB_X45_Y20_N2 2 " "Info: 244: + IC(0.000 ns) + CELL(0.080 ns) = 98.575 ns; Loc. = LCCOMB_X45_Y20_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 99.033 ns myArkanoidVHDL:inst\|Add163~4 245 COMB LCCOMB_X45_Y20_N4 12 " "Info: 245: + IC(0.000 ns) + CELL(0.458 ns) = 99.033 ns; Loc. = LCCOMB_X45_Y20_N4; Fanout = 12; COMB Node = 'myArkanoidVHDL:inst\|Add163~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.517 ns) 100.758 ns myArkanoidVHDL:inst\|Add165~5 246 COMB LCCOMB_X44_Y18_N4 2 " "Info: 246: + IC(1.208 ns) + CELL(0.517 ns) = 100.758 ns; Loc. = LCCOMB_X44_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add165~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { myArkanoidVHDL:inst|Add163~4 myArkanoidVHDL:inst|Add165~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.838 ns myArkanoidVHDL:inst\|Add165~7 247 COMB LCCOMB_X44_Y18_N6 2 " "Info: 247: + IC(0.000 ns) + CELL(0.080 ns) = 100.838 ns; Loc. = LCCOMB_X44_Y18_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add165~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add165~5 myArkanoidVHDL:inst|Add165~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 101.296 ns myArkanoidVHDL:inst\|Add165~8 248 COMB LCCOMB_X44_Y18_N8 4 " "Info: 248: + IC(0.000 ns) + CELL(0.458 ns) = 101.296 ns; Loc. = LCCOMB_X44_Y18_N8; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add165~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add165~7 myArkanoidVHDL:inst|Add165~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.455 ns) 104.073 ns myArkanoidVHDL:inst\|process_0~4603 249 COMB LCCOMB_X9_Y18_N18 2 " "Info: 249: + IC(2.322 ns) + CELL(0.455 ns) = 104.073 ns; Loc. = LCCOMB_X9_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4603'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { myArkanoidVHDL:inst|Add165~8 myArkanoidVHDL:inst|process_0~4603 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.516 ns) 104.898 ns myArkanoidVHDL:inst\|LessThan431~5 250 COMB LCCOMB_X9_Y18_N4 1 " "Info: 250: + IC(0.309 ns) + CELL(0.516 ns) = 104.898 ns; Loc. = LCCOMB_X9_Y18_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan431~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { myArkanoidVHDL:inst|process_0~4603 myArkanoidVHDL:inst|LessThan431~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.521 ns) 105.720 ns myArkanoidVHDL:inst\|LessThan431~7 251 COMB LCCOMB_X9_Y18_N16 1 " "Info: 251: + IC(0.301 ns) + CELL(0.521 ns) = 105.720 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan431~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { myArkanoidVHDL:inst|LessThan431~5 myArkanoidVHDL:inst|LessThan431~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(0.177 ns) 107.902 ns myArkanoidVHDL:inst\|process_0~4604 252 COMB LCCOMB_X40_Y17_N30 2 " "Info: 252: + IC(2.005 ns) + CELL(0.177 ns) = 107.902 ns; Loc. = LCCOMB_X40_Y17_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4604'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { myArkanoidVHDL:inst|LessThan431~7 myArkanoidVHDL:inst|process_0~4604 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.521 ns) 108.731 ns myArkanoidVHDL:inst\|process_0~4625 253 COMB LCCOMB_X40_Y17_N20 2 " "Info: 253: + IC(0.308 ns) + CELL(0.521 ns) = 108.731 ns; Loc. = LCCOMB_X40_Y17_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4625'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { myArkanoidVHDL:inst|process_0~4604 myArkanoidVHDL:inst|process_0~4625 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.319 ns) 109.361 ns myArkanoidVHDL:inst\|process_0~4641 254 COMB LCCOMB_X40_Y17_N14 1 " "Info: 254: + IC(0.311 ns) + CELL(0.319 ns) = 109.361 ns; Loc. = LCCOMB_X40_Y17_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4641'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { myArkanoidVHDL:inst|process_0~4625 myArkanoidVHDL:inst|process_0~4641 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 109.980 ns myArkanoidVHDL:inst\|process_0~4642 255 COMB LCCOMB_X40_Y17_N28 4 " "Info: 255: + IC(0.297 ns) + CELL(0.322 ns) = 109.980 ns; Loc. = LCCOMB_X40_Y17_N28; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~4642'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4642 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.521 ns) 110.813 ns myArkanoidVHDL:inst\|process_0~4658 256 COMB LCCOMB_X40_Y17_N4 64 " "Info: 256: + IC(0.312 ns) + CELL(0.521 ns) = 110.813 ns; Loc. = LCCOMB_X40_Y17_N4; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4658'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { myArkanoidVHDL:inst|process_0~4642 myArkanoidVHDL:inst|process_0~4658 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.517 ns) 112.621 ns myArkanoidVHDL:inst\|Add169~1 257 COMB LCCOMB_X42_Y21_N0 2 " "Info: 257: + IC(1.291 ns) + CELL(0.517 ns) = 112.621 ns; Loc. = LCCOMB_X42_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { myArkanoidVHDL:inst|process_0~4658 myArkanoidVHDL:inst|Add169~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.701 ns myArkanoidVHDL:inst\|Add169~3 258 COMB LCCOMB_X42_Y21_N2 2 " "Info: 258: + IC(0.000 ns) + CELL(0.080 ns) = 112.701 ns; Loc. = LCCOMB_X42_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.781 ns myArkanoidVHDL:inst\|Add169~5 259 COMB LCCOMB_X42_Y21_N4 2 " "Info: 259: + IC(0.000 ns) + CELL(0.080 ns) = 112.781 ns; Loc. = LCCOMB_X42_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.861 ns myArkanoidVHDL:inst\|Add169~7 260 COMB LCCOMB_X42_Y21_N6 2 " "Info: 260: + IC(0.000 ns) + CELL(0.080 ns) = 112.861 ns; Loc. = LCCOMB_X42_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.941 ns myArkanoidVHDL:inst\|Add169~9 261 COMB LCCOMB_X42_Y21_N8 2 " "Info: 261: + IC(0.000 ns) + CELL(0.080 ns) = 112.941 ns; Loc. = LCCOMB_X42_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.021 ns myArkanoidVHDL:inst\|Add169~11 262 COMB LCCOMB_X42_Y21_N10 2 " "Info: 262: + IC(0.000 ns) + CELL(0.080 ns) = 113.021 ns; Loc. = LCCOMB_X42_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.101 ns myArkanoidVHDL:inst\|Add169~13 263 COMB LCCOMB_X42_Y21_N12 2 " "Info: 263: + IC(0.000 ns) + CELL(0.080 ns) = 113.101 ns; Loc. = LCCOMB_X42_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 113.275 ns myArkanoidVHDL:inst\|Add169~15 264 COMB LCCOMB_X42_Y21_N14 2 " "Info: 264: + IC(0.000 ns) + CELL(0.174 ns) = 113.275 ns; Loc. = LCCOMB_X42_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.355 ns myArkanoidVHDL:inst\|Add169~17 265 COMB LCCOMB_X42_Y21_N16 2 " "Info: 265: + IC(0.000 ns) + CELL(0.080 ns) = 113.355 ns; Loc. = LCCOMB_X42_Y21_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.435 ns myArkanoidVHDL:inst\|Add169~19 266 COMB LCCOMB_X42_Y21_N18 2 " "Info: 266: + IC(0.000 ns) + CELL(0.080 ns) = 113.435 ns; Loc. = LCCOMB_X42_Y21_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.515 ns myArkanoidVHDL:inst\|Add169~21 267 COMB LCCOMB_X42_Y21_N20 2 " "Info: 267: + IC(0.000 ns) + CELL(0.080 ns) = 113.515 ns; Loc. = LCCOMB_X42_Y21_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.595 ns myArkanoidVHDL:inst\|Add169~23 268 COMB LCCOMB_X42_Y21_N22 2 " "Info: 268: + IC(0.000 ns) + CELL(0.080 ns) = 113.595 ns; Loc. = LCCOMB_X42_Y21_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.675 ns myArkanoidVHDL:inst\|Add169~25 269 COMB LCCOMB_X42_Y21_N24 2 " "Info: 269: + IC(0.000 ns) + CELL(0.080 ns) = 113.675 ns; Loc. = LCCOMB_X42_Y21_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.755 ns myArkanoidVHDL:inst\|Add169~27 270 COMB LCCOMB_X42_Y21_N26 2 " "Info: 270: + IC(0.000 ns) + CELL(0.080 ns) = 113.755 ns; Loc. = LCCOMB_X42_Y21_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.835 ns myArkanoidVHDL:inst\|Add169~29 271 COMB LCCOMB_X42_Y21_N28 2 " "Info: 271: + IC(0.000 ns) + CELL(0.080 ns) = 113.835 ns; Loc. = LCCOMB_X42_Y21_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 113.996 ns myArkanoidVHDL:inst\|Add169~31 272 COMB LCCOMB_X42_Y21_N30 2 " "Info: 272: + IC(0.000 ns) + CELL(0.161 ns) = 113.996 ns; Loc. = LCCOMB_X42_Y21_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 114.076 ns myArkanoidVHDL:inst\|Add169~33 273 COMB LCCOMB_X42_Y20_N0 2 " "Info: 273: + IC(0.000 ns) + CELL(0.080 ns) = 114.076 ns; Loc. = LCCOMB_X42_Y20_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 114.156 ns myArkanoidVHDL:inst\|Add169~35 274 COMB LCCOMB_X42_Y20_N2 2 " "Info: 274: + IC(0.000 ns) + CELL(0.080 ns) = 114.156 ns; Loc. = LCCOMB_X42_Y20_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~33 myArkanoidVHDL:inst|Add169~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 114.236 ns myArkanoidVHDL:inst\|Add169~37 275 COMB LCCOMB_X42_Y20_N4 2 " "Info: 275: + IC(0.000 ns) + CELL(0.080 ns) = 114.236 ns; Loc. = LCCOMB_X42_Y20_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~35 myArkanoidVHDL:inst|Add169~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 114.694 ns myArkanoidVHDL:inst\|Add169~38 276 COMB LCCOMB_X42_Y20_N6 11 " "Info: 276: + IC(0.000 ns) + CELL(0.458 ns) = 114.694 ns; Loc. = LCCOMB_X42_Y20_N6; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add169~38'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add169~37 myArkanoidVHDL:inst|Add169~38 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.517 ns) 116.160 ns myArkanoidVHDL:inst\|Add171~39 277 COMB LCCOMB_X42_Y17_N6 2 " "Info: 277: + IC(0.949 ns) + CELL(0.517 ns) = 116.160 ns; Loc. = LCCOMB_X42_Y17_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { myArkanoidVHDL:inst|Add169~38 myArkanoidVHDL:inst|Add171~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.240 ns myArkanoidVHDL:inst\|Add171~41 278 COMB LCCOMB_X42_Y17_N8 2 " "Info: 278: + IC(0.000 ns) + CELL(0.080 ns) = 116.240 ns; Loc. = LCCOMB_X42_Y17_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add171~39 myArkanoidVHDL:inst|Add171~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.320 ns myArkanoidVHDL:inst\|Add171~43 279 COMB LCCOMB_X42_Y17_N10 2 " "Info: 279: + IC(0.000 ns) + CELL(0.080 ns) = 116.320 ns; Loc. = LCCOMB_X42_Y17_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add171~41 myArkanoidVHDL:inst|Add171~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.400 ns myArkanoidVHDL:inst\|Add171~45 280 COMB LCCOMB_X42_Y17_N12 2 " "Info: 280: + IC(0.000 ns) + CELL(0.080 ns) = 116.400 ns; Loc. = LCCOMB_X42_Y17_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add171~43 myArkanoidVHDL:inst|Add171~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 116.574 ns myArkanoidVHDL:inst\|Add171~47 281 COMB LCCOMB_X42_Y17_N14 2 " "Info: 281: + IC(0.000 ns) + CELL(0.174 ns) = 116.574 ns; Loc. = LCCOMB_X42_Y17_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add171~45 myArkanoidVHDL:inst|Add171~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.654 ns myArkanoidVHDL:inst\|Add171~49 282 COMB LCCOMB_X42_Y17_N16 2 " "Info: 282: + IC(0.000 ns) + CELL(0.080 ns) = 116.654 ns; Loc. = LCCOMB_X42_Y17_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add171~47 myArkanoidVHDL:inst|Add171~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.734 ns myArkanoidVHDL:inst\|Add171~51 283 COMB LCCOMB_X42_Y17_N18 2 " "Info: 283: + IC(0.000 ns) + CELL(0.080 ns) = 116.734 ns; Loc. = LCCOMB_X42_Y17_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add171~49 myArkanoidVHDL:inst|Add171~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 117.192 ns myArkanoidVHDL:inst\|Add171~52 284 COMB LCCOMB_X42_Y17_N20 1 " "Info: 284: + IC(0.000 ns) + CELL(0.458 ns) = 117.192 ns; Loc. = LCCOMB_X42_Y17_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add171~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add171~51 myArkanoidVHDL:inst|Add171~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.455 ns) 118.972 ns myArkanoidVHDL:inst\|process_0~4660 285 COMB LCCOMB_X49_Y17_N0 1 " "Info: 285: + IC(1.325 ns) + CELL(0.455 ns) = 118.972 ns; Loc. = LCCOMB_X49_Y17_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4660'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { myArkanoidVHDL:inst|Add171~52 myArkanoidVHDL:inst|process_0~4660 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.178 ns) 119.466 ns myArkanoidVHDL:inst\|process_0~4663 286 COMB LCCOMB_X49_Y17_N22 2 " "Info: 286: + IC(0.316 ns) + CELL(0.178 ns) = 119.466 ns; Loc. = LCCOMB_X49_Y17_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4663'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { myArkanoidVHDL:inst|process_0~4660 myArkanoidVHDL:inst|process_0~4663 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.178 ns) 121.105 ns myArkanoidVHDL:inst\|process_0~4715 287 COMB LCCOMB_X40_Y19_N14 2 " "Info: 287: + IC(1.461 ns) + CELL(0.178 ns) = 121.105 ns; Loc. = LCCOMB_X40_Y19_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4715'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { myArkanoidVHDL:inst|process_0~4663 myArkanoidVHDL:inst|process_0~4715 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.319 ns) 121.733 ns myArkanoidVHDL:inst\|process_0~4716 288 COMB LCCOMB_X40_Y19_N4 1 " "Info: 288: + IC(0.309 ns) + CELL(0.319 ns) = 121.733 ns; Loc. = LCCOMB_X40_Y19_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4716'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { myArkanoidVHDL:inst|process_0~4715 myArkanoidVHDL:inst|process_0~4716 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 122.363 ns myArkanoidVHDL:inst\|process_0~4718 289 COMB LCCOMB_X40_Y19_N28 1 " "Info: 289: + IC(0.308 ns) + CELL(0.322 ns) = 122.363 ns; Loc. = LCCOMB_X40_Y19_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4718'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { myArkanoidVHDL:inst|process_0~4716 myArkanoidVHDL:inst|process_0~4718 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.512 ns) 123.427 ns myArkanoidVHDL:inst\|process_0~4719 290 COMB LCCOMB_X40_Y19_N2 2 " "Info: 290: + IC(0.552 ns) + CELL(0.512 ns) = 123.427 ns; Loc. = LCCOMB_X40_Y19_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4719'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { myArkanoidVHDL:inst|process_0~4718 myArkanoidVHDL:inst|process_0~4719 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.177 ns) 123.907 ns myArkanoidVHDL:inst\|process_0~4720 291 COMB LCCOMB_X40_Y19_N12 66 " "Info: 291: + IC(0.303 ns) + CELL(0.177 ns) = 123.907 ns; Loc. = LCCOMB_X40_Y19_N12; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~4720'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4719 myArkanoidVHDL:inst|process_0~4720 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.517 ns) 126.315 ns myArkanoidVHDL:inst\|Add175~1 292 COMB LCCOMB_X19_Y22_N0 2 " "Info: 292: + IC(1.891 ns) + CELL(0.517 ns) = 126.315 ns; Loc. = LCCOMB_X19_Y22_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { myArkanoidVHDL:inst|process_0~4720 myArkanoidVHDL:inst|Add175~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 126.395 ns myArkanoidVHDL:inst\|Add175~3 293 COMB LCCOMB_X19_Y22_N2 2 " "Info: 293: + IC(0.000 ns) + CELL(0.080 ns) = 126.395 ns; Loc. = LCCOMB_X19_Y22_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 126.475 ns myArkanoidVHDL:inst\|Add175~5 294 COMB LCCOMB_X19_Y22_N4 2 " "Info: 294: + IC(0.000 ns) + CELL(0.080 ns) = 126.475 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 126.555 ns myArkanoidVHDL:inst\|Add175~7 295 COMB LCCOMB_X19_Y22_N6 2 " "Info: 295: + IC(0.000 ns) + CELL(0.080 ns) = 126.555 ns; Loc. = LCCOMB_X19_Y22_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 126.635 ns myArkanoidVHDL:inst\|Add175~9 296 COMB LCCOMB_X19_Y22_N8 2 " "Info: 296: + IC(0.000 ns) + CELL(0.080 ns) = 126.635 ns; Loc. = LCCOMB_X19_Y22_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 127.093 ns myArkanoidVHDL:inst\|Add175~10 297 COMB LCCOMB_X19_Y22_N10 13 " "Info: 297: + IC(0.000 ns) + CELL(0.458 ns) = 127.093 ns; Loc. = LCCOMB_X19_Y22_N10; Fanout = 13; COMB Node = 'myArkanoidVHDL:inst\|Add175~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.517 ns) 128.186 ns myArkanoidVHDL:inst\|Add179~11 298 COMB LCCOMB_X20_Y22_N10 2 " "Info: 298: + IC(0.576 ns) + CELL(0.517 ns) = 128.186 ns; Loc. = LCCOMB_X20_Y22_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { myArkanoidVHDL:inst|Add175~10 myArkanoidVHDL:inst|Add179~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 128.266 ns myArkanoidVHDL:inst\|Add179~13 299 COMB LCCOMB_X20_Y22_N12 2 " "Info: 299: + IC(0.000 ns) + CELL(0.080 ns) = 128.266 ns; Loc. = LCCOMB_X20_Y22_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~11 myArkanoidVHDL:inst|Add179~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 128.440 ns myArkanoidVHDL:inst\|Add179~15 300 COMB LCCOMB_X20_Y22_N14 2 " "Info: 300: + IC(0.000 ns) + CELL(0.174 ns) = 128.440 ns; Loc. = LCCOMB_X20_Y22_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add179~13 myArkanoidVHDL:inst|Add179~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 128.520 ns myArkanoidVHDL:inst\|Add179~17 301 COMB LCCOMB_X20_Y22_N16 2 " "Info: 301: + IC(0.000 ns) + CELL(0.080 ns) = 128.520 ns; Loc. = LCCOMB_X20_Y22_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~15 myArkanoidVHDL:inst|Add179~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 128.600 ns myArkanoidVHDL:inst\|Add179~19 302 COMB LCCOMB_X20_Y22_N18 2 " "Info: 302: + IC(0.000 ns) + CELL(0.080 ns) = 128.600 ns; Loc. = LCCOMB_X20_Y22_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~17 myArkanoidVHDL:inst|Add179~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 128.680 ns myArkanoidVHDL:inst\|Add179~21 303 COMB LCCOMB_X20_Y22_N20 2 " "Info: 303: + IC(0.000 ns) + CELL(0.080 ns) = 128.680 ns; Loc. = LCCOMB_X20_Y22_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~19 myArkanoidVHDL:inst|Add179~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 128.760 ns myArkanoidVHDL:inst\|Add179~23 304 COMB LCCOMB_X20_Y22_N22 2 " "Info: 304: + IC(0.000 ns) + CELL(0.080 ns) = 128.760 ns; Loc. = LCCOMB_X20_Y22_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~21 myArkanoidVHDL:inst|Add179~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 128.840 ns myArkanoidVHDL:inst\|Add179~25 305 COMB LCCOMB_X20_Y22_N24 2 " "Info: 305: + IC(0.000 ns) + CELL(0.080 ns) = 128.840 ns; Loc. = LCCOMB_X20_Y22_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~23 myArkanoidVHDL:inst|Add179~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 128.920 ns myArkanoidVHDL:inst\|Add179~27 306 COMB LCCOMB_X20_Y22_N26 2 " "Info: 306: + IC(0.000 ns) + CELL(0.080 ns) = 128.920 ns; Loc. = LCCOMB_X20_Y22_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~25 myArkanoidVHDL:inst|Add179~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.000 ns myArkanoidVHDL:inst\|Add179~29 307 COMB LCCOMB_X20_Y22_N28 2 " "Info: 307: + IC(0.000 ns) + CELL(0.080 ns) = 129.000 ns; Loc. = LCCOMB_X20_Y22_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~27 myArkanoidVHDL:inst|Add179~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 129.161 ns myArkanoidVHDL:inst\|Add179~31 308 COMB LCCOMB_X20_Y22_N30 2 " "Info: 308: + IC(0.000 ns) + CELL(0.161 ns) = 129.161 ns; Loc. = LCCOMB_X20_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add179~29 myArkanoidVHDL:inst|Add179~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.241 ns myArkanoidVHDL:inst\|Add179~33 309 COMB LCCOMB_X20_Y21_N0 2 " "Info: 309: + IC(0.000 ns) + CELL(0.080 ns) = 129.241 ns; Loc. = LCCOMB_X20_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~31 myArkanoidVHDL:inst|Add179~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.321 ns myArkanoidVHDL:inst\|Add179~35 310 COMB LCCOMB_X20_Y21_N2 2 " "Info: 310: + IC(0.000 ns) + CELL(0.080 ns) = 129.321 ns; Loc. = LCCOMB_X20_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~33 myArkanoidVHDL:inst|Add179~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.401 ns myArkanoidVHDL:inst\|Add179~37 311 COMB LCCOMB_X20_Y21_N4 2 " "Info: 311: + IC(0.000 ns) + CELL(0.080 ns) = 129.401 ns; Loc. = LCCOMB_X20_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~35 myArkanoidVHDL:inst|Add179~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.481 ns myArkanoidVHDL:inst\|Add179~39 312 COMB LCCOMB_X20_Y21_N6 2 " "Info: 312: + IC(0.000 ns) + CELL(0.080 ns) = 129.481 ns; Loc. = LCCOMB_X20_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~37 myArkanoidVHDL:inst|Add179~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.561 ns myArkanoidVHDL:inst\|Add179~41 313 COMB LCCOMB_X20_Y21_N8 2 " "Info: 313: + IC(0.000 ns) + CELL(0.080 ns) = 129.561 ns; Loc. = LCCOMB_X20_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~39 myArkanoidVHDL:inst|Add179~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.641 ns myArkanoidVHDL:inst\|Add179~43 314 COMB LCCOMB_X20_Y21_N10 2 " "Info: 314: + IC(0.000 ns) + CELL(0.080 ns) = 129.641 ns; Loc. = LCCOMB_X20_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~41 myArkanoidVHDL:inst|Add179~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.721 ns myArkanoidVHDL:inst\|Add179~45 315 COMB LCCOMB_X20_Y21_N12 2 " "Info: 315: + IC(0.000 ns) + CELL(0.080 ns) = 129.721 ns; Loc. = LCCOMB_X20_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~43 myArkanoidVHDL:inst|Add179~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 129.895 ns myArkanoidVHDL:inst\|Add179~47 316 COMB LCCOMB_X20_Y21_N14 2 " "Info: 316: + IC(0.000 ns) + CELL(0.174 ns) = 129.895 ns; Loc. = LCCOMB_X20_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add179~45 myArkanoidVHDL:inst|Add179~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.975 ns myArkanoidVHDL:inst\|Add179~49 317 COMB LCCOMB_X20_Y21_N16 2 " "Info: 317: + IC(0.000 ns) + CELL(0.080 ns) = 129.975 ns; Loc. = LCCOMB_X20_Y21_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~47 myArkanoidVHDL:inst|Add179~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 130.055 ns myArkanoidVHDL:inst\|Add179~51 318 COMB LCCOMB_X20_Y21_N18 2 " "Info: 318: + IC(0.000 ns) + CELL(0.080 ns) = 130.055 ns; Loc. = LCCOMB_X20_Y21_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~49 myArkanoidVHDL:inst|Add179~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 130.135 ns myArkanoidVHDL:inst\|Add179~53 319 COMB LCCOMB_X20_Y21_N20 2 " "Info: 319: + IC(0.000 ns) + CELL(0.080 ns) = 130.135 ns; Loc. = LCCOMB_X20_Y21_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~51 myArkanoidVHDL:inst|Add179~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 130.215 ns myArkanoidVHDL:inst\|Add179~55 320 COMB LCCOMB_X20_Y21_N22 2 " "Info: 320: + IC(0.000 ns) + CELL(0.080 ns) = 130.215 ns; Loc. = LCCOMB_X20_Y21_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~53 myArkanoidVHDL:inst|Add179~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 130.295 ns myArkanoidVHDL:inst\|Add179~57 321 COMB LCCOMB_X20_Y21_N24 2 " "Info: 321: + IC(0.000 ns) + CELL(0.080 ns) = 130.295 ns; Loc. = LCCOMB_X20_Y21_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~55 myArkanoidVHDL:inst|Add179~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 130.375 ns myArkanoidVHDL:inst\|Add179~59 322 COMB LCCOMB_X20_Y21_N26 2 " "Info: 322: + IC(0.000 ns) + CELL(0.080 ns) = 130.375 ns; Loc. = LCCOMB_X20_Y21_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~57 myArkanoidVHDL:inst|Add179~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 130.833 ns myArkanoidVHDL:inst\|Add179~60 323 COMB LCCOMB_X20_Y21_N28 1 " "Info: 323: + IC(0.000 ns) + CELL(0.458 ns) = 130.833 ns; Loc. = LCCOMB_X20_Y21_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add179~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add179~59 myArkanoidVHDL:inst|Add179~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.521 ns) 131.888 ns myArkanoidVHDL:inst\|process_0~4763 324 COMB LCCOMB_X21_Y21_N4 1 " "Info: 324: + IC(0.534 ns) + CELL(0.521 ns) = 131.888 ns; Loc. = LCCOMB_X21_Y21_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4763'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { myArkanoidVHDL:inst|Add179~60 myArkanoidVHDL:inst|process_0~4763 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.278 ns) 132.465 ns myArkanoidVHDL:inst\|process_0~4764 325 COMB LCCOMB_X21_Y21_N26 1 " "Info: 325: + IC(0.299 ns) + CELL(0.278 ns) = 132.465 ns; Loc. = LCCOMB_X21_Y21_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4764'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { myArkanoidVHDL:inst|process_0~4763 myArkanoidVHDL:inst|process_0~4764 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.178 ns) 133.835 ns myArkanoidVHDL:inst\|process_0~4771 326 COMB LCCOMB_X19_Y24_N14 1 " "Info: 326: + IC(1.192 ns) + CELL(0.178 ns) = 133.835 ns; Loc. = LCCOMB_X19_Y24_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4771'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { myArkanoidVHDL:inst|process_0~4764 myArkanoidVHDL:inst|process_0~4771 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.319 ns) 134.453 ns myArkanoidVHDL:inst\|process_0~4791 327 COMB LCCOMB_X19_Y24_N16 1 " "Info: 327: + IC(0.299 ns) + CELL(0.319 ns) = 134.453 ns; Loc. = LCCOMB_X19_Y24_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4791'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { myArkanoidVHDL:inst|process_0~4771 myArkanoidVHDL:inst|process_0~4791 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.319 ns) 135.074 ns myArkanoidVHDL:inst\|process_0~4792 328 COMB LCCOMB_X19_Y24_N26 1 " "Info: 328: + IC(0.302 ns) + CELL(0.319 ns) = 135.074 ns; Loc. = LCCOMB_X19_Y24_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4792'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { myArkanoidVHDL:inst|process_0~4791 myArkanoidVHDL:inst|process_0~4792 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 135.547 ns myArkanoidVHDL:inst\|process_0~4793 329 COMB LCCOMB_X19_Y24_N4 1 " "Info: 329: + IC(0.295 ns) + CELL(0.178 ns) = 135.547 ns; Loc. = LCCOMB_X19_Y24_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4793'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.322 ns) 136.168 ns myArkanoidVHDL:inst\|process_0~4795 330 COMB LCCOMB_X19_Y24_N22 4 " "Info: 330: + IC(0.299 ns) + CELL(0.322 ns) = 136.168 ns; Loc. = LCCOMB_X19_Y24_N22; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~4795'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|process_0~4795 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.177 ns) 136.644 ns myArkanoidVHDL:inst\|process_0~4796 331 COMB LCCOMB_X19_Y24_N8 64 " "Info: 331: + IC(0.299 ns) + CELL(0.177 ns) = 136.644 ns; Loc. = LCCOMB_X19_Y24_N8; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4796'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { myArkanoidVHDL:inst|process_0~4795 myArkanoidVHDL:inst|process_0~4796 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.495 ns) 138.360 ns myArkanoidVHDL:inst\|Add181~1 332 COMB LCCOMB_X16_Y22_N0 2 " "Info: 332: + IC(1.221 ns) + CELL(0.495 ns) = 138.360 ns; Loc. = LCCOMB_X16_Y22_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { myArkanoidVHDL:inst|process_0~4796 myArkanoidVHDL:inst|Add181~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 138.440 ns myArkanoidVHDL:inst\|Add181~3 333 COMB LCCOMB_X16_Y22_N2 2 " "Info: 333: + IC(0.000 ns) + CELL(0.080 ns) = 138.440 ns; Loc. = LCCOMB_X16_Y22_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 138.520 ns myArkanoidVHDL:inst\|Add181~5 334 COMB LCCOMB_X16_Y22_N4 2 " "Info: 334: + IC(0.000 ns) + CELL(0.080 ns) = 138.520 ns; Loc. = LCCOMB_X16_Y22_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 138.600 ns myArkanoidVHDL:inst\|Add181~7 335 COMB LCCOMB_X16_Y22_N6 2 " "Info: 335: + IC(0.000 ns) + CELL(0.080 ns) = 138.600 ns; Loc. = LCCOMB_X16_Y22_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 138.680 ns myArkanoidVHDL:inst\|Add181~9 336 COMB LCCOMB_X16_Y22_N8 2 " "Info: 336: + IC(0.000 ns) + CELL(0.080 ns) = 138.680 ns; Loc. = LCCOMB_X16_Y22_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 138.760 ns myArkanoidVHDL:inst\|Add181~11 337 COMB LCCOMB_X16_Y22_N10 2 " "Info: 337: + IC(0.000 ns) + CELL(0.080 ns) = 138.760 ns; Loc. = LCCOMB_X16_Y22_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 138.840 ns myArkanoidVHDL:inst\|Add181~13 338 COMB LCCOMB_X16_Y22_N12 2 " "Info: 338: + IC(0.000 ns) + CELL(0.080 ns) = 138.840 ns; Loc. = LCCOMB_X16_Y22_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 139.014 ns myArkanoidVHDL:inst\|Add181~15 339 COMB LCCOMB_X16_Y22_N14 2 " "Info: 339: + IC(0.000 ns) + CELL(0.174 ns) = 139.014 ns; Loc. = LCCOMB_X16_Y22_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.094 ns myArkanoidVHDL:inst\|Add181~17 340 COMB LCCOMB_X16_Y22_N16 2 " "Info: 340: + IC(0.000 ns) + CELL(0.080 ns) = 139.094 ns; Loc. = LCCOMB_X16_Y22_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.174 ns myArkanoidVHDL:inst\|Add181~19 341 COMB LCCOMB_X16_Y22_N18 2 " "Info: 341: + IC(0.000 ns) + CELL(0.080 ns) = 139.174 ns; Loc. = LCCOMB_X16_Y22_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.254 ns myArkanoidVHDL:inst\|Add181~21 342 COMB LCCOMB_X16_Y22_N20 2 " "Info: 342: + IC(0.000 ns) + CELL(0.080 ns) = 139.254 ns; Loc. = LCCOMB_X16_Y22_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.334 ns myArkanoidVHDL:inst\|Add181~23 343 COMB LCCOMB_X16_Y22_N22 2 " "Info: 343: + IC(0.000 ns) + CELL(0.080 ns) = 139.334 ns; Loc. = LCCOMB_X16_Y22_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.414 ns myArkanoidVHDL:inst\|Add181~25 344 COMB LCCOMB_X16_Y22_N24 2 " "Info: 344: + IC(0.000 ns) + CELL(0.080 ns) = 139.414 ns; Loc. = LCCOMB_X16_Y22_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.494 ns myArkanoidVHDL:inst\|Add181~27 345 COMB LCCOMB_X16_Y22_N26 2 " "Info: 345: + IC(0.000 ns) + CELL(0.080 ns) = 139.494 ns; Loc. = LCCOMB_X16_Y22_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 139.574 ns myArkanoidVHDL:inst\|Add181~29 346 COMB LCCOMB_X16_Y22_N28 2 " "Info: 346: + IC(0.000 ns) + CELL(0.080 ns) = 139.574 ns; Loc. = LCCOMB_X16_Y22_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 139.735 ns myArkanoidVHDL:inst\|Add181~31 347 COMB LCCOMB_X16_Y22_N30 2 " "Info: 347: + IC(0.000 ns) + CELL(0.161 ns) = 139.735 ns; Loc. = LCCOMB_X16_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 140.193 ns myArkanoidVHDL:inst\|Add181~32 348 COMB LCCOMB_X16_Y21_N0 11 " "Info: 348: + IC(0.000 ns) + CELL(0.458 ns) = 140.193 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add181~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.609 ns) 141.635 ns myArkanoidVHDL:inst\|Add184~29 349 COMB LCCOMB_X15_Y22_N30 2 " "Info: 349: + IC(0.833 ns) + CELL(0.609 ns) = 141.635 ns; Loc. = LCCOMB_X15_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add184~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add184~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.715 ns myArkanoidVHDL:inst\|Add184~31 350 COMB LCCOMB_X15_Y21_N0 2 " "Info: 350: + IC(0.000 ns) + CELL(0.080 ns) = 141.715 ns; Loc. = LCCOMB_X15_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add184~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add184~29 myArkanoidVHDL:inst|Add184~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.795 ns myArkanoidVHDL:inst\|Add184~33 351 COMB LCCOMB_X15_Y21_N2 2 " "Info: 351: + IC(0.000 ns) + CELL(0.080 ns) = 141.795 ns; Loc. = LCCOMB_X15_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add184~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add184~31 myArkanoidVHDL:inst|Add184~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 142.253 ns myArkanoidVHDL:inst\|Add184~34 352 COMB LCCOMB_X15_Y21_N4 1 " "Info: 352: + IC(0.000 ns) + CELL(0.458 ns) = 142.253 ns; Loc. = LCCOMB_X15_Y21_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add184~34'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add184~33 myArkanoidVHDL:inst|Add184~34 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(0.455 ns) 145.321 ns myArkanoidVHDL:inst\|LessThan517~8 353 COMB LCCOMB_X42_Y23_N18 1 " "Info: 353: + IC(2.613 ns) + CELL(0.455 ns) = 145.321 ns; Loc. = LCCOMB_X42_Y23_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan517~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { myArkanoidVHDL:inst|Add184~34 myArkanoidVHDL:inst|LessThan517~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.491 ns) 146.104 ns myArkanoidVHDL:inst\|LessThan517~9 354 COMB LCCOMB_X42_Y23_N4 1 " "Info: 354: + IC(0.292 ns) + CELL(0.491 ns) = 146.104 ns; Loc. = LCCOMB_X42_Y23_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan517~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { myArkanoidVHDL:inst|LessThan517~8 myArkanoidVHDL:inst|LessThan517~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.319 ns) 148.476 ns myArkanoidVHDL:inst\|process_0~4803 355 COMB LCCOMB_X13_Y21_N22 2 " "Info: 355: + IC(2.053 ns) + CELL(0.319 ns) = 148.476 ns; Loc. = LCCOMB_X13_Y21_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4803'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { myArkanoidVHDL:inst|LessThan517~9 myArkanoidVHDL:inst|process_0~4803 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 148.956 ns myArkanoidVHDL:inst\|process_0~4838 356 COMB LCCOMB_X13_Y21_N28 1 " "Info: 356: + IC(0.302 ns) + CELL(0.178 ns) = 148.956 ns; Loc. = LCCOMB_X13_Y21_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4838'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4803 myArkanoidVHDL:inst|process_0~4838 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.491 ns) 149.755 ns myArkanoidVHDL:inst\|process_0~4857 357 COMB LCCOMB_X13_Y21_N14 3 " "Info: 357: + IC(0.308 ns) + CELL(0.491 ns) = 149.755 ns; Loc. = LCCOMB_X13_Y21_N14; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~4857'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { myArkanoidVHDL:inst|process_0~4838 myArkanoidVHDL:inst|process_0~4857 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.177 ns) 151.439 ns myArkanoidVHDL:inst\|process_0~4858 358 COMB LCCOMB_X19_Y20_N30 64 " "Info: 358: + IC(1.507 ns) + CELL(0.177 ns) = 151.439 ns; Loc. = LCCOMB_X19_Y20_N30; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4858'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { myArkanoidVHDL:inst|process_0~4857 myArkanoidVHDL:inst|process_0~4858 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.517 ns) 152.544 ns myArkanoidVHDL:inst\|Add187~1 359 COMB LCCOMB_X20_Y20_N0 2 " "Info: 359: + IC(0.588 ns) + CELL(0.517 ns) = 152.544 ns; Loc. = LCCOMB_X20_Y20_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { myArkanoidVHDL:inst|process_0~4858 myArkanoidVHDL:inst|Add187~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 152.624 ns myArkanoidVHDL:inst\|Add187~3 360 COMB LCCOMB_X20_Y20_N2 2 " "Info: 360: + IC(0.000 ns) + CELL(0.080 ns) = 152.624 ns; Loc. = LCCOMB_X20_Y20_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 152.704 ns myArkanoidVHDL:inst\|Add187~5 361 COMB LCCOMB_X20_Y20_N4 2 " "Info: 361: + IC(0.000 ns) + CELL(0.080 ns) = 152.704 ns; Loc. = LCCOMB_X20_Y20_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 153.162 ns myArkanoidVHDL:inst\|Add187~6 362 COMB LCCOMB_X20_Y20_N6 5 " "Info: 362: + IC(0.000 ns) + CELL(0.458 ns) = 153.162 ns; Loc. = LCCOMB_X20_Y20_N6; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|Add187~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~6 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(0.545 ns) 155.490 ns myArkanoidVHDL:inst\|process_0~3752 363 COMB LCCOMB_X45_Y24_N14 1 " "Info: 363: + IC(1.783 ns) + CELL(0.545 ns) = 155.490 ns; Loc. = LCCOMB_X45_Y24_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3752'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { myArkanoidVHDL:inst|Add187~6 myArkanoidVHDL:inst|process_0~3752 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 156.110 ns myArkanoidVHDL:inst\|process_0~3750 364 COMB LCCOMB_X45_Y24_N24 1 " "Info: 364: + IC(0.298 ns) + CELL(0.322 ns) = 156.110 ns; Loc. = LCCOMB_X45_Y24_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3750'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { myArkanoidVHDL:inst|process_0~3752 myArkanoidVHDL:inst|process_0~3750 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 156.733 ns myArkanoidVHDL:inst\|process_0~6418 365 COMB LCCOMB_X45_Y24_N26 1 " "Info: 365: + IC(0.301 ns) + CELL(0.322 ns) = 156.733 ns; Loc. = LCCOMB_X45_Y24_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6418'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { myArkanoidVHDL:inst|process_0~3750 myArkanoidVHDL:inst|process_0~6418 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(0.178 ns) 159.231 ns myArkanoidVHDL:inst\|process_0~5408 366 COMB LCCOMB_X23_Y22_N12 1 " "Info: 366: + IC(2.320 ns) + CELL(0.178 ns) = 159.231 ns; Loc. = LCCOMB_X23_Y22_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5408'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { myArkanoidVHDL:inst|process_0~6418 myArkanoidVHDL:inst|process_0~5408 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.178 ns) 160.580 ns myArkanoidVHDL:inst\|process_0~5416 367 COMB LCCOMB_X19_Y19_N12 2 " "Info: 367: + IC(1.171 ns) + CELL(0.178 ns) = 160.580 ns; Loc. = LCCOMB_X19_Y19_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~5416'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { myArkanoidVHDL:inst|process_0~5408 myArkanoidVHDL:inst|process_0~5416 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.178 ns) 162.180 ns myArkanoidVHDL:inst\|ballPositionV~1213 368 COMB LCCOMB_X26_Y19_N0 32 " "Info: 368: + IC(1.422 ns) + CELL(0.178 ns) = 162.180 ns; Loc. = LCCOMB_X26_Y19_N0; Fanout = 32; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1213'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { myArkanoidVHDL:inst|process_0~5416 myArkanoidVHDL:inst|ballPositionV~1213 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.516 ns) 163.680 ns myArkanoidVHDL:inst\|ballPositionV~1241 369 COMB LCCOMB_X27_Y17_N28 1 " "Info: 369: + IC(0.984 ns) + CELL(0.516 ns) = 163.680 ns; Loc. = LCCOMB_X27_Y17_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1241'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { myArkanoidVHDL:inst|ballPositionV~1213 myArkanoidVHDL:inst|ballPositionV~1241 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 164.153 ns myArkanoidVHDL:inst\|ballPositionV~971 370 COMB LCCOMB_X27_Y17_N10 4 " "Info: 370: + IC(0.295 ns) + CELL(0.178 ns) = 164.153 ns; Loc. = LCCOMB_X27_Y17_N10; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~971'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { myArkanoidVHDL:inst|ballPositionV~1241 myArkanoidVHDL:inst|ballPositionV~971 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.450 ns) 165.504 ns myArkanoidVHDL:inst\|process_0~5429 371 COMB LCCOMB_X26_Y19_N18 1 " "Info: 371: + IC(0.901 ns) + CELL(0.450 ns) = 165.504 ns; Loc. = LCCOMB_X26_Y19_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5429'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { myArkanoidVHDL:inst|ballPositionV~971 myArkanoidVHDL:inst|process_0~5429 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.544 ns) 166.615 ns myArkanoidVHDL:inst\|process_0~5430 372 COMB LCCOMB_X26_Y19_N28 1 " "Info: 372: + IC(0.567 ns) + CELL(0.544 ns) = 166.615 ns; Loc. = LCCOMB_X26_Y19_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5430'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { myArkanoidVHDL:inst|process_0~5429 myArkanoidVHDL:inst|process_0~5430 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 167.082 ns myArkanoidVHDL:inst\|process_0~5431 373 COMB LCCOMB_X26_Y19_N30 2 " "Info: 373: + IC(0.289 ns) + CELL(0.178 ns) = 167.082 ns; Loc. = LCCOMB_X26_Y19_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~5431'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { myArkanoidVHDL:inst|process_0~5430 myArkanoidVHDL:inst|process_0~5431 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.178 ns) 168.178 ns myArkanoidVHDL:inst\|process_0~5476 374 COMB LCCOMB_X27_Y20_N6 5 " "Info: 374: + IC(0.918 ns) + CELL(0.178 ns) = 168.178 ns; Loc. = LCCOMB_X27_Y20_N6; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~5476'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { myArkanoidVHDL:inst|process_0~5431 myArkanoidVHDL:inst|process_0~5476 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.177 ns) 168.681 ns myArkanoidVHDL:inst\|process_0~1396 375 COMB LCCOMB_X27_Y20_N16 96 " "Info: 375: + IC(0.326 ns) + CELL(0.177 ns) = 168.681 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 96; COMB Node = 'myArkanoidVHDL:inst\|process_0~1396'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { myArkanoidVHDL:inst|process_0~5476 myArkanoidVHDL:inst|process_0~1396 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.236 ns) + CELL(0.495 ns) 171.412 ns myArkanoidVHDL:inst\|Add227~1 376 COMB LCCOMB_X47_Y12_N0 2 " "Info: 376: + IC(2.236 ns) + CELL(0.495 ns) = 171.412 ns; Loc. = LCCOMB_X47_Y12_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { myArkanoidVHDL:inst|process_0~1396 myArkanoidVHDL:inst|Add227~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 171.492 ns myArkanoidVHDL:inst\|Add227~3 377 COMB LCCOMB_X47_Y12_N2 2 " "Info: 377: + IC(0.000 ns) + CELL(0.080 ns) = 171.492 ns; Loc. = LCCOMB_X47_Y12_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~1 myArkanoidVHDL:inst|Add227~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 171.572 ns myArkanoidVHDL:inst\|Add227~5 378 COMB LCCOMB_X47_Y12_N4 2 " "Info: 378: + IC(0.000 ns) + CELL(0.080 ns) = 171.572 ns; Loc. = LCCOMB_X47_Y12_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~3 myArkanoidVHDL:inst|Add227~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 171.652 ns myArkanoidVHDL:inst\|Add227~7 379 COMB LCCOMB_X47_Y12_N6 2 " "Info: 379: + IC(0.000 ns) + CELL(0.080 ns) = 171.652 ns; Loc. = LCCOMB_X47_Y12_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~5 myArkanoidVHDL:inst|Add227~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 171.732 ns myArkanoidVHDL:inst\|Add227~9 380 COMB LCCOMB_X47_Y12_N8 2 " "Info: 380: + IC(0.000 ns) + CELL(0.080 ns) = 171.732 ns; Loc. = LCCOMB_X47_Y12_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~7 myArkanoidVHDL:inst|Add227~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 171.812 ns myArkanoidVHDL:inst\|Add227~11 381 COMB LCCOMB_X47_Y12_N10 2 " "Info: 381: + IC(0.000 ns) + CELL(0.080 ns) = 171.812 ns; Loc. = LCCOMB_X47_Y12_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~9 myArkanoidVHDL:inst|Add227~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 171.892 ns myArkanoidVHDL:inst\|Add227~13 382 COMB LCCOMB_X47_Y12_N12 2 " "Info: 382: + IC(0.000 ns) + CELL(0.080 ns) = 171.892 ns; Loc. = LCCOMB_X47_Y12_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~11 myArkanoidVHDL:inst|Add227~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 172.066 ns myArkanoidVHDL:inst\|Add227~15 383 COMB LCCOMB_X47_Y12_N14 2 " "Info: 383: + IC(0.000 ns) + CELL(0.174 ns) = 172.066 ns; Loc. = LCCOMB_X47_Y12_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add227~13 myArkanoidVHDL:inst|Add227~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 172.146 ns myArkanoidVHDL:inst\|Add227~17 384 COMB LCCOMB_X47_Y12_N16 2 " "Info: 384: + IC(0.000 ns) + CELL(0.080 ns) = 172.146 ns; Loc. = LCCOMB_X47_Y12_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~15 myArkanoidVHDL:inst|Add227~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 172.226 ns myArkanoidVHDL:inst\|Add227~19 385 COMB LCCOMB_X47_Y12_N18 2 " "Info: 385: + IC(0.000 ns) + CELL(0.080 ns) = 172.226 ns; Loc. = LCCOMB_X47_Y12_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~17 myArkanoidVHDL:inst|Add227~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 172.306 ns myArkanoidVHDL:inst\|Add227~21 386 COMB LCCOMB_X47_Y12_N20 2 " "Info: 386: + IC(0.000 ns) + CELL(0.080 ns) = 172.306 ns; Loc. = LCCOMB_X47_Y12_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~19 myArkanoidVHDL:inst|Add227~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 172.386 ns myArkanoidVHDL:inst\|Add227~23 387 COMB LCCOMB_X47_Y12_N22 2 " "Info: 387: + IC(0.000 ns) + CELL(0.080 ns) = 172.386 ns; Loc. = LCCOMB_X47_Y12_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~21 myArkanoidVHDL:inst|Add227~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 172.466 ns myArkanoidVHDL:inst\|Add227~25 388 COMB LCCOMB_X47_Y12_N24 2 " "Info: 388: + IC(0.000 ns) + CELL(0.080 ns) = 172.466 ns; Loc. = LCCOMB_X47_Y12_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~23 myArkanoidVHDL:inst|Add227~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 172.546 ns myArkanoidVHDL:inst\|Add227~27 389 COMB LCCOMB_X47_Y12_N26 2 " "Info: 389: + IC(0.000 ns) + CELL(0.080 ns) = 172.546 ns; Loc. = LCCOMB_X47_Y12_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~25 myArkanoidVHDL:inst|Add227~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 172.626 ns myArkanoidVHDL:inst\|Add227~29 390 COMB LCCOMB_X47_Y12_N28 2 " "Info: 390: + IC(0.000 ns) + CELL(0.080 ns) = 172.626 ns; Loc. = LCCOMB_X47_Y12_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~27 myArkanoidVHDL:inst|Add227~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 172.787 ns myArkanoidVHDL:inst\|Add227~31 391 COMB LCCOMB_X47_Y12_N30 2 " "Info: 391: + IC(0.000 ns) + CELL(0.161 ns) = 172.787 ns; Loc. = LCCOMB_X47_Y12_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add227~29 myArkanoidVHDL:inst|Add227~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 173.245 ns myArkanoidVHDL:inst\|Add227~32 392 COMB LCCOMB_X47_Y11_N0 4 " "Info: 392: + IC(0.000 ns) + CELL(0.458 ns) = 173.245 ns; Loc. = LCCOMB_X47_Y11_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add227~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add227~31 myArkanoidVHDL:inst|Add227~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.595 ns) 174.708 ns myArkanoidVHDL:inst\|Add229~29 393 COMB LCCOMB_X48_Y12_N30 2 " "Info: 393: + IC(0.868 ns) + CELL(0.595 ns) = 174.708 ns; Loc. = LCCOMB_X48_Y12_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { myArkanoidVHDL:inst|Add227~32 myArkanoidVHDL:inst|Add229~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.788 ns myArkanoidVHDL:inst\|Add229~31 394 COMB LCCOMB_X48_Y11_N0 2 " "Info: 394: + IC(0.000 ns) + CELL(0.080 ns) = 174.788 ns; Loc. = LCCOMB_X48_Y11_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~29 myArkanoidVHDL:inst|Add229~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.868 ns myArkanoidVHDL:inst\|Add229~33 395 COMB LCCOMB_X48_Y11_N2 2 " "Info: 395: + IC(0.000 ns) + CELL(0.080 ns) = 174.868 ns; Loc. = LCCOMB_X48_Y11_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~31 myArkanoidVHDL:inst|Add229~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.948 ns myArkanoidVHDL:inst\|Add229~35 396 COMB LCCOMB_X48_Y11_N4 2 " "Info: 396: + IC(0.000 ns) + CELL(0.080 ns) = 174.948 ns; Loc. = LCCOMB_X48_Y11_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~33 myArkanoidVHDL:inst|Add229~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.028 ns myArkanoidVHDL:inst\|Add229~37 397 COMB LCCOMB_X48_Y11_N6 2 " "Info: 397: + IC(0.000 ns) + CELL(0.080 ns) = 175.028 ns; Loc. = LCCOMB_X48_Y11_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~35 myArkanoidVHDL:inst|Add229~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.108 ns myArkanoidVHDL:inst\|Add229~39 398 COMB LCCOMB_X48_Y11_N8 2 " "Info: 398: + IC(0.000 ns) + CELL(0.080 ns) = 175.108 ns; Loc. = LCCOMB_X48_Y11_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~37 myArkanoidVHDL:inst|Add229~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.188 ns myArkanoidVHDL:inst\|Add229~41 399 COMB LCCOMB_X48_Y11_N10 2 " "Info: 399: + IC(0.000 ns) + CELL(0.080 ns) = 175.188 ns; Loc. = LCCOMB_X48_Y11_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~39 myArkanoidVHDL:inst|Add229~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.268 ns myArkanoidVHDL:inst\|Add229~43 400 COMB LCCOMB_X48_Y11_N12 2 " "Info: 400: + IC(0.000 ns) + CELL(0.080 ns) = 175.268 ns; Loc. = LCCOMB_X48_Y11_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~41 myArkanoidVHDL:inst|Add229~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 175.442 ns myArkanoidVHDL:inst\|Add229~45 401 COMB LCCOMB_X48_Y11_N14 2 " "Info: 401: + IC(0.000 ns) + CELL(0.174 ns) = 175.442 ns; Loc. = LCCOMB_X48_Y11_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add229~43 myArkanoidVHDL:inst|Add229~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.522 ns myArkanoidVHDL:inst\|Add229~47 402 COMB LCCOMB_X48_Y11_N16 2 " "Info: 402: + IC(0.000 ns) + CELL(0.080 ns) = 175.522 ns; Loc. = LCCOMB_X48_Y11_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~45 myArkanoidVHDL:inst|Add229~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.602 ns myArkanoidVHDL:inst\|Add229~49 403 COMB LCCOMB_X48_Y11_N18 2 " "Info: 403: + IC(0.000 ns) + CELL(0.080 ns) = 175.602 ns; Loc. = LCCOMB_X48_Y11_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~47 myArkanoidVHDL:inst|Add229~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.682 ns myArkanoidVHDL:inst\|Add229~51 404 COMB LCCOMB_X48_Y11_N20 2 " "Info: 404: + IC(0.000 ns) + CELL(0.080 ns) = 175.682 ns; Loc. = LCCOMB_X48_Y11_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~49 myArkanoidVHDL:inst|Add229~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.762 ns myArkanoidVHDL:inst\|Add229~53 405 COMB LCCOMB_X48_Y11_N22 2 " "Info: 405: + IC(0.000 ns) + CELL(0.080 ns) = 175.762 ns; Loc. = LCCOMB_X48_Y11_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~51 myArkanoidVHDL:inst|Add229~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.842 ns myArkanoidVHDL:inst\|Add229~55 406 COMB LCCOMB_X48_Y11_N24 2 " "Info: 406: + IC(0.000 ns) + CELL(0.080 ns) = 175.842 ns; Loc. = LCCOMB_X48_Y11_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~53 myArkanoidVHDL:inst|Add229~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.922 ns myArkanoidVHDL:inst\|Add229~57 407 COMB LCCOMB_X48_Y11_N26 1 " "Info: 407: + IC(0.000 ns) + CELL(0.080 ns) = 175.922 ns; Loc. = LCCOMB_X48_Y11_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add229~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~55 myArkanoidVHDL:inst|Add229~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 176.380 ns myArkanoidVHDL:inst\|Add229~58 408 COMB LCCOMB_X48_Y11_N28 1 " "Info: 408: + IC(0.000 ns) + CELL(0.458 ns) = 176.380 ns; Loc. = LCCOMB_X48_Y11_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add229~58'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add229~57 myArkanoidVHDL:inst|Add229~58 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.178 ns) 177.674 ns myArkanoidVHDL:inst\|Equal78~2 409 COMB LCCOMB_X49_Y12_N6 1 " "Info: 409: + IC(1.116 ns) + CELL(0.178 ns) = 177.674 ns; Loc. = LCCOMB_X49_Y12_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal78~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { myArkanoidVHDL:inst|Add229~58 myArkanoidVHDL:inst|Equal78~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 178.148 ns myArkanoidVHDL:inst\|Equal78~5 410 COMB LCCOMB_X49_Y12_N24 2 " "Info: 410: + IC(0.296 ns) + CELL(0.178 ns) = 178.148 ns; Loc. = LCCOMB_X49_Y12_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal78~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|Equal78~2 myArkanoidVHDL:inst|Equal78~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.322 ns) 178.779 ns myArkanoidVHDL:inst\|process_0~1399 411 COMB LCCOMB_X49_Y12_N28 66 " "Info: 411: + IC(0.309 ns) + CELL(0.322 ns) = 178.779 ns; Loc. = LCCOMB_X49_Y12_N28; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~1399'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { myArkanoidVHDL:inst|Equal78~5 myArkanoidVHDL:inst|process_0~1399 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.517 ns) 180.280 ns myArkanoidVHDL:inst\|Add230~1 412 COMB LCCOMB_X48_Y9_N0 2 " "Info: 412: + IC(0.984 ns) + CELL(0.517 ns) = 180.280 ns; Loc. = LCCOMB_X48_Y9_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { myArkanoidVHDL:inst|process_0~1399 myArkanoidVHDL:inst|Add230~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 180.360 ns myArkanoidVHDL:inst\|Add230~3 413 COMB LCCOMB_X48_Y9_N2 2 " "Info: 413: + IC(0.000 ns) + CELL(0.080 ns) = 180.360 ns; Loc. = LCCOMB_X48_Y9_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~1 myArkanoidVHDL:inst|Add230~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 180.440 ns myArkanoidVHDL:inst\|Add230~5 414 COMB LCCOMB_X48_Y9_N4 2 " "Info: 414: + IC(0.000 ns) + CELL(0.080 ns) = 180.440 ns; Loc. = LCCOMB_X48_Y9_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~3 myArkanoidVHDL:inst|Add230~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 180.520 ns myArkanoidVHDL:inst\|Add230~7 415 COMB LCCOMB_X48_Y9_N6 2 " "Info: 415: + IC(0.000 ns) + CELL(0.080 ns) = 180.520 ns; Loc. = LCCOMB_X48_Y9_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~5 myArkanoidVHDL:inst|Add230~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 180.600 ns myArkanoidVHDL:inst\|Add230~9 416 COMB LCCOMB_X48_Y9_N8 2 " "Info: 416: + IC(0.000 ns) + CELL(0.080 ns) = 180.600 ns; Loc. = LCCOMB_X48_Y9_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~7 myArkanoidVHDL:inst|Add230~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 180.680 ns myArkanoidVHDL:inst\|Add230~11 417 COMB LCCOMB_X48_Y9_N10 2 " "Info: 417: + IC(0.000 ns) + CELL(0.080 ns) = 180.680 ns; Loc. = LCCOMB_X48_Y9_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~9 myArkanoidVHDL:inst|Add230~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 180.760 ns myArkanoidVHDL:inst\|Add230~13 418 COMB LCCOMB_X48_Y9_N12 2 " "Info: 418: + IC(0.000 ns) + CELL(0.080 ns) = 180.760 ns; Loc. = LCCOMB_X48_Y9_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~11 myArkanoidVHDL:inst|Add230~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 180.934 ns myArkanoidVHDL:inst\|Add230~15 419 COMB LCCOMB_X48_Y9_N14 2 " "Info: 419: + IC(0.000 ns) + CELL(0.174 ns) = 180.934 ns; Loc. = LCCOMB_X48_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add230~13 myArkanoidVHDL:inst|Add230~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 181.392 ns myArkanoidVHDL:inst\|Add230~16 420 COMB LCCOMB_X48_Y9_N16 4 " "Info: 420: + IC(0.000 ns) + CELL(0.458 ns) = 181.392 ns; Loc. = LCCOMB_X48_Y9_N16; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add230~16'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add230~15 myArkanoidVHDL:inst|Add230~16 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.620 ns) 183.156 ns myArkanoidVHDL:inst\|Add232~13 421 COMB LCCOMB_X49_Y11_N14 2 " "Info: 421: + IC(1.144 ns) + CELL(0.620 ns) = 183.156 ns; Loc. = LCCOMB_X49_Y11_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { myArkanoidVHDL:inst|Add230~16 myArkanoidVHDL:inst|Add232~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.236 ns myArkanoidVHDL:inst\|Add232~15 422 COMB LCCOMB_X49_Y11_N16 2 " "Info: 422: + IC(0.000 ns) + CELL(0.080 ns) = 183.236 ns; Loc. = LCCOMB_X49_Y11_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~13 myArkanoidVHDL:inst|Add232~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.316 ns myArkanoidVHDL:inst\|Add232~17 423 COMB LCCOMB_X49_Y11_N18 2 " "Info: 423: + IC(0.000 ns) + CELL(0.080 ns) = 183.316 ns; Loc. = LCCOMB_X49_Y11_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~15 myArkanoidVHDL:inst|Add232~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.396 ns myArkanoidVHDL:inst\|Add232~19 424 COMB LCCOMB_X49_Y11_N20 2 " "Info: 424: + IC(0.000 ns) + CELL(0.080 ns) = 183.396 ns; Loc. = LCCOMB_X49_Y11_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~17 myArkanoidVHDL:inst|Add232~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.476 ns myArkanoidVHDL:inst\|Add232~21 425 COMB LCCOMB_X49_Y11_N22 2 " "Info: 425: + IC(0.000 ns) + CELL(0.080 ns) = 183.476 ns; Loc. = LCCOMB_X49_Y11_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~19 myArkanoidVHDL:inst|Add232~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.556 ns myArkanoidVHDL:inst\|Add232~23 426 COMB LCCOMB_X49_Y11_N24 2 " "Info: 426: + IC(0.000 ns) + CELL(0.080 ns) = 183.556 ns; Loc. = LCCOMB_X49_Y11_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~21 myArkanoidVHDL:inst|Add232~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.636 ns myArkanoidVHDL:inst\|Add232~25 427 COMB LCCOMB_X49_Y11_N26 2 " "Info: 427: + IC(0.000 ns) + CELL(0.080 ns) = 183.636 ns; Loc. = LCCOMB_X49_Y11_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~23 myArkanoidVHDL:inst|Add232~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.716 ns myArkanoidVHDL:inst\|Add232~27 428 COMB LCCOMB_X49_Y11_N28 2 " "Info: 428: + IC(0.000 ns) + CELL(0.080 ns) = 183.716 ns; Loc. = LCCOMB_X49_Y11_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~25 myArkanoidVHDL:inst|Add232~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 184.174 ns myArkanoidVHDL:inst\|Add232~28 429 COMB LCCOMB_X49_Y11_N30 1 " "Info: 429: + IC(0.000 ns) + CELL(0.458 ns) = 184.174 ns; Loc. = LCCOMB_X49_Y11_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add232~28'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add232~27 myArkanoidVHDL:inst|Add232~28 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.322 ns) 185.716 ns myArkanoidVHDL:inst\|Equal79~8 430 COMB LCCOMB_X48_Y10_N8 1 " "Info: 430: + IC(1.220 ns) + CELL(0.322 ns) = 185.716 ns; Loc. = LCCOMB_X48_Y10_N8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal79~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { myArkanoidVHDL:inst|Add232~28 myArkanoidVHDL:inst|Equal79~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.491 ns) 186.510 ns myArkanoidVHDL:inst\|Equal79~10 431 COMB LCCOMB_X48_Y10_N14 1 " "Info: 431: + IC(0.303 ns) + CELL(0.491 ns) = 186.510 ns; Loc. = LCCOMB_X48_Y10_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal79~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { myArkanoidVHDL:inst|Equal79~8 myArkanoidVHDL:inst|Equal79~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.491 ns) 187.306 ns myArkanoidVHDL:inst\|Equal79~13 432 COMB LCCOMB_X48_Y10_N16 2 " "Info: 432: + IC(0.305 ns) + CELL(0.491 ns) = 187.306 ns; Loc. = LCCOMB_X48_Y10_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal79~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { myArkanoidVHDL:inst|Equal79~10 myArkanoidVHDL:inst|Equal79~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 187.934 ns myArkanoidVHDL:inst\|process_0~5480 433 COMB LCCOMB_X48_Y10_N26 65 " "Info: 433: + IC(0.306 ns) + CELL(0.322 ns) = 187.934 ns; Loc. = LCCOMB_X48_Y10_N26; Fanout = 65; COMB Node = 'myArkanoidVHDL:inst\|process_0~5480'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { myArkanoidVHDL:inst|Equal79~13 myArkanoidVHDL:inst|process_0~5480 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.495 ns) 189.407 ns myArkanoidVHDL:inst\|Add233~1 434 COMB LCCOMB_X49_Y9_N0 2 " "Info: 434: + IC(0.978 ns) + CELL(0.495 ns) = 189.407 ns; Loc. = LCCOMB_X49_Y9_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { myArkanoidVHDL:inst|process_0~5480 myArkanoidVHDL:inst|Add233~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.487 ns myArkanoidVHDL:inst\|Add233~3 435 COMB LCCOMB_X49_Y9_N2 2 " "Info: 435: + IC(0.000 ns) + CELL(0.080 ns) = 189.487 ns; Loc. = LCCOMB_X49_Y9_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~1 myArkanoidVHDL:inst|Add233~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.567 ns myArkanoidVHDL:inst\|Add233~5 436 COMB LCCOMB_X49_Y9_N4 2 " "Info: 436: + IC(0.000 ns) + CELL(0.080 ns) = 189.567 ns; Loc. = LCCOMB_X49_Y9_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~3 myArkanoidVHDL:inst|Add233~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.647 ns myArkanoidVHDL:inst\|Add233~7 437 COMB LCCOMB_X49_Y9_N6 2 " "Info: 437: + IC(0.000 ns) + CELL(0.080 ns) = 189.647 ns; Loc. = LCCOMB_X49_Y9_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~5 myArkanoidVHDL:inst|Add233~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.727 ns myArkanoidVHDL:inst\|Add233~9 438 COMB LCCOMB_X49_Y9_N8 2 " "Info: 438: + IC(0.000 ns) + CELL(0.080 ns) = 189.727 ns; Loc. = LCCOMB_X49_Y9_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~7 myArkanoidVHDL:inst|Add233~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.807 ns myArkanoidVHDL:inst\|Add233~11 439 COMB LCCOMB_X49_Y9_N10 2 " "Info: 439: + IC(0.000 ns) + CELL(0.080 ns) = 189.807 ns; Loc. = LCCOMB_X49_Y9_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~9 myArkanoidVHDL:inst|Add233~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.887 ns myArkanoidVHDL:inst\|Add233~13 440 COMB LCCOMB_X49_Y9_N12 2 " "Info: 440: + IC(0.000 ns) + CELL(0.080 ns) = 189.887 ns; Loc. = LCCOMB_X49_Y9_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~11 myArkanoidVHDL:inst|Add233~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 190.061 ns myArkanoidVHDL:inst\|Add233~15 441 COMB LCCOMB_X49_Y9_N14 2 " "Info: 441: + IC(0.000 ns) + CELL(0.174 ns) = 190.061 ns; Loc. = LCCOMB_X49_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add233~13 myArkanoidVHDL:inst|Add233~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 190.519 ns myArkanoidVHDL:inst\|Add233~16 442 COMB LCCOMB_X49_Y9_N16 4 " "Info: 442: + IC(0.000 ns) + CELL(0.458 ns) = 190.519 ns; Loc. = LCCOMB_X49_Y9_N16; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add233~16'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add233~15 myArkanoidVHDL:inst|Add233~16 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.596 ns) 192.204 ns myArkanoidVHDL:inst\|Add235~13 443 COMB LCCOMB_X45_Y9_N14 2 " "Info: 443: + IC(1.089 ns) + CELL(0.596 ns) = 192.204 ns; Loc. = LCCOMB_X45_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { myArkanoidVHDL:inst|Add233~16 myArkanoidVHDL:inst|Add235~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.284 ns myArkanoidVHDL:inst\|Add235~15 444 COMB LCCOMB_X45_Y9_N16 2 " "Info: 444: + IC(0.000 ns) + CELL(0.080 ns) = 192.284 ns; Loc. = LCCOMB_X45_Y9_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~13 myArkanoidVHDL:inst|Add235~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.364 ns myArkanoidVHDL:inst\|Add235~17 445 COMB LCCOMB_X45_Y9_N18 2 " "Info: 445: + IC(0.000 ns) + CELL(0.080 ns) = 192.364 ns; Loc. = LCCOMB_X45_Y9_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~15 myArkanoidVHDL:inst|Add235~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.444 ns myArkanoidVHDL:inst\|Add235~19 446 COMB LCCOMB_X45_Y9_N20 2 " "Info: 446: + IC(0.000 ns) + CELL(0.080 ns) = 192.444 ns; Loc. = LCCOMB_X45_Y9_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~17 myArkanoidVHDL:inst|Add235~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.524 ns myArkanoidVHDL:inst\|Add235~21 447 COMB LCCOMB_X45_Y9_N22 2 " "Info: 447: + IC(0.000 ns) + CELL(0.080 ns) = 192.524 ns; Loc. = LCCOMB_X45_Y9_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~19 myArkanoidVHDL:inst|Add235~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.604 ns myArkanoidVHDL:inst\|Add235~23 448 COMB LCCOMB_X45_Y9_N24 2 " "Info: 448: + IC(0.000 ns) + CELL(0.080 ns) = 192.604 ns; Loc. = LCCOMB_X45_Y9_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~21 myArkanoidVHDL:inst|Add235~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.684 ns myArkanoidVHDL:inst\|Add235~25 449 COMB LCCOMB_X45_Y9_N26 2 " "Info: 449: + IC(0.000 ns) + CELL(0.080 ns) = 192.684 ns; Loc. = LCCOMB_X45_Y9_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~23 myArkanoidVHDL:inst|Add235~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.764 ns myArkanoidVHDL:inst\|Add235~27 450 COMB LCCOMB_X45_Y9_N28 2 " "Info: 450: + IC(0.000 ns) + CELL(0.080 ns) = 192.764 ns; Loc. = LCCOMB_X45_Y9_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~25 myArkanoidVHDL:inst|Add235~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 192.925 ns myArkanoidVHDL:inst\|Add235~29 451 COMB LCCOMB_X45_Y9_N30 2 " "Info: 451: + IC(0.000 ns) + CELL(0.161 ns) = 192.925 ns; Loc. = LCCOMB_X45_Y9_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add235~27 myArkanoidVHDL:inst|Add235~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.005 ns myArkanoidVHDL:inst\|Add235~31 452 COMB LCCOMB_X45_Y8_N0 2 " "Info: 452: + IC(0.000 ns) + CELL(0.080 ns) = 193.005 ns; Loc. = LCCOMB_X45_Y8_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~29 myArkanoidVHDL:inst|Add235~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.085 ns myArkanoidVHDL:inst\|Add235~33 453 COMB LCCOMB_X45_Y8_N2 2 " "Info: 453: + IC(0.000 ns) + CELL(0.080 ns) = 193.085 ns; Loc. = LCCOMB_X45_Y8_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~31 myArkanoidVHDL:inst|Add235~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.165 ns myArkanoidVHDL:inst\|Add235~35 454 COMB LCCOMB_X45_Y8_N4 2 " "Info: 454: + IC(0.000 ns) + CELL(0.080 ns) = 193.165 ns; Loc. = LCCOMB_X45_Y8_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~33 myArkanoidVHDL:inst|Add235~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.245 ns myArkanoidVHDL:inst\|Add235~37 455 COMB LCCOMB_X45_Y8_N6 2 " "Info: 455: + IC(0.000 ns) + CELL(0.080 ns) = 193.245 ns; Loc. = LCCOMB_X45_Y8_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~35 myArkanoidVHDL:inst|Add235~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.325 ns myArkanoidVHDL:inst\|Add235~39 456 COMB LCCOMB_X45_Y8_N8 2 " "Info: 456: + IC(0.000 ns) + CELL(0.080 ns) = 193.325 ns; Loc. = LCCOMB_X45_Y8_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~37 myArkanoidVHDL:inst|Add235~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 193.783 ns myArkanoidVHDL:inst\|Add235~40 457 COMB LCCOMB_X45_Y8_N10 1 " "Info: 457: + IC(0.000 ns) + CELL(0.458 ns) = 193.783 ns; Loc. = LCCOMB_X45_Y8_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add235~40'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add235~39 myArkanoidVHDL:inst|Add235~40 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.450 ns) 195.038 ns myArkanoidVHDL:inst\|Equal80~8 458 COMB LCCOMB_X46_Y8_N22 1 " "Info: 458: + IC(0.805 ns) + CELL(0.450 ns) = 195.038 ns; Loc. = LCCOMB_X46_Y8_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal80~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { myArkanoidVHDL:inst|Add235~40 myArkanoidVHDL:inst|Equal80~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 195.508 ns myArkanoidVHDL:inst\|Equal80~9 459 COMB LCCOMB_X46_Y8_N4 1 " "Info: 459: + IC(0.292 ns) + CELL(0.178 ns) = 195.508 ns; Loc. = LCCOMB_X46_Y8_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal80~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { myArkanoidVHDL:inst|Equal80~8 myArkanoidVHDL:inst|Equal80~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.491 ns) 196.294 ns myArkanoidVHDL:inst\|Equal80~12 460 COMB LCCOMB_X46_Y8_N28 4 " "Info: 460: + IC(0.295 ns) + CELL(0.491 ns) = 196.294 ns; Loc. = LCCOMB_X46_Y8_N28; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Equal80~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { myArkanoidVHDL:inst|Equal80~9 myArkanoidVHDL:inst|Equal80~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 196.783 ns myArkanoidVHDL:inst\|process_0~5490 461 COMB LCCOMB_X46_Y8_N18 65 " "Info: 461: + IC(0.311 ns) + CELL(0.178 ns) = 196.783 ns; Loc. = LCCOMB_X46_Y8_N18; Fanout = 65; COMB Node = 'myArkanoidVHDL:inst\|process_0~5490'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { myArkanoidVHDL:inst|Equal80~12 myArkanoidVHDL:inst|process_0~5490 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.495 ns) 198.465 ns myArkanoidVHDL:inst\|Add236~1 462 COMB LCCOMB_X48_Y7_N0 2 " "Info: 462: + IC(1.187 ns) + CELL(0.495 ns) = 198.465 ns; Loc. = LCCOMB_X48_Y7_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { myArkanoidVHDL:inst|process_0~5490 myArkanoidVHDL:inst|Add236~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.545 ns myArkanoidVHDL:inst\|Add236~3 463 COMB LCCOMB_X48_Y7_N2 2 " "Info: 463: + IC(0.000 ns) + CELL(0.080 ns) = 198.545 ns; Loc. = LCCOMB_X48_Y7_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~1 myArkanoidVHDL:inst|Add236~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.625 ns myArkanoidVHDL:inst\|Add236~5 464 COMB LCCOMB_X48_Y7_N4 2 " "Info: 464: + IC(0.000 ns) + CELL(0.080 ns) = 198.625 ns; Loc. = LCCOMB_X48_Y7_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~3 myArkanoidVHDL:inst|Add236~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.705 ns myArkanoidVHDL:inst\|Add236~7 465 COMB LCCOMB_X48_Y7_N6 2 " "Info: 465: + IC(0.000 ns) + CELL(0.080 ns) = 198.705 ns; Loc. = LCCOMB_X48_Y7_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~5 myArkanoidVHDL:inst|Add236~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.785 ns myArkanoidVHDL:inst\|Add236~9 466 COMB LCCOMB_X48_Y7_N8 2 " "Info: 466: + IC(0.000 ns) + CELL(0.080 ns) = 198.785 ns; Loc. = LCCOMB_X48_Y7_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~7 myArkanoidVHDL:inst|Add236~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.865 ns myArkanoidVHDL:inst\|Add236~11 467 COMB LCCOMB_X48_Y7_N10 2 " "Info: 467: + IC(0.000 ns) + CELL(0.080 ns) = 198.865 ns; Loc. = LCCOMB_X48_Y7_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~9 myArkanoidVHDL:inst|Add236~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.945 ns myArkanoidVHDL:inst\|Add236~13 468 COMB LCCOMB_X48_Y7_N12 2 " "Info: 468: + IC(0.000 ns) + CELL(0.080 ns) = 198.945 ns; Loc. = LCCOMB_X48_Y7_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~11 myArkanoidVHDL:inst|Add236~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 199.119 ns myArkanoidVHDL:inst\|Add236~15 469 COMB LCCOMB_X48_Y7_N14 2 " "Info: 469: + IC(0.000 ns) + CELL(0.174 ns) = 199.119 ns; Loc. = LCCOMB_X48_Y7_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add236~13 myArkanoidVHDL:inst|Add236~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 199.199 ns myArkanoidVHDL:inst\|Add236~17 470 COMB LCCOMB_X48_Y7_N16 2 " "Info: 470: + IC(0.000 ns) + CELL(0.080 ns) = 199.199 ns; Loc. = LCCOMB_X48_Y7_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~15 myArkanoidVHDL:inst|Add236~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 199.279 ns myArkanoidVHDL:inst\|Add236~19 471 COMB LCCOMB_X48_Y7_N18 2 " "Info: 471: + IC(0.000 ns) + CELL(0.080 ns) = 199.279 ns; Loc. = LCCOMB_X48_Y7_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~17 myArkanoidVHDL:inst|Add236~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 199.359 ns myArkanoidVHDL:inst\|Add236~21 472 COMB LCCOMB_X48_Y7_N20 2 " "Info: 472: + IC(0.000 ns) + CELL(0.080 ns) = 199.359 ns; Loc. = LCCOMB_X48_Y7_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~19 myArkanoidVHDL:inst|Add236~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 199.439 ns myArkanoidVHDL:inst\|Add236~23 473 COMB LCCOMB_X48_Y7_N22 2 " "Info: 473: + IC(0.000 ns) + CELL(0.080 ns) = 199.439 ns; Loc. = LCCOMB_X48_Y7_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~21 myArkanoidVHDL:inst|Add236~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 199.519 ns myArkanoidVHDL:inst\|Add236~25 474 COMB LCCOMB_X48_Y7_N24 2 " "Info: 474: + IC(0.000 ns) + CELL(0.080 ns) = 199.519 ns; Loc. = LCCOMB_X48_Y7_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~23 myArkanoidVHDL:inst|Add236~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 199.599 ns myArkanoidVHDL:inst\|Add236~27 475 COMB LCCOMB_X48_Y7_N26 2 " "Info: 475: + IC(0.000 ns) + CELL(0.080 ns) = 199.599 ns; Loc. = LCCOMB_X48_Y7_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~25 myArkanoidVHDL:inst|Add236~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 199.679 ns myArkanoidVHDL:inst\|Add236~29 476 COMB LCCOMB_X48_Y7_N28 2 " "Info: 476: + IC(0.000 ns) + CELL(0.080 ns) = 199.679 ns; Loc. = LCCOMB_X48_Y7_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~27 myArkanoidVHDL:inst|Add236~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 199.840 ns myArkanoidVHDL:inst\|Add236~31 477 COMB LCCOMB_X48_Y7_N30 2 " "Info: 477: + IC(0.000 ns) + CELL(0.161 ns) = 199.840 ns; Loc. = LCCOMB_X48_Y7_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add236~29 myArkanoidVHDL:inst|Add236~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 200.298 ns myArkanoidVHDL:inst\|Add236~32 478 COMB LCCOMB_X48_Y6_N0 4 " "Info: 478: + IC(0.000 ns) + CELL(0.458 ns) = 200.298 ns; Loc. = LCCOMB_X48_Y6_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add236~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add236~31 myArkanoidVHDL:inst|Add236~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.609 ns) 201.786 ns myArkanoidVHDL:inst\|Add238~29 479 COMB LCCOMB_X49_Y7_N30 2 " "Info: 479: + IC(0.879 ns) + CELL(0.609 ns) = 201.786 ns; Loc. = LCCOMB_X49_Y7_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { myArkanoidVHDL:inst|Add236~32 myArkanoidVHDL:inst|Add238~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.866 ns myArkanoidVHDL:inst\|Add238~31 480 COMB LCCOMB_X49_Y6_N0 2 " "Info: 480: + IC(0.000 ns) + CELL(0.080 ns) = 201.866 ns; Loc. = LCCOMB_X49_Y6_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~29 myArkanoidVHDL:inst|Add238~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.946 ns myArkanoidVHDL:inst\|Add238~33 481 COMB LCCOMB_X49_Y6_N2 2 " "Info: 481: + IC(0.000 ns) + CELL(0.080 ns) = 201.946 ns; Loc. = LCCOMB_X49_Y6_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~31 myArkanoidVHDL:inst|Add238~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.026 ns myArkanoidVHDL:inst\|Add238~35 482 COMB LCCOMB_X49_Y6_N4 2 " "Info: 482: + IC(0.000 ns) + CELL(0.080 ns) = 202.026 ns; Loc. = LCCOMB_X49_Y6_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~33 myArkanoidVHDL:inst|Add238~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.106 ns myArkanoidVHDL:inst\|Add238~37 483 COMB LCCOMB_X49_Y6_N6 2 " "Info: 483: + IC(0.000 ns) + CELL(0.080 ns) = 202.106 ns; Loc. = LCCOMB_X49_Y6_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~35 myArkanoidVHDL:inst|Add238~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.186 ns myArkanoidVHDL:inst\|Add238~39 484 COMB LCCOMB_X49_Y6_N8 2 " "Info: 484: + IC(0.000 ns) + CELL(0.080 ns) = 202.186 ns; Loc. = LCCOMB_X49_Y6_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~37 myArkanoidVHDL:inst|Add238~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.266 ns myArkanoidVHDL:inst\|Add238~41 485 COMB LCCOMB_X49_Y6_N10 2 " "Info: 485: + IC(0.000 ns) + CELL(0.080 ns) = 202.266 ns; Loc. = LCCOMB_X49_Y6_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~39 myArkanoidVHDL:inst|Add238~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.346 ns myArkanoidVHDL:inst\|Add238~43 486 COMB LCCOMB_X49_Y6_N12 2 " "Info: 486: + IC(0.000 ns) + CELL(0.080 ns) = 202.346 ns; Loc. = LCCOMB_X49_Y6_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~41 myArkanoidVHDL:inst|Add238~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 202.520 ns myArkanoidVHDL:inst\|Add238~45 487 COMB LCCOMB_X49_Y6_N14 2 " "Info: 487: + IC(0.000 ns) + CELL(0.174 ns) = 202.520 ns; Loc. = LCCOMB_X49_Y6_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add238~43 myArkanoidVHDL:inst|Add238~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.600 ns myArkanoidVHDL:inst\|Add238~47 488 COMB LCCOMB_X49_Y6_N16 2 " "Info: 488: + IC(0.000 ns) + CELL(0.080 ns) = 202.600 ns; Loc. = LCCOMB_X49_Y6_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~45 myArkanoidVHDL:inst|Add238~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.680 ns myArkanoidVHDL:inst\|Add238~49 489 COMB LCCOMB_X49_Y6_N18 2 " "Info: 489: + IC(0.000 ns) + CELL(0.080 ns) = 202.680 ns; Loc. = LCCOMB_X49_Y6_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~47 myArkanoidVHDL:inst|Add238~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.760 ns myArkanoidVHDL:inst\|Add238~51 490 COMB LCCOMB_X49_Y6_N20 2 " "Info: 490: + IC(0.000 ns) + CELL(0.080 ns) = 202.760 ns; Loc. = LCCOMB_X49_Y6_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~49 myArkanoidVHDL:inst|Add238~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.840 ns myArkanoidVHDL:inst\|Add238~53 491 COMB LCCOMB_X49_Y6_N22 2 " "Info: 491: + IC(0.000 ns) + CELL(0.080 ns) = 202.840 ns; Loc. = LCCOMB_X49_Y6_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~51 myArkanoidVHDL:inst|Add238~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 203.298 ns myArkanoidVHDL:inst\|Add238~54 492 COMB LCCOMB_X49_Y6_N24 1 " "Info: 492: + IC(0.000 ns) + CELL(0.458 ns) = 203.298 ns; Loc. = LCCOMB_X49_Y6_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add238~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add238~53 myArkanoidVHDL:inst|Add238~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.455 ns) 205.128 ns myArkanoidVHDL:inst\|Equal81~12 493 COMB LCCOMB_X48_Y5_N24 1 " "Info: 493: + IC(1.375 ns) + CELL(0.455 ns) = 205.128 ns; Loc. = LCCOMB_X48_Y5_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal81~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { myArkanoidVHDL:inst|Add238~54 myArkanoidVHDL:inst|Equal81~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 205.746 ns myArkanoidVHDL:inst\|Equal81~13 494 COMB LCCOMB_X48_Y5_N18 2 " "Info: 494: + IC(0.296 ns) + CELL(0.322 ns) = 205.746 ns; Loc. = LCCOMB_X48_Y5_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal81~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { myArkanoidVHDL:inst|Equal81~12 myArkanoidVHDL:inst|Equal81~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.178 ns) 206.763 ns myArkanoidVHDL:inst\|process_0~1408 495 COMB LCCOMB_X47_Y4_N28 67 " "Info: 495: + IC(0.839 ns) + CELL(0.178 ns) = 206.763 ns; Loc. = LCCOMB_X47_Y4_N28; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~1408'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { myArkanoidVHDL:inst|Equal81~13 myArkanoidVHDL:inst|process_0~1408 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.517 ns) 208.305 ns myArkanoidVHDL:inst\|Add239~1 496 COMB LCCOMB_X47_Y7_N0 2 " "Info: 496: + IC(1.025 ns) + CELL(0.517 ns) = 208.305 ns; Loc. = LCCOMB_X47_Y7_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { myArkanoidVHDL:inst|process_0~1408 myArkanoidVHDL:inst|Add239~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.385 ns myArkanoidVHDL:inst\|Add239~3 497 COMB LCCOMB_X47_Y7_N2 2 " "Info: 497: + IC(0.000 ns) + CELL(0.080 ns) = 208.385 ns; Loc. = LCCOMB_X47_Y7_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~1 myArkanoidVHDL:inst|Add239~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.465 ns myArkanoidVHDL:inst\|Add239~5 498 COMB LCCOMB_X47_Y7_N4 2 " "Info: 498: + IC(0.000 ns) + CELL(0.080 ns) = 208.465 ns; Loc. = LCCOMB_X47_Y7_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~3 myArkanoidVHDL:inst|Add239~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.545 ns myArkanoidVHDL:inst\|Add239~7 499 COMB LCCOMB_X47_Y7_N6 2 " "Info: 499: + IC(0.000 ns) + CELL(0.080 ns) = 208.545 ns; Loc. = LCCOMB_X47_Y7_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~5 myArkanoidVHDL:inst|Add239~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.625 ns myArkanoidVHDL:inst\|Add239~9 500 COMB LCCOMB_X47_Y7_N8 2 " "Info: 500: + IC(0.000 ns) + CELL(0.080 ns) = 208.625 ns; Loc. = LCCOMB_X47_Y7_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~7 myArkanoidVHDL:inst|Add239~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.705 ns myArkanoidVHDL:inst\|Add239~11 501 COMB LCCOMB_X47_Y7_N10 2 " "Info: 501: + IC(0.000 ns) + CELL(0.080 ns) = 208.705 ns; Loc. = LCCOMB_X47_Y7_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~9 myArkanoidVHDL:inst|Add239~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.785 ns myArkanoidVHDL:inst\|Add239~13 502 COMB LCCOMB_X47_Y7_N12 2 " "Info: 502: + IC(0.000 ns) + CELL(0.080 ns) = 208.785 ns; Loc. = LCCOMB_X47_Y7_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~11 myArkanoidVHDL:inst|Add239~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 208.959 ns myArkanoidVHDL:inst\|Add239~15 503 COMB LCCOMB_X47_Y7_N14 2 " "Info: 503: + IC(0.000 ns) + CELL(0.174 ns) = 208.959 ns; Loc. = LCCOMB_X47_Y7_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add239~13 myArkanoidVHDL:inst|Add239~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 209.039 ns myArkanoidVHDL:inst\|Add239~17 504 COMB LCCOMB_X47_Y7_N16 2 " "Info: 504: + IC(0.000 ns) + CELL(0.080 ns) = 209.039 ns; Loc. = LCCOMB_X47_Y7_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~15 myArkanoidVHDL:inst|Add239~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 209.119 ns myArkanoidVHDL:inst\|Add239~19 505 COMB LCCOMB_X47_Y7_N18 2 " "Info: 505: + IC(0.000 ns) + CELL(0.080 ns) = 209.119 ns; Loc. = LCCOMB_X47_Y7_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~17 myArkanoidVHDL:inst|Add239~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 209.199 ns myArkanoidVHDL:inst\|Add239~21 506 COMB LCCOMB_X47_Y7_N20 2 " "Info: 506: + IC(0.000 ns) + CELL(0.080 ns) = 209.199 ns; Loc. = LCCOMB_X47_Y7_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~19 myArkanoidVHDL:inst|Add239~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 209.279 ns myArkanoidVHDL:inst\|Add239~23 507 COMB LCCOMB_X47_Y7_N22 2 " "Info: 507: + IC(0.000 ns) + CELL(0.080 ns) = 209.279 ns; Loc. = LCCOMB_X47_Y7_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~21 myArkanoidVHDL:inst|Add239~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 209.359 ns myArkanoidVHDL:inst\|Add239~25 508 COMB LCCOMB_X47_Y7_N24 2 " "Info: 508: + IC(0.000 ns) + CELL(0.080 ns) = 209.359 ns; Loc. = LCCOMB_X47_Y7_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~23 myArkanoidVHDL:inst|Add239~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 209.439 ns myArkanoidVHDL:inst\|Add239~27 509 COMB LCCOMB_X47_Y7_N26 2 " "Info: 509: + IC(0.000 ns) + CELL(0.080 ns) = 209.439 ns; Loc. = LCCOMB_X47_Y7_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~25 myArkanoidVHDL:inst|Add239~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 209.519 ns myArkanoidVHDL:inst\|Add239~29 510 COMB LCCOMB_X47_Y7_N28 2 " "Info: 510: + IC(0.000 ns) + CELL(0.080 ns) = 209.519 ns; Loc. = LCCOMB_X47_Y7_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~27 myArkanoidVHDL:inst|Add239~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 209.680 ns myArkanoidVHDL:inst\|Add239~31 511 COMB LCCOMB_X47_Y7_N30 2 " "Info: 511: + IC(0.000 ns) + CELL(0.161 ns) = 209.680 ns; Loc. = LCCOMB_X47_Y7_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add239~29 myArkanoidVHDL:inst|Add239~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 210.138 ns myArkanoidVHDL:inst\|Add239~32 512 COMB LCCOMB_X47_Y6_N0 4 " "Info: 512: + IC(0.000 ns) + CELL(0.458 ns) = 210.138 ns; Loc. = LCCOMB_X47_Y6_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add239~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add239~31 myArkanoidVHDL:inst|Add239~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.609 ns) 211.890 ns myArkanoidVHDL:inst\|Add241~29 513 COMB LCCOMB_X46_Y7_N30 2 " "Info: 513: + IC(1.143 ns) + CELL(0.609 ns) = 211.890 ns; Loc. = LCCOMB_X46_Y7_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { myArkanoidVHDL:inst|Add239~32 myArkanoidVHDL:inst|Add241~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.970 ns myArkanoidVHDL:inst\|Add241~31 514 COMB LCCOMB_X46_Y6_N0 2 " "Info: 514: + IC(0.000 ns) + CELL(0.080 ns) = 211.970 ns; Loc. = LCCOMB_X46_Y6_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~29 myArkanoidVHDL:inst|Add241~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.050 ns myArkanoidVHDL:inst\|Add241~33 515 COMB LCCOMB_X46_Y6_N2 2 " "Info: 515: + IC(0.000 ns) + CELL(0.080 ns) = 212.050 ns; Loc. = LCCOMB_X46_Y6_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~31 myArkanoidVHDL:inst|Add241~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.130 ns myArkanoidVHDL:inst\|Add241~35 516 COMB LCCOMB_X46_Y6_N4 2 " "Info: 516: + IC(0.000 ns) + CELL(0.080 ns) = 212.130 ns; Loc. = LCCOMB_X46_Y6_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~33 myArkanoidVHDL:inst|Add241~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.210 ns myArkanoidVHDL:inst\|Add241~37 517 COMB LCCOMB_X46_Y6_N6 2 " "Info: 517: + IC(0.000 ns) + CELL(0.080 ns) = 212.210 ns; Loc. = LCCOMB_X46_Y6_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~35 myArkanoidVHDL:inst|Add241~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.290 ns myArkanoidVHDL:inst\|Add241~39 518 COMB LCCOMB_X46_Y6_N8 2 " "Info: 518: + IC(0.000 ns) + CELL(0.080 ns) = 212.290 ns; Loc. = LCCOMB_X46_Y6_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~37 myArkanoidVHDL:inst|Add241~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.370 ns myArkanoidVHDL:inst\|Add241~41 519 COMB LCCOMB_X46_Y6_N10 2 " "Info: 519: + IC(0.000 ns) + CELL(0.080 ns) = 212.370 ns; Loc. = LCCOMB_X46_Y6_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~39 myArkanoidVHDL:inst|Add241~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.450 ns myArkanoidVHDL:inst\|Add241~43 520 COMB LCCOMB_X46_Y6_N12 2 " "Info: 520: + IC(0.000 ns) + CELL(0.080 ns) = 212.450 ns; Loc. = LCCOMB_X46_Y6_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~41 myArkanoidVHDL:inst|Add241~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 212.624 ns myArkanoidVHDL:inst\|Add241~45 521 COMB LCCOMB_X46_Y6_N14 2 " "Info: 521: + IC(0.000 ns) + CELL(0.174 ns) = 212.624 ns; Loc. = LCCOMB_X46_Y6_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add241~43 myArkanoidVHDL:inst|Add241~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.704 ns myArkanoidVHDL:inst\|Add241~47 522 COMB LCCOMB_X46_Y6_N16 2 " "Info: 522: + IC(0.000 ns) + CELL(0.080 ns) = 212.704 ns; Loc. = LCCOMB_X46_Y6_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~45 myArkanoidVHDL:inst|Add241~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.784 ns myArkanoidVHDL:inst\|Add241~49 523 COMB LCCOMB_X46_Y6_N18 2 " "Info: 523: + IC(0.000 ns) + CELL(0.080 ns) = 212.784 ns; Loc. = LCCOMB_X46_Y6_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~47 myArkanoidVHDL:inst|Add241~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.864 ns myArkanoidVHDL:inst\|Add241~51 524 COMB LCCOMB_X46_Y6_N20 2 " "Info: 524: + IC(0.000 ns) + CELL(0.080 ns) = 212.864 ns; Loc. = LCCOMB_X46_Y6_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~49 myArkanoidVHDL:inst|Add241~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.944 ns myArkanoidVHDL:inst\|Add241~53 525 COMB LCCOMB_X46_Y6_N22 2 " "Info: 525: + IC(0.000 ns) + CELL(0.080 ns) = 212.944 ns; Loc. = LCCOMB_X46_Y6_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~51 myArkanoidVHDL:inst|Add241~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.024 ns myArkanoidVHDL:inst\|Add241~55 526 COMB LCCOMB_X46_Y6_N24 2 " "Info: 526: + IC(0.000 ns) + CELL(0.080 ns) = 213.024 ns; Loc. = LCCOMB_X46_Y6_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~53 myArkanoidVHDL:inst|Add241~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 213.482 ns myArkanoidVHDL:inst\|Add241~56 527 COMB LCCOMB_X46_Y6_N26 1 " "Info: 527: + IC(0.000 ns) + CELL(0.458 ns) = 213.482 ns; Loc. = LCCOMB_X46_Y6_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add241~56'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add241~55 myArkanoidVHDL:inst|Add241~56 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.455 ns) 214.830 ns myArkanoidVHDL:inst\|Equal82~12 528 COMB LCCOMB_X47_Y8_N22 1 " "Info: 528: + IC(0.893 ns) + CELL(0.455 ns) = 214.830 ns; Loc. = LCCOMB_X47_Y8_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal82~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { myArkanoidVHDL:inst|Add241~56 myArkanoidVHDL:inst|Equal82~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.491 ns) 215.616 ns myArkanoidVHDL:inst\|Equal82~13 529 COMB LCCOMB_X47_Y8_N12 2 " "Info: 529: + IC(0.295 ns) + CELL(0.491 ns) = 215.616 ns; Loc. = LCCOMB_X47_Y8_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal82~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { myArkanoidVHDL:inst|Equal82~12 myArkanoidVHDL:inst|Equal82~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 216.092 ns myArkanoidVHDL:inst\|process_0~1411 530 COMB LCCOMB_X47_Y8_N6 67 " "Info: 530: + IC(0.298 ns) + CELL(0.178 ns) = 216.092 ns; Loc. = LCCOMB_X47_Y8_N6; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~1411'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { myArkanoidVHDL:inst|Equal82~13 myArkanoidVHDL:inst|process_0~1411 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.517 ns) 217.543 ns myArkanoidVHDL:inst\|Add242~1 531 COMB LCCOMB_X47_Y10_N0 2 " "Info: 531: + IC(0.934 ns) + CELL(0.517 ns) = 217.543 ns; Loc. = LCCOMB_X47_Y10_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { myArkanoidVHDL:inst|process_0~1411 myArkanoidVHDL:inst|Add242~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.623 ns myArkanoidVHDL:inst\|Add242~3 532 COMB LCCOMB_X47_Y10_N2 2 " "Info: 532: + IC(0.000 ns) + CELL(0.080 ns) = 217.623 ns; Loc. = LCCOMB_X47_Y10_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~1 myArkanoidVHDL:inst|Add242~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.703 ns myArkanoidVHDL:inst\|Add242~5 533 COMB LCCOMB_X47_Y10_N4 2 " "Info: 533: + IC(0.000 ns) + CELL(0.080 ns) = 217.703 ns; Loc. = LCCOMB_X47_Y10_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~3 myArkanoidVHDL:inst|Add242~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.783 ns myArkanoidVHDL:inst\|Add242~7 534 COMB LCCOMB_X47_Y10_N6 2 " "Info: 534: + IC(0.000 ns) + CELL(0.080 ns) = 217.783 ns; Loc. = LCCOMB_X47_Y10_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~5 myArkanoidVHDL:inst|Add242~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.863 ns myArkanoidVHDL:inst\|Add242~9 535 COMB LCCOMB_X47_Y10_N8 2 " "Info: 535: + IC(0.000 ns) + CELL(0.080 ns) = 217.863 ns; Loc. = LCCOMB_X47_Y10_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~7 myArkanoidVHDL:inst|Add242~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.943 ns myArkanoidVHDL:inst\|Add242~11 536 COMB LCCOMB_X47_Y10_N10 2 " "Info: 536: + IC(0.000 ns) + CELL(0.080 ns) = 217.943 ns; Loc. = LCCOMB_X47_Y10_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~9 myArkanoidVHDL:inst|Add242~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.023 ns myArkanoidVHDL:inst\|Add242~13 537 COMB LCCOMB_X47_Y10_N12 2 " "Info: 537: + IC(0.000 ns) + CELL(0.080 ns) = 218.023 ns; Loc. = LCCOMB_X47_Y10_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~11 myArkanoidVHDL:inst|Add242~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 218.197 ns myArkanoidVHDL:inst\|Add242~15 538 COMB LCCOMB_X47_Y10_N14 2 " "Info: 538: + IC(0.000 ns) + CELL(0.174 ns) = 218.197 ns; Loc. = LCCOMB_X47_Y10_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add242~13 myArkanoidVHDL:inst|Add242~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.277 ns myArkanoidVHDL:inst\|Add242~17 539 COMB LCCOMB_X47_Y10_N16 2 " "Info: 539: + IC(0.000 ns) + CELL(0.080 ns) = 218.277 ns; Loc. = LCCOMB_X47_Y10_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~15 myArkanoidVHDL:inst|Add242~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.357 ns myArkanoidVHDL:inst\|Add242~19 540 COMB LCCOMB_X47_Y10_N18 2 " "Info: 540: + IC(0.000 ns) + CELL(0.080 ns) = 218.357 ns; Loc. = LCCOMB_X47_Y10_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~17 myArkanoidVHDL:inst|Add242~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.437 ns myArkanoidVHDL:inst\|Add242~21 541 COMB LCCOMB_X47_Y10_N20 2 " "Info: 541: + IC(0.000 ns) + CELL(0.080 ns) = 218.437 ns; Loc. = LCCOMB_X47_Y10_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~19 myArkanoidVHDL:inst|Add242~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.517 ns myArkanoidVHDL:inst\|Add242~23 542 COMB LCCOMB_X47_Y10_N22 2 " "Info: 542: + IC(0.000 ns) + CELL(0.080 ns) = 218.517 ns; Loc. = LCCOMB_X47_Y10_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~21 myArkanoidVHDL:inst|Add242~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.597 ns myArkanoidVHDL:inst\|Add242~25 543 COMB LCCOMB_X47_Y10_N24 2 " "Info: 543: + IC(0.000 ns) + CELL(0.080 ns) = 218.597 ns; Loc. = LCCOMB_X47_Y10_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~23 myArkanoidVHDL:inst|Add242~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.677 ns myArkanoidVHDL:inst\|Add242~27 544 COMB LCCOMB_X47_Y10_N26 2 " "Info: 544: + IC(0.000 ns) + CELL(0.080 ns) = 218.677 ns; Loc. = LCCOMB_X47_Y10_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~25 myArkanoidVHDL:inst|Add242~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.757 ns myArkanoidVHDL:inst\|Add242~29 545 COMB LCCOMB_X47_Y10_N28 2 " "Info: 545: + IC(0.000 ns) + CELL(0.080 ns) = 218.757 ns; Loc. = LCCOMB_X47_Y10_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~27 myArkanoidVHDL:inst|Add242~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 218.918 ns myArkanoidVHDL:inst\|Add242~31 546 COMB LCCOMB_X47_Y10_N30 2 " "Info: 546: + IC(0.000 ns) + CELL(0.161 ns) = 218.918 ns; Loc. = LCCOMB_X47_Y10_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add242~29 myArkanoidVHDL:inst|Add242~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 219.376 ns myArkanoidVHDL:inst\|Add242~32 547 COMB LCCOMB_X47_Y9_N0 4 " "Info: 547: + IC(0.000 ns) + CELL(0.458 ns) = 219.376 ns; Loc. = LCCOMB_X47_Y9_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add242~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add242~31 myArkanoidVHDL:inst|Add242~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.609 ns) 220.797 ns myArkanoidVHDL:inst\|Add244~29 548 COMB LCCOMB_X46_Y10_N30 2 " "Info: 548: + IC(0.812 ns) + CELL(0.609 ns) = 220.797 ns; Loc. = LCCOMB_X46_Y10_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { myArkanoidVHDL:inst|Add242~32 myArkanoidVHDL:inst|Add244~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 220.877 ns myArkanoidVHDL:inst\|Add244~31 549 COMB LCCOMB_X46_Y9_N0 2 " "Info: 549: + IC(0.000 ns) + CELL(0.080 ns) = 220.877 ns; Loc. = LCCOMB_X46_Y9_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~29 myArkanoidVHDL:inst|Add244~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 220.957 ns myArkanoidVHDL:inst\|Add244~33 550 COMB LCCOMB_X46_Y9_N2 2 " "Info: 550: + IC(0.000 ns) + CELL(0.080 ns) = 220.957 ns; Loc. = LCCOMB_X46_Y9_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~31 myArkanoidVHDL:inst|Add244~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.037 ns myArkanoidVHDL:inst\|Add244~35 551 COMB LCCOMB_X46_Y9_N4 2 " "Info: 551: + IC(0.000 ns) + CELL(0.080 ns) = 221.037 ns; Loc. = LCCOMB_X46_Y9_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~33 myArkanoidVHDL:inst|Add244~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.117 ns myArkanoidVHDL:inst\|Add244~37 552 COMB LCCOMB_X46_Y9_N6 2 " "Info: 552: + IC(0.000 ns) + CELL(0.080 ns) = 221.117 ns; Loc. = LCCOMB_X46_Y9_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~35 myArkanoidVHDL:inst|Add244~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.197 ns myArkanoidVHDL:inst\|Add244~39 553 COMB LCCOMB_X46_Y9_N8 2 " "Info: 553: + IC(0.000 ns) + CELL(0.080 ns) = 221.197 ns; Loc. = LCCOMB_X46_Y9_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~37 myArkanoidVHDL:inst|Add244~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.277 ns myArkanoidVHDL:inst\|Add244~41 554 COMB LCCOMB_X46_Y9_N10 2 " "Info: 554: + IC(0.000 ns) + CELL(0.080 ns) = 221.277 ns; Loc. = LCCOMB_X46_Y9_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~39 myArkanoidVHDL:inst|Add244~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.357 ns myArkanoidVHDL:inst\|Add244~43 555 COMB LCCOMB_X46_Y9_N12 2 " "Info: 555: + IC(0.000 ns) + CELL(0.080 ns) = 221.357 ns; Loc. = LCCOMB_X46_Y9_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~41 myArkanoidVHDL:inst|Add244~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 221.531 ns myArkanoidVHDL:inst\|Add244~45 556 COMB LCCOMB_X46_Y9_N14 2 " "Info: 556: + IC(0.000 ns) + CELL(0.174 ns) = 221.531 ns; Loc. = LCCOMB_X46_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add244~43 myArkanoidVHDL:inst|Add244~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.611 ns myArkanoidVHDL:inst\|Add244~47 557 COMB LCCOMB_X46_Y9_N16 2 " "Info: 557: + IC(0.000 ns) + CELL(0.080 ns) = 221.611 ns; Loc. = LCCOMB_X46_Y9_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~45 myArkanoidVHDL:inst|Add244~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 222.069 ns myArkanoidVHDL:inst\|Add244~48 558 COMB LCCOMB_X46_Y9_N18 1 " "Info: 558: + IC(0.000 ns) + CELL(0.458 ns) = 222.069 ns; Loc. = LCCOMB_X46_Y9_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add244~48'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add244~47 myArkanoidVHDL:inst|Add244~48 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.450 ns) 222.814 ns myArkanoidVHDL:inst\|Equal83~10 559 COMB LCCOMB_X46_Y9_N30 1 " "Info: 559: + IC(0.295 ns) + CELL(0.450 ns) = 222.814 ns; Loc. = LCCOMB_X46_Y9_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal83~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { myArkanoidVHDL:inst|Add244~48 myArkanoidVHDL:inst|Equal83~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.542 ns) 224.278 ns myArkanoidVHDL:inst\|Equal83~11 560 COMB LCCOMB_X45_Y10_N22 2 " "Info: 560: + IC(0.922 ns) + CELL(0.542 ns) = 224.278 ns; Loc. = LCCOMB_X45_Y10_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal83~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { myArkanoidVHDL:inst|Equal83~10 myArkanoidVHDL:inst|Equal83~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 224.755 ns myArkanoidVHDL:inst\|process_0~5508 561 COMB LCCOMB_X45_Y10_N10 64 " "Info: 561: + IC(0.299 ns) + CELL(0.178 ns) = 224.755 ns; Loc. = LCCOMB_X45_Y10_N10; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~5508'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { myArkanoidVHDL:inst|Equal83~11 myArkanoidVHDL:inst|process_0~5508 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.495 ns) 226.215 ns myArkanoidVHDL:inst\|Add245~1 562 COMB LCCOMB_X46_Y12_N0 2 " "Info: 562: + IC(0.965 ns) + CELL(0.495 ns) = 226.215 ns; Loc. = LCCOMB_X46_Y12_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { myArkanoidVHDL:inst|process_0~5508 myArkanoidVHDL:inst|Add245~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.295 ns myArkanoidVHDL:inst\|Add245~3 563 COMB LCCOMB_X46_Y12_N2 2 " "Info: 563: + IC(0.000 ns) + CELL(0.080 ns) = 226.295 ns; Loc. = LCCOMB_X46_Y12_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~1 myArkanoidVHDL:inst|Add245~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.375 ns myArkanoidVHDL:inst\|Add245~5 564 COMB LCCOMB_X46_Y12_N4 2 " "Info: 564: + IC(0.000 ns) + CELL(0.080 ns) = 226.375 ns; Loc. = LCCOMB_X46_Y12_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~3 myArkanoidVHDL:inst|Add245~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.455 ns myArkanoidVHDL:inst\|Add245~7 565 COMB LCCOMB_X46_Y12_N6 2 " "Info: 565: + IC(0.000 ns) + CELL(0.080 ns) = 226.455 ns; Loc. = LCCOMB_X46_Y12_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~5 myArkanoidVHDL:inst|Add245~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.535 ns myArkanoidVHDL:inst\|Add245~9 566 COMB LCCOMB_X46_Y12_N8 2 " "Info: 566: + IC(0.000 ns) + CELL(0.080 ns) = 226.535 ns; Loc. = LCCOMB_X46_Y12_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~7 myArkanoidVHDL:inst|Add245~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.615 ns myArkanoidVHDL:inst\|Add245~11 567 COMB LCCOMB_X46_Y12_N10 2 " "Info: 567: + IC(0.000 ns) + CELL(0.080 ns) = 226.615 ns; Loc. = LCCOMB_X46_Y12_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~9 myArkanoidVHDL:inst|Add245~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.695 ns myArkanoidVHDL:inst\|Add245~13 568 COMB LCCOMB_X46_Y12_N12 2 " "Info: 568: + IC(0.000 ns) + CELL(0.080 ns) = 226.695 ns; Loc. = LCCOMB_X46_Y12_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~11 myArkanoidVHDL:inst|Add245~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 226.869 ns myArkanoidVHDL:inst\|Add245~15 569 COMB LCCOMB_X46_Y12_N14 2 " "Info: 569: + IC(0.000 ns) + CELL(0.174 ns) = 226.869 ns; Loc. = LCCOMB_X46_Y12_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add245~13 myArkanoidVHDL:inst|Add245~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.949 ns myArkanoidVHDL:inst\|Add245~17 570 COMB LCCOMB_X46_Y12_N16 2 " "Info: 570: + IC(0.000 ns) + CELL(0.080 ns) = 226.949 ns; Loc. = LCCOMB_X46_Y12_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~15 myArkanoidVHDL:inst|Add245~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.029 ns myArkanoidVHDL:inst\|Add245~19 571 COMB LCCOMB_X46_Y12_N18 2 " "Info: 571: + IC(0.000 ns) + CELL(0.080 ns) = 227.029 ns; Loc. = LCCOMB_X46_Y12_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~17 myArkanoidVHDL:inst|Add245~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.109 ns myArkanoidVHDL:inst\|Add245~21 572 COMB LCCOMB_X46_Y12_N20 2 " "Info: 572: + IC(0.000 ns) + CELL(0.080 ns) = 227.109 ns; Loc. = LCCOMB_X46_Y12_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~19 myArkanoidVHDL:inst|Add245~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.189 ns myArkanoidVHDL:inst\|Add245~23 573 COMB LCCOMB_X46_Y12_N22 2 " "Info: 573: + IC(0.000 ns) + CELL(0.080 ns) = 227.189 ns; Loc. = LCCOMB_X46_Y12_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~21 myArkanoidVHDL:inst|Add245~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.269 ns myArkanoidVHDL:inst\|Add245~25 574 COMB LCCOMB_X46_Y12_N24 2 " "Info: 574: + IC(0.000 ns) + CELL(0.080 ns) = 227.269 ns; Loc. = LCCOMB_X46_Y12_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~23 myArkanoidVHDL:inst|Add245~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.349 ns myArkanoidVHDL:inst\|Add245~27 575 COMB LCCOMB_X46_Y12_N26 2 " "Info: 575: + IC(0.000 ns) + CELL(0.080 ns) = 227.349 ns; Loc. = LCCOMB_X46_Y12_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~25 myArkanoidVHDL:inst|Add245~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.429 ns myArkanoidVHDL:inst\|Add245~29 576 COMB LCCOMB_X46_Y12_N28 2 " "Info: 576: + IC(0.000 ns) + CELL(0.080 ns) = 227.429 ns; Loc. = LCCOMB_X46_Y12_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~27 myArkanoidVHDL:inst|Add245~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 227.590 ns myArkanoidVHDL:inst\|Add245~31 577 COMB LCCOMB_X46_Y12_N30 2 " "Info: 577: + IC(0.000 ns) + CELL(0.161 ns) = 227.590 ns; Loc. = LCCOMB_X46_Y12_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add245~29 myArkanoidVHDL:inst|Add245~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 228.048 ns myArkanoidVHDL:inst\|Add245~32 578 COMB LCCOMB_X46_Y11_N0 4 " "Info: 578: + IC(0.000 ns) + CELL(0.458 ns) = 228.048 ns; Loc. = LCCOMB_X46_Y11_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add245~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add245~31 myArkanoidVHDL:inst|Add245~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.595 ns) 229.517 ns myArkanoidVHDL:inst\|Add247~29 579 COMB LCCOMB_X45_Y12_N30 2 " "Info: 579: + IC(0.874 ns) + CELL(0.595 ns) = 229.517 ns; Loc. = LCCOMB_X45_Y12_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { myArkanoidVHDL:inst|Add245~32 myArkanoidVHDL:inst|Add247~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.597 ns myArkanoidVHDL:inst\|Add247~31 580 COMB LCCOMB_X45_Y11_N0 2 " "Info: 580: + IC(0.000 ns) + CELL(0.080 ns) = 229.597 ns; Loc. = LCCOMB_X45_Y11_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~29 myArkanoidVHDL:inst|Add247~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.677 ns myArkanoidVHDL:inst\|Add247~33 581 COMB LCCOMB_X45_Y11_N2 2 " "Info: 581: + IC(0.000 ns) + CELL(0.080 ns) = 229.677 ns; Loc. = LCCOMB_X45_Y11_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~31 myArkanoidVHDL:inst|Add247~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.757 ns myArkanoidVHDL:inst\|Add247~35 582 COMB LCCOMB_X45_Y11_N4 2 " "Info: 582: + IC(0.000 ns) + CELL(0.080 ns) = 229.757 ns; Loc. = LCCOMB_X45_Y11_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~33 myArkanoidVHDL:inst|Add247~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.837 ns myArkanoidVHDL:inst\|Add247~37 583 COMB LCCOMB_X45_Y11_N6 2 " "Info: 583: + IC(0.000 ns) + CELL(0.080 ns) = 229.837 ns; Loc. = LCCOMB_X45_Y11_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~35 myArkanoidVHDL:inst|Add247~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.917 ns myArkanoidVHDL:inst\|Add247~39 584 COMB LCCOMB_X45_Y11_N8 2 " "Info: 584: + IC(0.000 ns) + CELL(0.080 ns) = 229.917 ns; Loc. = LCCOMB_X45_Y11_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~37 myArkanoidVHDL:inst|Add247~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.997 ns myArkanoidVHDL:inst\|Add247~41 585 COMB LCCOMB_X45_Y11_N10 2 " "Info: 585: + IC(0.000 ns) + CELL(0.080 ns) = 229.997 ns; Loc. = LCCOMB_X45_Y11_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~39 myArkanoidVHDL:inst|Add247~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.077 ns myArkanoidVHDL:inst\|Add247~43 586 COMB LCCOMB_X45_Y11_N12 2 " "Info: 586: + IC(0.000 ns) + CELL(0.080 ns) = 230.077 ns; Loc. = LCCOMB_X45_Y11_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~41 myArkanoidVHDL:inst|Add247~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 230.251 ns myArkanoidVHDL:inst\|Add247~45 587 COMB LCCOMB_X45_Y11_N14 2 " "Info: 587: + IC(0.000 ns) + CELL(0.174 ns) = 230.251 ns; Loc. = LCCOMB_X45_Y11_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add247~43 myArkanoidVHDL:inst|Add247~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.331 ns myArkanoidVHDL:inst\|Add247~47 588 COMB LCCOMB_X45_Y11_N16 2 " "Info: 588: + IC(0.000 ns) + CELL(0.080 ns) = 230.331 ns; Loc. = LCCOMB_X45_Y11_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~45 myArkanoidVHDL:inst|Add247~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.411 ns myArkanoidVHDL:inst\|Add247~49 589 COMB LCCOMB_X45_Y11_N18 2 " "Info: 589: + IC(0.000 ns) + CELL(0.080 ns) = 230.411 ns; Loc. = LCCOMB_X45_Y11_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~47 myArkanoidVHDL:inst|Add247~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.491 ns myArkanoidVHDL:inst\|Add247~51 590 COMB LCCOMB_X45_Y11_N20 2 " "Info: 590: + IC(0.000 ns) + CELL(0.080 ns) = 230.491 ns; Loc. = LCCOMB_X45_Y11_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~49 myArkanoidVHDL:inst|Add247~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 230.949 ns myArkanoidVHDL:inst\|Add247~52 591 COMB LCCOMB_X45_Y11_N22 1 " "Info: 591: + IC(0.000 ns) + CELL(0.458 ns) = 230.949 ns; Loc. = LCCOMB_X45_Y11_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add247~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add247~51 myArkanoidVHDL:inst|Add247~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.457 ns) 232.296 ns myArkanoidVHDL:inst\|Equal84~12 592 COMB LCCOMB_X44_Y12_N10 1 " "Info: 592: + IC(0.890 ns) + CELL(0.457 ns) = 232.296 ns; Loc. = LCCOMB_X44_Y12_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal84~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { myArkanoidVHDL:inst|Add247~52 myArkanoidVHDL:inst|Equal84~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.545 ns) 233.157 ns myArkanoidVHDL:inst\|Equal84~13 593 COMB LCCOMB_X44_Y12_N4 1 " "Info: 593: + IC(0.316 ns) + CELL(0.545 ns) = 233.157 ns; Loc. = LCCOMB_X44_Y12_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal84~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { myArkanoidVHDL:inst|Equal84~12 myArkanoidVHDL:inst|Equal84~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.491 ns) 233.943 ns myArkanoidVHDL:inst\|Equal84~14 594 COMB LCCOMB_X44_Y12_N30 4 " "Info: 594: + IC(0.295 ns) + CELL(0.491 ns) = 233.943 ns; Loc. = LCCOMB_X44_Y12_N30; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Equal84~14'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { myArkanoidVHDL:inst|Equal84~13 myArkanoidVHDL:inst|Equal84~14 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 234.424 ns myArkanoidVHDL:inst\|process_0~5511 595 COMB LCCOMB_X44_Y12_N0 64 " "Info: 595: + IC(0.303 ns) + CELL(0.178 ns) = 234.424 ns; Loc. = LCCOMB_X44_Y12_N0; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~5511'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { myArkanoidVHDL:inst|Equal84~14 myArkanoidVHDL:inst|process_0~5511 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.517 ns) 236.213 ns myArkanoidVHDL:inst\|Add248~1 596 COMB LCCOMB_X47_Y14_N0 2 " "Info: 596: + IC(1.272 ns) + CELL(0.517 ns) = 236.213 ns; Loc. = LCCOMB_X47_Y14_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { myArkanoidVHDL:inst|process_0~5511 myArkanoidVHDL:inst|Add248~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.293 ns myArkanoidVHDL:inst\|Add248~3 597 COMB LCCOMB_X47_Y14_N2 2 " "Info: 597: + IC(0.000 ns) + CELL(0.080 ns) = 236.293 ns; Loc. = LCCOMB_X47_Y14_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~1 myArkanoidVHDL:inst|Add248~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.373 ns myArkanoidVHDL:inst\|Add248~5 598 COMB LCCOMB_X47_Y14_N4 2 " "Info: 598: + IC(0.000 ns) + CELL(0.080 ns) = 236.373 ns; Loc. = LCCOMB_X47_Y14_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~3 myArkanoidVHDL:inst|Add248~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.453 ns myArkanoidVHDL:inst\|Add248~7 599 COMB LCCOMB_X47_Y14_N6 2 " "Info: 599: + IC(0.000 ns) + CELL(0.080 ns) = 236.453 ns; Loc. = LCCOMB_X47_Y14_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~5 myArkanoidVHDL:inst|Add248~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.533 ns myArkanoidVHDL:inst\|Add248~9 600 COMB LCCOMB_X47_Y14_N8 2 " "Info: 600: + IC(0.000 ns) + CELL(0.080 ns) = 236.533 ns; Loc. = LCCOMB_X47_Y14_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~7 myArkanoidVHDL:inst|Add248~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.613 ns myArkanoidVHDL:inst\|Add248~11 601 COMB LCCOMB_X47_Y14_N10 2 " "Info: 601: + IC(0.000 ns) + CELL(0.080 ns) = 236.613 ns; Loc. = LCCOMB_X47_Y14_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~9 myArkanoidVHDL:inst|Add248~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.693 ns myArkanoidVHDL:inst\|Add248~13 602 COMB LCCOMB_X47_Y14_N12 2 " "Info: 602: + IC(0.000 ns) + CELL(0.080 ns) = 236.693 ns; Loc. = LCCOMB_X47_Y14_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~11 myArkanoidVHDL:inst|Add248~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 236.867 ns myArkanoidVHDL:inst\|Add248~15 603 COMB LCCOMB_X47_Y14_N14 2 " "Info: 603: + IC(0.000 ns) + CELL(0.174 ns) = 236.867 ns; Loc. = LCCOMB_X47_Y14_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add248~13 myArkanoidVHDL:inst|Add248~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.947 ns myArkanoidVHDL:inst\|Add248~17 604 COMB LCCOMB_X47_Y14_N16 2 " "Info: 604: + IC(0.000 ns) + CELL(0.080 ns) = 236.947 ns; Loc. = LCCOMB_X47_Y14_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~15 myArkanoidVHDL:inst|Add248~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 237.027 ns myArkanoidVHDL:inst\|Add248~19 605 COMB LCCOMB_X47_Y14_N18 2 " "Info: 605: + IC(0.000 ns) + CELL(0.080 ns) = 237.027 ns; Loc. = LCCOMB_X47_Y14_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~17 myArkanoidVHDL:inst|Add248~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 237.107 ns myArkanoidVHDL:inst\|Add248~21 606 COMB LCCOMB_X47_Y14_N20 2 " "Info: 606: + IC(0.000 ns) + CELL(0.080 ns) = 237.107 ns; Loc. = LCCOMB_X47_Y14_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~19 myArkanoidVHDL:inst|Add248~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 237.187 ns myArkanoidVHDL:inst\|Add248~23 607 COMB LCCOMB_X47_Y14_N22 2 " "Info: 607: + IC(0.000 ns) + CELL(0.080 ns) = 237.187 ns; Loc. = LCCOMB_X47_Y14_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~21 myArkanoidVHDL:inst|Add248~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 237.267 ns myArkanoidVHDL:inst\|Add248~25 608 COMB LCCOMB_X47_Y14_N24 2 " "Info: 608: + IC(0.000 ns) + CELL(0.080 ns) = 237.267 ns; Loc. = LCCOMB_X47_Y14_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~23 myArkanoidVHDL:inst|Add248~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 237.347 ns myArkanoidVHDL:inst\|Add248~27 609 COMB LCCOMB_X47_Y14_N26 2 " "Info: 609: + IC(0.000 ns) + CELL(0.080 ns) = 237.347 ns; Loc. = LCCOMB_X47_Y14_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~25 myArkanoidVHDL:inst|Add248~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 237.427 ns myArkanoidVHDL:inst\|Add248~29 610 COMB LCCOMB_X47_Y14_N28 2 " "Info: 610: + IC(0.000 ns) + CELL(0.080 ns) = 237.427 ns; Loc. = LCCOMB_X47_Y14_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~27 myArkanoidVHDL:inst|Add248~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 237.588 ns myArkanoidVHDL:inst\|Add248~31 611 COMB LCCOMB_X47_Y14_N30 2 " "Info: 611: + IC(0.000 ns) + CELL(0.161 ns) = 237.588 ns; Loc. = LCCOMB_X47_Y14_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add248~29 myArkanoidVHDL:inst|Add248~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 238.046 ns myArkanoidVHDL:inst\|Add248~32 612 COMB LCCOMB_X47_Y13_N0 4 " "Info: 612: + IC(0.000 ns) + CELL(0.458 ns) = 238.046 ns; Loc. = LCCOMB_X47_Y13_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add248~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add248~31 myArkanoidVHDL:inst|Add248~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.609 ns) 239.546 ns myArkanoidVHDL:inst\|Add250~29 613 COMB LCCOMB_X48_Y14_N30 2 " "Info: 613: + IC(0.891 ns) + CELL(0.609 ns) = 239.546 ns; Loc. = LCCOMB_X48_Y14_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { myArkanoidVHDL:inst|Add248~32 myArkanoidVHDL:inst|Add250~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.626 ns myArkanoidVHDL:inst\|Add250~31 614 COMB LCCOMB_X48_Y13_N0 2 " "Info: 614: + IC(0.000 ns) + CELL(0.080 ns) = 239.626 ns; Loc. = LCCOMB_X48_Y13_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~29 myArkanoidVHDL:inst|Add250~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.706 ns myArkanoidVHDL:inst\|Add250~33 615 COMB LCCOMB_X48_Y13_N2 2 " "Info: 615: + IC(0.000 ns) + CELL(0.080 ns) = 239.706 ns; Loc. = LCCOMB_X48_Y13_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~31 myArkanoidVHDL:inst|Add250~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.786 ns myArkanoidVHDL:inst\|Add250~35 616 COMB LCCOMB_X48_Y13_N4 2 " "Info: 616: + IC(0.000 ns) + CELL(0.080 ns) = 239.786 ns; Loc. = LCCOMB_X48_Y13_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~33 myArkanoidVHDL:inst|Add250~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.866 ns myArkanoidVHDL:inst\|Add250~37 617 COMB LCCOMB_X48_Y13_N6 2 " "Info: 617: + IC(0.000 ns) + CELL(0.080 ns) = 239.866 ns; Loc. = LCCOMB_X48_Y13_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~35 myArkanoidVHDL:inst|Add250~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.946 ns myArkanoidVHDL:inst\|Add250~39 618 COMB LCCOMB_X48_Y13_N8 2 " "Info: 618: + IC(0.000 ns) + CELL(0.080 ns) = 239.946 ns; Loc. = LCCOMB_X48_Y13_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~37 myArkanoidVHDL:inst|Add250~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 240.026 ns myArkanoidVHDL:inst\|Add250~41 619 COMB LCCOMB_X48_Y13_N10 2 " "Info: 619: + IC(0.000 ns) + CELL(0.080 ns) = 240.026 ns; Loc. = LCCOMB_X48_Y13_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~39 myArkanoidVHDL:inst|Add250~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 240.106 ns myArkanoidVHDL:inst\|Add250~43 620 COMB LCCOMB_X48_Y13_N12 2 " "Info: 620: + IC(0.000 ns) + CELL(0.080 ns) = 240.106 ns; Loc. = LCCOMB_X48_Y13_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~41 myArkanoidVHDL:inst|Add250~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 240.280 ns myArkanoidVHDL:inst\|Add250~45 621 COMB LCCOMB_X48_Y13_N14 2 " "Info: 621: + IC(0.000 ns) + CELL(0.174 ns) = 240.280 ns; Loc. = LCCOMB_X48_Y13_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add250~43 myArkanoidVHDL:inst|Add250~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 240.360 ns myArkanoidVHDL:inst\|Add250~47 622 COMB LCCOMB_X48_Y13_N16 2 " "Info: 622: + IC(0.000 ns) + CELL(0.080 ns) = 240.360 ns; Loc. = LCCOMB_X48_Y13_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~45 myArkanoidVHDL:inst|Add250~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 240.818 ns myArkanoidVHDL:inst\|Add250~48 623 COMB LCCOMB_X48_Y13_N18 1 " "Info: 623: + IC(0.000 ns) + CELL(0.458 ns) = 240.818 ns; Loc. = LCCOMB_X48_Y13_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add250~48'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add250~47 myArkanoidVHDL:inst|Add250~48 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.450 ns) 241.563 ns myArkanoidVHDL:inst\|Equal85~10 624 COMB LCCOMB_X48_Y13_N30 1 " "Info: 624: + IC(0.295 ns) + CELL(0.450 ns) = 241.563 ns; Loc. = LCCOMB_X48_Y13_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal85~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { myArkanoidVHDL:inst|Add250~48 myArkanoidVHDL:inst|Equal85~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.521 ns) 243.005 ns myArkanoidVHDL:inst\|Equal85~11 625 COMB LCCOMB_X49_Y14_N6 1 " "Info: 625: + IC(0.921 ns) + CELL(0.521 ns) = 243.005 ns; Loc. = LCCOMB_X49_Y14_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal85~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { myArkanoidVHDL:inst|Equal85~10 myArkanoidVHDL:inst|Equal85~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 243.472 ns myArkanoidVHDL:inst\|Equal85~12 626 COMB LCCOMB_X49_Y14_N0 3 " "Info: 626: + IC(0.289 ns) + CELL(0.178 ns) = 243.472 ns; Loc. = LCCOMB_X49_Y14_N0; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|Equal85~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { myArkanoidVHDL:inst|Equal85~11 myArkanoidVHDL:inst|Equal85~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 243.960 ns myArkanoidVHDL:inst\|process_0~5514 627 COMB LCCOMB_X49_Y14_N8 65 " "Info: 627: + IC(0.310 ns) + CELL(0.178 ns) = 243.960 ns; Loc. = LCCOMB_X49_Y14_N8; Fanout = 65; COMB Node = 'myArkanoidVHDL:inst\|process_0~5514'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { myArkanoidVHDL:inst|Equal85~12 myArkanoidVHDL:inst|process_0~5514 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.517 ns) 245.462 ns myArkanoidVHDL:inst\|Add251~1 628 COMB LCCOMB_X48_Y16_N0 2 " "Info: 628: + IC(0.985 ns) + CELL(0.517 ns) = 245.462 ns; Loc. = LCCOMB_X48_Y16_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { myArkanoidVHDL:inst|process_0~5514 myArkanoidVHDL:inst|Add251~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 245.542 ns myArkanoidVHDL:inst\|Add251~3 629 COMB LCCOMB_X48_Y16_N2 2 " "Info: 629: + IC(0.000 ns) + CELL(0.080 ns) = 245.542 ns; Loc. = LCCOMB_X48_Y16_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~1 myArkanoidVHDL:inst|Add251~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 245.622 ns myArkanoidVHDL:inst\|Add251~5 630 COMB LCCOMB_X48_Y16_N4 2 " "Info: 630: + IC(0.000 ns) + CELL(0.080 ns) = 245.622 ns; Loc. = LCCOMB_X48_Y16_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~3 myArkanoidVHDL:inst|Add251~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 245.702 ns myArkanoidVHDL:inst\|Add251~7 631 COMB LCCOMB_X48_Y16_N6 2 " "Info: 631: + IC(0.000 ns) + CELL(0.080 ns) = 245.702 ns; Loc. = LCCOMB_X48_Y16_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~5 myArkanoidVHDL:inst|Add251~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 245.782 ns myArkanoidVHDL:inst\|Add251~9 632 COMB LCCOMB_X48_Y16_N8 2 " "Info: 632: + IC(0.000 ns) + CELL(0.080 ns) = 245.782 ns; Loc. = LCCOMB_X48_Y16_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~7 myArkanoidVHDL:inst|Add251~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 245.862 ns myArkanoidVHDL:inst\|Add251~11 633 COMB LCCOMB_X48_Y16_N10 2 " "Info: 633: + IC(0.000 ns) + CELL(0.080 ns) = 245.862 ns; Loc. = LCCOMB_X48_Y16_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~9 myArkanoidVHDL:inst|Add251~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 245.942 ns myArkanoidVHDL:inst\|Add251~13 634 COMB LCCOMB_X48_Y16_N12 2 " "Info: 634: + IC(0.000 ns) + CELL(0.080 ns) = 245.942 ns; Loc. = LCCOMB_X48_Y16_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~11 myArkanoidVHDL:inst|Add251~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 246.116 ns myArkanoidVHDL:inst\|Add251~15 635 COMB LCCOMB_X48_Y16_N14 2 " "Info: 635: + IC(0.000 ns) + CELL(0.174 ns) = 246.116 ns; Loc. = LCCOMB_X48_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add251~13 myArkanoidVHDL:inst|Add251~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.196 ns myArkanoidVHDL:inst\|Add251~17 636 COMB LCCOMB_X48_Y16_N16 2 " "Info: 636: + IC(0.000 ns) + CELL(0.080 ns) = 246.196 ns; Loc. = LCCOMB_X48_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~15 myArkanoidVHDL:inst|Add251~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.276 ns myArkanoidVHDL:inst\|Add251~19 637 COMB LCCOMB_X48_Y16_N18 2 " "Info: 637: + IC(0.000 ns) + CELL(0.080 ns) = 246.276 ns; Loc. = LCCOMB_X48_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~17 myArkanoidVHDL:inst|Add251~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.356 ns myArkanoidVHDL:inst\|Add251~21 638 COMB LCCOMB_X48_Y16_N20 2 " "Info: 638: + IC(0.000 ns) + CELL(0.080 ns) = 246.356 ns; Loc. = LCCOMB_X48_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~19 myArkanoidVHDL:inst|Add251~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.436 ns myArkanoidVHDL:inst\|Add251~23 639 COMB LCCOMB_X48_Y16_N22 2 " "Info: 639: + IC(0.000 ns) + CELL(0.080 ns) = 246.436 ns; Loc. = LCCOMB_X48_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~21 myArkanoidVHDL:inst|Add251~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.516 ns myArkanoidVHDL:inst\|Add251~25 640 COMB LCCOMB_X48_Y16_N24 2 " "Info: 640: + IC(0.000 ns) + CELL(0.080 ns) = 246.516 ns; Loc. = LCCOMB_X48_Y16_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~23 myArkanoidVHDL:inst|Add251~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.596 ns myArkanoidVHDL:inst\|Add251~27 641 COMB LCCOMB_X48_Y16_N26 2 " "Info: 641: + IC(0.000 ns) + CELL(0.080 ns) = 246.596 ns; Loc. = LCCOMB_X48_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~25 myArkanoidVHDL:inst|Add251~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.676 ns myArkanoidVHDL:inst\|Add251~29 642 COMB LCCOMB_X48_Y16_N28 2 " "Info: 642: + IC(0.000 ns) + CELL(0.080 ns) = 246.676 ns; Loc. = LCCOMB_X48_Y16_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~27 myArkanoidVHDL:inst|Add251~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 246.837 ns myArkanoidVHDL:inst\|Add251~31 643 COMB LCCOMB_X48_Y16_N30 2 " "Info: 643: + IC(0.000 ns) + CELL(0.161 ns) = 246.837 ns; Loc. = LCCOMB_X48_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add251~29 myArkanoidVHDL:inst|Add251~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 247.295 ns myArkanoidVHDL:inst\|Add251~32 644 COMB LCCOMB_X48_Y15_N0 4 " "Info: 644: + IC(0.000 ns) + CELL(0.458 ns) = 247.295 ns; Loc. = LCCOMB_X48_Y15_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add251~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add251~31 myArkanoidVHDL:inst|Add251~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.609 ns) 248.685 ns myArkanoidVHDL:inst\|Add253~29 645 COMB LCCOMB_X49_Y16_N30 2 " "Info: 645: + IC(0.781 ns) + CELL(0.609 ns) = 248.685 ns; Loc. = LCCOMB_X49_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { myArkanoidVHDL:inst|Add251~32 myArkanoidVHDL:inst|Add253~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.765 ns myArkanoidVHDL:inst\|Add253~31 646 COMB LCCOMB_X49_Y15_N0 2 " "Info: 646: + IC(0.000 ns) + CELL(0.080 ns) = 248.765 ns; Loc. = LCCOMB_X49_Y15_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~29 myArkanoidVHDL:inst|Add253~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.845 ns myArkanoidVHDL:inst\|Add253~33 647 COMB LCCOMB_X49_Y15_N2 2 " "Info: 647: + IC(0.000 ns) + CELL(0.080 ns) = 248.845 ns; Loc. = LCCOMB_X49_Y15_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~31 myArkanoidVHDL:inst|Add253~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.925 ns myArkanoidVHDL:inst\|Add253~35 648 COMB LCCOMB_X49_Y15_N4 2 " "Info: 648: + IC(0.000 ns) + CELL(0.080 ns) = 248.925 ns; Loc. = LCCOMB_X49_Y15_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~33 myArkanoidVHDL:inst|Add253~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.005 ns myArkanoidVHDL:inst\|Add253~37 649 COMB LCCOMB_X49_Y15_N6 2 " "Info: 649: + IC(0.000 ns) + CELL(0.080 ns) = 249.005 ns; Loc. = LCCOMB_X49_Y15_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~35 myArkanoidVHDL:inst|Add253~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.085 ns myArkanoidVHDL:inst\|Add253~39 650 COMB LCCOMB_X49_Y15_N8 2 " "Info: 650: + IC(0.000 ns) + CELL(0.080 ns) = 249.085 ns; Loc. = LCCOMB_X49_Y15_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~37 myArkanoidVHDL:inst|Add253~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.165 ns myArkanoidVHDL:inst\|Add253~41 651 COMB LCCOMB_X49_Y15_N10 2 " "Info: 651: + IC(0.000 ns) + CELL(0.080 ns) = 249.165 ns; Loc. = LCCOMB_X49_Y15_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~39 myArkanoidVHDL:inst|Add253~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 249.623 ns myArkanoidVHDL:inst\|Add253~42 652 COMB LCCOMB_X49_Y15_N12 1 " "Info: 652: + IC(0.000 ns) + CELL(0.458 ns) = 249.623 ns; Loc. = LCCOMB_X49_Y15_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add253~42'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add253~41 myArkanoidVHDL:inst|Add253~42 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.455 ns) 250.927 ns myArkanoidVHDL:inst\|Equal86~8 653 COMB LCCOMB_X49_Y17_N20 1 " "Info: 653: + IC(0.849 ns) + CELL(0.455 ns) = 250.927 ns; Loc. = LCCOMB_X49_Y17_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal86~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { myArkanoidVHDL:inst|Add253~42 myArkanoidVHDL:inst|Equal86~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 251.546 ns myArkanoidVHDL:inst\|Equal86~9 654 COMB LCCOMB_X49_Y17_N26 1 " "Info: 654: + IC(0.297 ns) + CELL(0.322 ns) = 251.546 ns; Loc. = LCCOMB_X49_Y17_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal86~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { myArkanoidVHDL:inst|Equal86~8 myArkanoidVHDL:inst|Equal86~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.322 ns) 252.783 ns myArkanoidVHDL:inst\|Equal86~12 655 COMB LCCOMB_X49_Y13_N14 3 " "Info: 655: + IC(0.915 ns) + CELL(0.322 ns) = 252.783 ns; Loc. = LCCOMB_X49_Y13_N14; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|Equal86~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { myArkanoidVHDL:inst|Equal86~9 myArkanoidVHDL:inst|Equal86~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.322 ns) 253.939 ns myArkanoidVHDL:inst\|process_0~5993 656 COMB LCCOMB_X46_Y13_N12 65 " "Info: 656: + IC(0.834 ns) + CELL(0.322 ns) = 253.939 ns; Loc. = LCCOMB_X46_Y13_N12; Fanout = 65; COMB Node = 'myArkanoidVHDL:inst\|process_0~5993'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { myArkanoidVHDL:inst|Equal86~12 myArkanoidVHDL:inst|process_0~5993 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.517 ns) 255.430 ns myArkanoidVHDL:inst\|Add254~1 657 COMB LCCOMB_X46_Y16_N0 2 " "Info: 657: + IC(0.974 ns) + CELL(0.517 ns) = 255.430 ns; Loc. = LCCOMB_X46_Y16_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add254~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 255.510 ns myArkanoidVHDL:inst\|Add254~3 658 COMB LCCOMB_X46_Y16_N2 2 " "Info: 658: + IC(0.000 ns) + CELL(0.080 ns) = 255.510 ns; Loc. = LCCOMB_X46_Y16_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~1 myArkanoidVHDL:inst|Add254~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 255.590 ns myArkanoidVHDL:inst\|Add254~5 659 COMB LCCOMB_X46_Y16_N4 2 " "Info: 659: + IC(0.000 ns) + CELL(0.080 ns) = 255.590 ns; Loc. = LCCOMB_X46_Y16_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~3 myArkanoidVHDL:inst|Add254~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 255.670 ns myArkanoidVHDL:inst\|Add254~7 660 COMB LCCOMB_X46_Y16_N6 2 " "Info: 660: + IC(0.000 ns) + CELL(0.080 ns) = 255.670 ns; Loc. = LCCOMB_X46_Y16_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~5 myArkanoidVHDL:inst|Add254~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 255.750 ns myArkanoidVHDL:inst\|Add254~9 661 COMB LCCOMB_X46_Y16_N8 2 " "Info: 661: + IC(0.000 ns) + CELL(0.080 ns) = 255.750 ns; Loc. = LCCOMB_X46_Y16_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~7 myArkanoidVHDL:inst|Add254~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 255.830 ns myArkanoidVHDL:inst\|Add254~11 662 COMB LCCOMB_X46_Y16_N10 2 " "Info: 662: + IC(0.000 ns) + CELL(0.080 ns) = 255.830 ns; Loc. = LCCOMB_X46_Y16_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~9 myArkanoidVHDL:inst|Add254~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 255.910 ns myArkanoidVHDL:inst\|Add254~13 663 COMB LCCOMB_X46_Y16_N12 2 " "Info: 663: + IC(0.000 ns) + CELL(0.080 ns) = 255.910 ns; Loc. = LCCOMB_X46_Y16_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~11 myArkanoidVHDL:inst|Add254~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 256.084 ns myArkanoidVHDL:inst\|Add254~15 664 COMB LCCOMB_X46_Y16_N14 2 " "Info: 664: + IC(0.000 ns) + CELL(0.174 ns) = 256.084 ns; Loc. = LCCOMB_X46_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add254~13 myArkanoidVHDL:inst|Add254~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.164 ns myArkanoidVHDL:inst\|Add254~17 665 COMB LCCOMB_X46_Y16_N16 2 " "Info: 665: + IC(0.000 ns) + CELL(0.080 ns) = 256.164 ns; Loc. = LCCOMB_X46_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~15 myArkanoidVHDL:inst|Add254~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.244 ns myArkanoidVHDL:inst\|Add254~19 666 COMB LCCOMB_X46_Y16_N18 2 " "Info: 666: + IC(0.000 ns) + CELL(0.080 ns) = 256.244 ns; Loc. = LCCOMB_X46_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~17 myArkanoidVHDL:inst|Add254~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.324 ns myArkanoidVHDL:inst\|Add254~21 667 COMB LCCOMB_X46_Y16_N20 2 " "Info: 667: + IC(0.000 ns) + CELL(0.080 ns) = 256.324 ns; Loc. = LCCOMB_X46_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~19 myArkanoidVHDL:inst|Add254~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.404 ns myArkanoidVHDL:inst\|Add254~23 668 COMB LCCOMB_X46_Y16_N22 2 " "Info: 668: + IC(0.000 ns) + CELL(0.080 ns) = 256.404 ns; Loc. = LCCOMB_X46_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~21 myArkanoidVHDL:inst|Add254~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.484 ns myArkanoidVHDL:inst\|Add254~25 669 COMB LCCOMB_X46_Y16_N24 2 " "Info: 669: + IC(0.000 ns) + CELL(0.080 ns) = 256.484 ns; Loc. = LCCOMB_X46_Y16_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~23 myArkanoidVHDL:inst|Add254~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.564 ns myArkanoidVHDL:inst\|Add254~27 670 COMB LCCOMB_X46_Y16_N26 2 " "Info: 670: + IC(0.000 ns) + CELL(0.080 ns) = 256.564 ns; Loc. = LCCOMB_X46_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~25 myArkanoidVHDL:inst|Add254~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.644 ns myArkanoidVHDL:inst\|Add254~29 671 COMB LCCOMB_X46_Y16_N28 2 " "Info: 671: + IC(0.000 ns) + CELL(0.080 ns) = 256.644 ns; Loc. = LCCOMB_X46_Y16_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~27 myArkanoidVHDL:inst|Add254~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 256.805 ns myArkanoidVHDL:inst\|Add254~31 672 COMB LCCOMB_X46_Y16_N30 2 " "Info: 672: + IC(0.000 ns) + CELL(0.161 ns) = 256.805 ns; Loc. = LCCOMB_X46_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add254~29 myArkanoidVHDL:inst|Add254~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 257.263 ns myArkanoidVHDL:inst\|Add254~32 673 COMB LCCOMB_X46_Y15_N0 4 " "Info: 673: + IC(0.000 ns) + CELL(0.458 ns) = 257.263 ns; Loc. = LCCOMB_X46_Y15_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add254~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add254~31 myArkanoidVHDL:inst|Add254~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.595 ns) 258.647 ns myArkanoidVHDL:inst\|Add256~29 674 COMB LCCOMB_X47_Y16_N30 2 " "Info: 674: + IC(0.789 ns) + CELL(0.595 ns) = 258.647 ns; Loc. = LCCOMB_X47_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add256~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { myArkanoidVHDL:inst|Add254~32 myArkanoidVHDL:inst|Add256~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.727 ns myArkanoidVHDL:inst\|Add256~31 675 COMB LCCOMB_X47_Y15_N0 2 " "Info: 675: + IC(0.000 ns) + CELL(0.080 ns) = 258.727 ns; Loc. = LCCOMB_X47_Y15_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add256~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add256~29 myArkanoidVHDL:inst|Add256~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.807 ns myArkanoidVHDL:inst\|Add256~33 676 COMB LCCOMB_X47_Y15_N2 2 " "Info: 676: + IC(0.000 ns) + CELL(0.080 ns) = 258.807 ns; Loc. = LCCOMB_X47_Y15_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add256~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add256~31 myArkanoidVHDL:inst|Add256~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 259.265 ns myArkanoidVHDL:inst\|Add256~34 677 COMB LCCOMB_X47_Y15_N4 1 " "Info: 677: + IC(0.000 ns) + CELL(0.458 ns) = 259.265 ns; Loc. = LCCOMB_X47_Y15_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add256~34'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add256~33 myArkanoidVHDL:inst|Add256~34 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.450 ns) 261.115 ns myArkanoidVHDL:inst\|Equal87~10 678 COMB LCCOMB_X48_Y17_N24 1 " "Info: 678: + IC(1.400 ns) + CELL(0.450 ns) = 261.115 ns; Loc. = LCCOMB_X48_Y17_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal87~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { myArkanoidVHDL:inst|Add256~34 myArkanoidVHDL:inst|Equal87~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 261.735 ns myArkanoidVHDL:inst\|Equal87~11 679 COMB LCCOMB_X48_Y17_N14 2 " "Info: 679: + IC(0.298 ns) + CELL(0.322 ns) = 261.735 ns; Loc. = LCCOMB_X48_Y17_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal87~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { myArkanoidVHDL:inst|Equal87~10 myArkanoidVHDL:inst|Equal87~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.491 ns) 262.717 ns myArkanoidVHDL:inst\|process_0~1426 680 COMB LCCOMB_X47_Y17_N22 65 " "Info: 680: + IC(0.491 ns) + CELL(0.491 ns) = 262.717 ns; Loc. = LCCOMB_X47_Y17_N22; Fanout = 65; COMB Node = 'myArkanoidVHDL:inst\|process_0~1426'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { myArkanoidVHDL:inst|Equal87~11 myArkanoidVHDL:inst|process_0~1426 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.517 ns) 264.430 ns myArkanoidVHDL:inst\|Add257~1 681 COMB LCCOMB_X45_Y16_N0 2 " "Info: 681: + IC(1.196 ns) + CELL(0.517 ns) = 264.430 ns; Loc. = LCCOMB_X45_Y16_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { myArkanoidVHDL:inst|process_0~1426 myArkanoidVHDL:inst|Add257~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 264.510 ns myArkanoidVHDL:inst\|Add257~3 682 COMB LCCOMB_X45_Y16_N2 2 " "Info: 682: + IC(0.000 ns) + CELL(0.080 ns) = 264.510 ns; Loc. = LCCOMB_X45_Y16_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~1 myArkanoidVHDL:inst|Add257~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 264.590 ns myArkanoidVHDL:inst\|Add257~5 683 COMB LCCOMB_X45_Y16_N4 2 " "Info: 683: + IC(0.000 ns) + CELL(0.080 ns) = 264.590 ns; Loc. = LCCOMB_X45_Y16_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~3 myArkanoidVHDL:inst|Add257~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 264.670 ns myArkanoidVHDL:inst\|Add257~7 684 COMB LCCOMB_X45_Y16_N6 2 " "Info: 684: + IC(0.000 ns) + CELL(0.080 ns) = 264.670 ns; Loc. = LCCOMB_X45_Y16_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~5 myArkanoidVHDL:inst|Add257~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 264.750 ns myArkanoidVHDL:inst\|Add257~9 685 COMB LCCOMB_X45_Y16_N8 2 " "Info: 685: + IC(0.000 ns) + CELL(0.080 ns) = 264.750 ns; Loc. = LCCOMB_X45_Y16_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~7 myArkanoidVHDL:inst|Add257~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 264.830 ns myArkanoidVHDL:inst\|Add257~11 686 COMB LCCOMB_X45_Y16_N10 2 " "Info: 686: + IC(0.000 ns) + CELL(0.080 ns) = 264.830 ns; Loc. = LCCOMB_X45_Y16_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~9 myArkanoidVHDL:inst|Add257~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 264.910 ns myArkanoidVHDL:inst\|Add257~13 687 COMB LCCOMB_X45_Y16_N12 2 " "Info: 687: + IC(0.000 ns) + CELL(0.080 ns) = 264.910 ns; Loc. = LCCOMB_X45_Y16_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~11 myArkanoidVHDL:inst|Add257~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 265.084 ns myArkanoidVHDL:inst\|Add257~15 688 COMB LCCOMB_X45_Y16_N14 2 " "Info: 688: + IC(0.000 ns) + CELL(0.174 ns) = 265.084 ns; Loc. = LCCOMB_X45_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add257~13 myArkanoidVHDL:inst|Add257~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 265.164 ns myArkanoidVHDL:inst\|Add257~17 689 COMB LCCOMB_X45_Y16_N16 2 " "Info: 689: + IC(0.000 ns) + CELL(0.080 ns) = 265.164 ns; Loc. = LCCOMB_X45_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~15 myArkanoidVHDL:inst|Add257~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 265.244 ns myArkanoidVHDL:inst\|Add257~19 690 COMB LCCOMB_X45_Y16_N18 2 " "Info: 690: + IC(0.000 ns) + CELL(0.080 ns) = 265.244 ns; Loc. = LCCOMB_X45_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~17 myArkanoidVHDL:inst|Add257~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 265.702 ns myArkanoidVHDL:inst\|Add257~20 691 COMB LCCOMB_X45_Y16_N20 4 " "Info: 691: + IC(0.000 ns) + CELL(0.458 ns) = 265.702 ns; Loc. = LCCOMB_X45_Y16_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add257~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add257~19 myArkanoidVHDL:inst|Add257~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.517 ns) 267.054 ns myArkanoidVHDL:inst\|Add260~19 692 COMB LCCOMB_X44_Y16_N20 2 " "Info: 692: + IC(0.835 ns) + CELL(0.517 ns) = 267.054 ns; Loc. = LCCOMB_X44_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { myArkanoidVHDL:inst|Add257~20 myArkanoidVHDL:inst|Add260~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.134 ns myArkanoidVHDL:inst\|Add260~21 693 COMB LCCOMB_X44_Y16_N22 2 " "Info: 693: + IC(0.000 ns) + CELL(0.080 ns) = 267.134 ns; Loc. = LCCOMB_X44_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~19 myArkanoidVHDL:inst|Add260~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.214 ns myArkanoidVHDL:inst\|Add260~23 694 COMB LCCOMB_X44_Y16_N24 2 " "Info: 694: + IC(0.000 ns) + CELL(0.080 ns) = 267.214 ns; Loc. = LCCOMB_X44_Y16_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~21 myArkanoidVHDL:inst|Add260~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.294 ns myArkanoidVHDL:inst\|Add260~25 695 COMB LCCOMB_X44_Y16_N26 2 " "Info: 695: + IC(0.000 ns) + CELL(0.080 ns) = 267.294 ns; Loc. = LCCOMB_X44_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~23 myArkanoidVHDL:inst|Add260~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.374 ns myArkanoidVHDL:inst\|Add260~27 696 COMB LCCOMB_X44_Y16_N28 2 " "Info: 696: + IC(0.000 ns) + CELL(0.080 ns) = 267.374 ns; Loc. = LCCOMB_X44_Y16_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~25 myArkanoidVHDL:inst|Add260~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 267.535 ns myArkanoidVHDL:inst\|Add260~29 697 COMB LCCOMB_X44_Y16_N30 2 " "Info: 697: + IC(0.000 ns) + CELL(0.161 ns) = 267.535 ns; Loc. = LCCOMB_X44_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add260~27 myArkanoidVHDL:inst|Add260~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.615 ns myArkanoidVHDL:inst\|Add260~31 698 COMB LCCOMB_X44_Y15_N0 2 " "Info: 698: + IC(0.000 ns) + CELL(0.080 ns) = 267.615 ns; Loc. = LCCOMB_X44_Y15_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~29 myArkanoidVHDL:inst|Add260~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.695 ns myArkanoidVHDL:inst\|Add260~33 699 COMB LCCOMB_X44_Y15_N2 2 " "Info: 699: + IC(0.000 ns) + CELL(0.080 ns) = 267.695 ns; Loc. = LCCOMB_X44_Y15_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~31 myArkanoidVHDL:inst|Add260~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.775 ns myArkanoidVHDL:inst\|Add260~35 700 COMB LCCOMB_X44_Y15_N4 2 " "Info: 700: + IC(0.000 ns) + CELL(0.080 ns) = 267.775 ns; Loc. = LCCOMB_X44_Y15_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~33 myArkanoidVHDL:inst|Add260~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.855 ns myArkanoidVHDL:inst\|Add260~37 701 COMB LCCOMB_X44_Y15_N6 2 " "Info: 701: + IC(0.000 ns) + CELL(0.080 ns) = 267.855 ns; Loc. = LCCOMB_X44_Y15_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~35 myArkanoidVHDL:inst|Add260~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.935 ns myArkanoidVHDL:inst\|Add260~39 702 COMB LCCOMB_X44_Y15_N8 2 " "Info: 702: + IC(0.000 ns) + CELL(0.080 ns) = 267.935 ns; Loc. = LCCOMB_X44_Y15_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~37 myArkanoidVHDL:inst|Add260~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.015 ns myArkanoidVHDL:inst\|Add260~41 703 COMB LCCOMB_X44_Y15_N10 2 " "Info: 703: + IC(0.000 ns) + CELL(0.080 ns) = 268.015 ns; Loc. = LCCOMB_X44_Y15_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~39 myArkanoidVHDL:inst|Add260~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.095 ns myArkanoidVHDL:inst\|Add260~43 704 COMB LCCOMB_X44_Y15_N12 2 " "Info: 704: + IC(0.000 ns) + CELL(0.080 ns) = 268.095 ns; Loc. = LCCOMB_X44_Y15_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~41 myArkanoidVHDL:inst|Add260~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 268.269 ns myArkanoidVHDL:inst\|Add260~45 705 COMB LCCOMB_X44_Y15_N14 2 " "Info: 705: + IC(0.000 ns) + CELL(0.174 ns) = 268.269 ns; Loc. = LCCOMB_X44_Y15_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add260~43 myArkanoidVHDL:inst|Add260~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.349 ns myArkanoidVHDL:inst\|Add260~47 706 COMB LCCOMB_X44_Y15_N16 2 " "Info: 706: + IC(0.000 ns) + CELL(0.080 ns) = 268.349 ns; Loc. = LCCOMB_X44_Y15_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~45 myArkanoidVHDL:inst|Add260~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.429 ns myArkanoidVHDL:inst\|Add260~49 707 COMB LCCOMB_X44_Y15_N18 2 " "Info: 707: + IC(0.000 ns) + CELL(0.080 ns) = 268.429 ns; Loc. = LCCOMB_X44_Y15_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~47 myArkanoidVHDL:inst|Add260~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.509 ns myArkanoidVHDL:inst\|Add260~51 708 COMB LCCOMB_X44_Y15_N20 2 " "Info: 708: + IC(0.000 ns) + CELL(0.080 ns) = 268.509 ns; Loc. = LCCOMB_X44_Y15_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~49 myArkanoidVHDL:inst|Add260~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.589 ns myArkanoidVHDL:inst\|Add260~53 709 COMB LCCOMB_X44_Y15_N22 2 " "Info: 709: + IC(0.000 ns) + CELL(0.080 ns) = 268.589 ns; Loc. = LCCOMB_X44_Y15_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~51 myArkanoidVHDL:inst|Add260~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 269.047 ns myArkanoidVHDL:inst\|Add260~54 710 COMB LCCOMB_X44_Y15_N24 1 " "Info: 710: + IC(0.000 ns) + CELL(0.458 ns) = 269.047 ns; Loc. = LCCOMB_X44_Y15_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add260~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add260~53 myArkanoidVHDL:inst|Add260~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.521 ns) 270.427 ns myArkanoidVHDL:inst\|process_0~6070 711 COMB LCCOMB_X43_Y16_N12 1 " "Info: 711: + IC(0.859 ns) + CELL(0.521 ns) = 270.427 ns; Loc. = LCCOMB_X43_Y16_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6070'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { myArkanoidVHDL:inst|Add260~54 myArkanoidVHDL:inst|process_0~6070 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 270.896 ns myArkanoidVHDL:inst\|process_0~6071 712 COMB LCCOMB_X43_Y16_N18 1 " "Info: 712: + IC(0.291 ns) + CELL(0.178 ns) = 270.896 ns; Loc. = LCCOMB_X43_Y16_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6071'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { myArkanoidVHDL:inst|process_0~6070 myArkanoidVHDL:inst|process_0~6071 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.177 ns) 271.367 ns myArkanoidVHDL:inst\|process_0~6073 713 COMB LCCOMB_X43_Y16_N26 2 " "Info: 713: + IC(0.294 ns) + CELL(0.177 ns) = 271.367 ns; Loc. = LCCOMB_X43_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~6073'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { myArkanoidVHDL:inst|process_0~6071 myArkanoidVHDL:inst|process_0~6073 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 271.851 ns myArkanoidVHDL:inst\|process_0~6084 714 COMB LCCOMB_X43_Y16_N20 1 " "Info: 714: + IC(0.306 ns) + CELL(0.178 ns) = 271.851 ns; Loc. = LCCOMB_X43_Y16_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6084'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { myArkanoidVHDL:inst|process_0~6073 myArkanoidVHDL:inst|process_0~6084 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.178 ns) 272.550 ns myArkanoidVHDL:inst\|process_0~6094 715 COMB LCCOMB_X42_Y16_N28 1 " "Info: 715: + IC(0.521 ns) + CELL(0.178 ns) = 272.550 ns; Loc. = LCCOMB_X42_Y16_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6094'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { myArkanoidVHDL:inst|process_0~6084 myArkanoidVHDL:inst|process_0~6094 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.178 ns) 273.255 ns myArkanoidVHDL:inst\|process_0~6099 716 COMB LCCOMB_X43_Y16_N10 4 " "Info: 716: + IC(0.527 ns) + CELL(0.178 ns) = 273.255 ns; Loc. = LCCOMB_X43_Y16_N10; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~6099'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { myArkanoidVHDL:inst|process_0~6094 myArkanoidVHDL:inst|process_0~6099 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.178 ns) 275.190 ns myArkanoidVHDL:inst\|ballPositionH~1131 717 COMB LCCOMB_X14_Y16_N6 46 " "Info: 717: + IC(1.757 ns) + CELL(0.178 ns) = 275.190 ns; Loc. = LCCOMB_X14_Y16_N6; Fanout = 46; COMB Node = 'myArkanoidVHDL:inst\|ballPositionH~1131'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { myArkanoidVHDL:inst|process_0~6099 myArkanoidVHDL:inst|ballPositionH~1131 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.414 ns) + CELL(0.178 ns) 277.782 ns myArkanoidVHDL:inst\|ballPositionH~1145 718 COMB LCCOMB_X47_Y19_N8 25 " "Info: 718: + IC(2.414 ns) + CELL(0.178 ns) = 277.782 ns; Loc. = LCCOMB_X47_Y19_N8; Fanout = 25; COMB Node = 'myArkanoidVHDL:inst\|ballPositionH~1145'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { myArkanoidVHDL:inst|ballPositionH~1131 myArkanoidVHDL:inst|ballPositionH~1145 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(0.495 ns) 280.949 ns myArkanoidVHDL:inst\|Add295~5 719 COMB LCCOMB_X14_Y13_N10 2 " "Info: 719: + IC(2.672 ns) + CELL(0.495 ns) = 280.949 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { myArkanoidVHDL:inst|ballPositionH~1145 myArkanoidVHDL:inst|Add295~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.029 ns myArkanoidVHDL:inst\|Add295~7 720 COMB LCCOMB_X14_Y13_N12 2 " "Info: 720: + IC(0.000 ns) + CELL(0.080 ns) = 281.029 ns; Loc. = LCCOMB_X14_Y13_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add295~5 myArkanoidVHDL:inst|Add295~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 281.203 ns myArkanoidVHDL:inst\|Add295~9 721 COMB LCCOMB_X14_Y13_N14 2 " "Info: 721: + IC(0.000 ns) + CELL(0.174 ns) = 281.203 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add295~7 myArkanoidVHDL:inst|Add295~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.283 ns myArkanoidVHDL:inst\|Add295~11 722 COMB LCCOMB_X14_Y13_N16 2 " "Info: 722: + IC(0.000 ns) + CELL(0.080 ns) = 281.283 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add295~9 myArkanoidVHDL:inst|Add295~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.363 ns myArkanoidVHDL:inst\|Add295~13 723 COMB LCCOMB_X14_Y13_N18 2 " "Info: 723: + IC(0.000 ns) + CELL(0.080 ns) = 281.363 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add295~11 myArkanoidVHDL:inst|Add295~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.443 ns myArkanoidVHDL:inst\|Add295~15 724 COMB LCCOMB_X14_Y13_N20 2 " "Info: 724: + IC(0.000 ns) + CELL(0.080 ns) = 281.443 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add295~13 myArkanoidVHDL:inst|Add295~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 281.523 ns myArkanoidVHDL:inst\|Add295~17 725 COMB LCCOMB_X14_Y13_N22 2 " "Info: 725: + IC(0.000 ns) + CELL(0.080 ns) = 281.523 ns; Loc. = LCCOMB_X14_Y13_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add295~15 myArkanoidVHDL:inst|Add295~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 281.981 ns myArkanoidVHDL:inst\|Add295~18 726 COMB LCCOMB_X14_Y13_N24 1 " "Info: 726: + IC(0.000 ns) + CELL(0.458 ns) = 281.981 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add295~18'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 282.600 ns myArkanoidVHDL:inst\|Equal130~0 727 COMB LCCOMB_X14_Y13_N28 1 " "Info: 727: + IC(0.297 ns) + CELL(0.322 ns) = 282.600 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~0'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.491 ns) 283.380 ns myArkanoidVHDL:inst\|Equal130~4 728 COMB LCCOMB_X14_Y13_N30 1 " "Info: 728: + IC(0.289 ns) + CELL(0.491 ns) = 283.380 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.322 ns) 284.199 ns myArkanoidVHDL:inst\|Equal130~6 729 COMB LCCOMB_X15_Y13_N2 1 " "Info: 729: + IC(0.497 ns) + CELL(0.322 ns) = 284.199 ns; Loc. = LCCOMB_X15_Y13_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.178 ns) 285.266 ns myArkanoidVHDL:inst\|process_0~1510 730 COMB LCCOMB_X15_Y14_N28 2 " "Info: 730: + IC(0.889 ns) + CELL(0.178 ns) = 285.266 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~1510'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.322 ns) 286.487 ns myArkanoidVHDL:inst\|process_0~6199 731 COMB LCCOMB_X16_Y17_N24 1 " "Info: 731: + IC(0.899 ns) + CELL(0.322 ns) = 286.487 ns; Loc. = LCCOMB_X16_Y17_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6199'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6199 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.322 ns) 287.127 ns myArkanoidVHDL:inst\|red0_signal~1242 732 COMB LCCOMB_X16_Y17_N2 3 " "Info: 732: + IC(0.318 ns) + CELL(0.322 ns) = 287.127 ns; Loc. = LCCOMB_X16_Y17_N2; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|red0_signal~1242'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { myArkanoidVHDL:inst|process_0~6199 myArkanoidVHDL:inst|red0_signal~1242 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.178 ns) 287.628 ns myArkanoidVHDL:inst\|red1_signal~1128 733 COMB LCCOMB_X16_Y17_N10 1 " "Info: 733: + IC(0.323 ns) + CELL(0.178 ns) = 287.628 ns; Loc. = LCCOMB_X16_Y17_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|red1_signal~1128'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { myArkanoidVHDL:inst|red0_signal~1242 myArkanoidVHDL:inst|red1_signal~1128 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.178 ns) 289.003 ns myArkanoidVHDL:inst\|red3_signal~1005 734 COMB LCCOMB_X18_Y13_N0 4 " "Info: 734: + IC(1.197 ns) + CELL(0.178 ns) = 289.003 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|red3_signal~1005'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { myArkanoidVHDL:inst|red1_signal~1128 myArkanoidVHDL:inst|red3_signal~1005 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.178 ns) 289.499 ns myArkanoidVHDL:inst\|green3_signal~1201 735 COMB LCCOMB_X18_Y13_N18 2 " "Info: 735: + IC(0.318 ns) + CELL(0.178 ns) = 289.499 ns; Loc. = LCCOMB_X18_Y13_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|green3_signal~1201'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { myArkanoidVHDL:inst|red3_signal~1005 myArkanoidVHDL:inst|green3_signal~1201 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.178 ns) 290.787 ns myArkanoidVHDL:inst\|green3_signal~1208 736 COMB LCCOMB_X26_Y13_N30 11 " "Info: 736: + IC(1.110 ns) + CELL(0.178 ns) = 290.787 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|green3_signal~1208'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { myArkanoidVHDL:inst|green3_signal~1201 myArkanoidVHDL:inst|green3_signal~1208 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.758 ns) 292.363 ns myArkanoidVHDL:inst\|red0_signal 737 REG LCFF_X24_Y13_N21 1 " "Info: 737: + IC(0.818 ns) + CELL(0.758 ns) = 292.363 ns; Loc. = LCFF_X24_Y13_N21; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red0_signal'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { myArkanoidVHDL:inst|green3_signal~1208 myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "138.280 ns ( 47.30 % ) " "Info: Total cell delay = 138.280 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "154.083 ns ( 52.70 % ) " "Info: Total interconnect delay = 154.083 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "292.363 ns" { myArkanoidVHDL:inst|ballPositionV[0] myArkanoidVHDL:inst|ballPositionV~1171 myArkanoidVHDL:inst|Add114~1 myArkanoidVHDL:inst|Add114~3 myArkanoidVHDL:inst|Add114~5 myArkanoidVHDL:inst|Add114~7 myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~26 myArkanoidVHDL:inst|ballPositionV~1251 myArkanoidVHDL:inst|Add117~27 myArkanoidVHDL:inst|Add117~29 myArkanoidVHDL:inst|Add117~31 myArkanoidVHDL:inst|Add117~33 myArkanoidVHDL:inst|Add117~35 myArkanoidVHDL:inst|Add117~37 myArkanoidVHDL:inst|Add117~38 myArkanoidVHDL:inst|LessThan241~2 myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3895 myArkanoidVHDL:inst|process_0~3897 myArkanoidVHDL:inst|process_0~3898 myArkanoidVHDL:inst|process_0~3899 myArkanoidVHDL:inst|process_0~3902 myArkanoidVHDL:inst|process_0~3926 myArkanoidVHDL:inst|process_0~6234 myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~3 myArkanoidVHDL:inst|Add127~5 myArkanoidVHDL:inst|Add127~7 myArkanoidVHDL:inst|Add127~9 myArkanoidVHDL:inst|Add127~11 myArkanoidVHDL:inst|Add127~13 myArkanoidVHDL:inst|Add127~15 myArkanoidVHDL:inst|Add127~17 myArkanoidVHDL:inst|Add127~19 myArkanoidVHDL:inst|Add127~20 myArkanoidVHDL:inst|Add131~21 myArkanoidVHDL:inst|Add131~23 myArkanoidVHDL:inst|Add131~25 myArkanoidVHDL:inst|Add131~27 myArkanoidVHDL:inst|Add131~29 myArkanoidVHDL:inst|Add131~31 myArkanoidVHDL:inst|Add131~33 myArkanoidVHDL:inst|Add131~35 myArkanoidVHDL:inst|Add131~37 myArkanoidVHDL:inst|Add131~39 myArkanoidVHDL:inst|Add131~41 myArkanoidVHDL:inst|Add131~43 myArkanoidVHDL:inst|Add131~45 myArkanoidVHDL:inst|Add131~47 myArkanoidVHDL:inst|Add131~49 myArkanoidVHDL:inst|Add131~51 myArkanoidVHDL:inst|Add131~53 myArkanoidVHDL:inst|Add131~54 myArkanoidVHDL:inst|process_0~3974 myArkanoidVHDL:inst|process_0~3975 myArkanoidVHDL:inst|process_0~3977 myArkanoidVHDL:inst|process_0~3979 myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3987 myArkanoidVHDL:inst|process_0~6240 myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~33 myArkanoidVHDL:inst|Add133~35 myArkanoidVHDL:inst|Add133~37 myArkanoidVHDL:inst|Add133~39 myArkanoidVHDL:inst|Add133~41 myArkanoidVHDL:inst|Add133~43 myArkanoidVHDL:inst|Add133~45 myArkanoidVHDL:inst|Add133~47 myArkanoidVHDL:inst|Add133~49 myArkanoidVHDL:inst|Add133~51 myArkanoidVHDL:inst|Add133~53 myArkanoidVHDL:inst|Add133~55 myArkanoidVHDL:inst|Add133~57 myArkanoidVHDL:inst|Add133~59 myArkanoidVHDL:inst|Add133~61 myArkanoidVHDL:inst|Add133~62 myArkanoidVHDL:inst|process_0~6241 myArkanoidVHDL:inst|process_0~3997 myArkanoidVHDL:inst|process_0~4003 myArkanoidVHDL:inst|process_0~4007 myArkanoidVHDL:inst|process_0~4031 myArkanoidVHDL:inst|process_0~4048 myArkanoidVHDL:inst|process_0~4051 myArkanoidVHDL:inst|process_0~4052 myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~21 myArkanoidVHDL:inst|Add139~23 myArkanoidVHDL:inst|Add139~25 myArkanoidVHDL:inst|Add139~27 myArkanoidVHDL:inst|Add139~28 myArkanoidVHDL:inst|Add142~25 myArkanoidVHDL:inst|Add142~27 myArkanoidVHDL:inst|Add142~29 myArkanoidVHDL:inst|Add142~31 myArkanoidVHDL:inst|Add142~33 myArkanoidVHDL:inst|Add142~35 myArkanoidVHDL:inst|Add142~37 myArkanoidVHDL:inst|Add142~39 myArkanoidVHDL:inst|Add142~41 myArkanoidVHDL:inst|Add142~43 myArkanoidVHDL:inst|Add142~45 myArkanoidVHDL:inst|Add142~47 myArkanoidVHDL:inst|Add142~49 myArkanoidVHDL:inst|Add142~51 myArkanoidVHDL:inst|Add142~52 myArkanoidVHDL:inst|LessThan328~7 myArkanoidVHDL:inst|LessThan328~8 myArkanoidVHDL:inst|LessThan328~12 myArkanoidVHDL:inst|process_0~4059 myArkanoidVHDL:inst|process_0~4074 myArkanoidVHDL:inst|process_0~4118 myArkanoidVHDL:inst|process_0~4407 myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~17 myArkanoidVHDL:inst|Add145~19 myArkanoidVHDL:inst|Add145~21 myArkanoidVHDL:inst|Add145~23 myArkanoidVHDL:inst|Add145~25 myArkanoidVHDL:inst|Add145~27 myArkanoidVHDL:inst|Add145~29 myArkanoidVHDL:inst|Add145~31 myArkanoidVHDL:inst|Add145~32 myArkanoidVHDL:inst|Add150~29 myArkanoidVHDL:inst|Add150~31 myArkanoidVHDL:inst|Add150~33 myArkanoidVHDL:inst|Add150~35 myArkanoidVHDL:inst|Add150~37 myArkanoidVHDL:inst|Add150~39 myArkanoidVHDL:inst|Add150~41 myArkanoidVHDL:inst|Add150~43 myArkanoidVHDL:inst|Add150~45 myArkanoidVHDL:inst|Add150~47 myArkanoidVHDL:inst|Add150~49 myArkanoidVHDL:inst|Add150~50 myArkanoidVHDL:inst|process_0~4452 myArkanoidVHDL:inst|process_0~4453 myArkanoidVHDL:inst|process_0~4454 myArkanoidVHDL:inst|process_0~4455 myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|process_0~4464 myArkanoidVHDL:inst|process_0~4467 myArkanoidVHDL:inst|process_0~4468 myArkanoidVHDL:inst|process_0~4469 myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~20 myArkanoidVHDL:inst|Add153~21 myArkanoidVHDL:inst|Add153~22 myArkanoidVHDL:inst|LessThan377~7 myArkanoidVHDL:inst|LessThan377~9 myArkanoidVHDL:inst|LessThan377~12 myArkanoidVHDL:inst|process_0~4473 myArkanoidVHDL:inst|process_0~4474 myArkanoidVHDL:inst|process_0~4475 myArkanoidVHDL:inst|process_0~4484 myArkanoidVHDL:inst|process_0~4539 myArkanoidVHDL:inst|process_0~6298 myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~17 myArkanoidVHDL:inst|Add157~19 myArkanoidVHDL:inst|Add157~21 myArkanoidVHDL:inst|Add157~23 myArkanoidVHDL:inst|Add157~25 myArkanoidVHDL:inst|Add157~27 myArkanoidVHDL:inst|Add157~29 myArkanoidVHDL:inst|Add157~31 myArkanoidVHDL:inst|Add157~32 myArkanoidVHDL:inst|Add162~29 myArkanoidVHDL:inst|Add162~31 myArkanoidVHDL:inst|Add162~33 myArkanoidVHDL:inst|Add162~35 myArkanoidVHDL:inst|Add162~37 myArkanoidVHDL:inst|Add162~39 myArkanoidVHDL:inst|Add162~41 myArkanoidVHDL:inst|Add162~43 myArkanoidVHDL:inst|Add162~45 myArkanoidVHDL:inst|Add162~47 myArkanoidVHDL:inst|Add162~49 myArkanoidVHDL:inst|Add162~50 myArkanoidVHDL:inst|process_0~4549 myArkanoidVHDL:inst|process_0~4555 myArkanoidVHDL:inst|process_0~4560 myArkanoidVHDL:inst|process_0~4582 myArkanoidVHDL:inst|process_0~4583 myArkanoidVHDL:inst|process_0~4599 myArkanoidVHDL:inst|process_0~4600 myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~4 myArkanoidVHDL:inst|Add165~5 myArkanoidVHDL:inst|Add165~7 myArkanoidVHDL:inst|Add165~8 myArkanoidVHDL:inst|process_0~4603 myArkanoidVHDL:inst|LessThan431~5 myArkanoidVHDL:inst|LessThan431~7 myArkanoidVHDL:inst|process_0~4604 myArkanoidVHDL:inst|process_0~4625 myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4642 myArkanoidVHDL:inst|process_0~4658 myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~33 myArkanoidVHDL:inst|Add169~35 myArkanoidVHDL:inst|Add169~37 myArkanoidVHDL:inst|Add169~38 myArkanoidVHDL:inst|Add171~39 myArkanoidVHDL:inst|Add171~41 myArkanoidVHDL:inst|Add171~43 myArkanoidVHDL:inst|Add171~45 myArkanoidVHDL:inst|Add171~47 myArkanoidVHDL:inst|Add171~49 myArkanoidVHDL:inst|Add171~51 myArkanoidVHDL:inst|Add171~52 myArkanoidVHDL:inst|process_0~4660 myArkanoidVHDL:inst|process_0~4663 myArkanoidVHDL:inst|process_0~4715 myArkanoidVHDL:inst|process_0~4716 myArkanoidVHDL:inst|process_0~4718 myArkanoidVHDL:inst|process_0~4719 myArkanoidVHDL:inst|process_0~4720 myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~10 myArkanoidVHDL:inst|Add179~11 myArkanoidVHDL:inst|Add179~13 myArkanoidVHDL:inst|Add179~15 myArkanoidVHDL:inst|Add179~17 myArkanoidVHDL:inst|Add179~19 myArkanoidVHDL:inst|Add179~21 myArkanoidVHDL:inst|Add179~23 myArkanoidVHDL:inst|Add179~25 myArkanoidVHDL:inst|Add179~27 myArkanoidVHDL:inst|Add179~29 myArkanoidVHDL:inst|Add179~31 myArkanoidVHDL:inst|Add179~33 myArkanoidVHDL:inst|Add179~35 myArkanoidVHDL:inst|Add179~37 myArkanoidVHDL:inst|Add179~39 myArkanoidVHDL:inst|Add179~41 myArkanoidVHDL:inst|Add179~43 myArkanoidVHDL:inst|Add179~45 myArkanoidVHDL:inst|Add179~47 myArkanoidVHDL:inst|Add179~49 myArkanoidVHDL:inst|Add179~51 myArkanoidVHDL:inst|Add179~53 myArkanoidVHDL:inst|Add179~55 myArkanoidVHDL:inst|Add179~57 myArkanoidVHDL:inst|Add179~59 myArkanoidVHDL:inst|Add179~60 myArkanoidVHDL:inst|process_0~4763 myArkanoidVHDL:inst|process_0~4764 myArkanoidVHDL:inst|process_0~4771 myArkanoidVHDL:inst|process_0~4791 myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|process_0~4795 myArkanoidVHDL:inst|process_0~4796 myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add184~29 myArkanoidVHDL:inst|Add184~31 myArkanoidVHDL:inst|Add184~33 myArkanoidVHDL:inst|Add184~34 myArkanoidVHDL:inst|LessThan517~8 myArkanoidVHDL:inst|LessThan517~9 myArkanoidVHDL:inst|process_0~4803 myArkanoidVHDL:inst|process_0~4838 myArkanoidVHDL:inst|process_0~4857 myArkanoidVHDL:inst|process_0~4858 myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~6 myArkanoidVHDL:inst|process_0~3752 myArkanoidVHDL:inst|process_0~3750 myArkanoidVHDL:inst|process_0~6418 myArkanoidVHDL:inst|process_0~5408 myArkanoidVHDL:inst|process_0~5416 myArkanoidVHDL:inst|ballPositionV~1213 myArkanoidVHDL:inst|ballPositionV~1241 myArkanoidVHDL:inst|ballPositionV~971 myArkanoidVHDL:inst|process_0~5429 myArkanoidVHDL:inst|process_0~5430 myArkanoidVHDL:inst|process_0~5431 myArkanoidVHDL:inst|process_0~5476 myArkanoidVHDL:inst|process_0~1396 myArkanoidVHDL:inst|Add227~1 myArkanoidVHDL:inst|Add227~3 myArkanoidVHDL:inst|Add227~5 myArkanoidVHDL:inst|Add227~7 myArkanoidVHDL:inst|Add227~9 myArkanoidVHDL:inst|Add227~11 myArkanoidVHDL:inst|Add227~13 myArkanoidVHDL:inst|Add227~15 myArkanoidVHDL:inst|Add227~17 myArkanoidVHDL:inst|Add227~19 myArkanoidVHDL:inst|Add227~21 myArkanoidVHDL:inst|Add227~23 myArkanoidVHDL:inst|Add227~25 myArkanoidVHDL:inst|Add227~27 myArkanoidVHDL:inst|Add227~29 myArkanoidVHDL:inst|Add227~31 myArkanoidVHDL:inst|Add227~32 myArkanoidVHDL:inst|Add229~29 myArkanoidVHDL:inst|Add229~31 myArkanoidVHDL:inst|Add229~33 myArkanoidVHDL:inst|Add229~35 myArkanoidVHDL:inst|Add229~37 myArkanoidVHDL:inst|Add229~39 myArkanoidVHDL:inst|Add229~41 myArkanoidVHDL:inst|Add229~43 myArkanoidVHDL:inst|Add229~45 myArkanoidVHDL:inst|Add229~47 myArkanoidVHDL:inst|Add229~49 myArkanoidVHDL:inst|Add229~51 myArkanoidVHDL:inst|Add229~53 myArkanoidVHDL:inst|Add229~55 myArkanoidVHDL:inst|Add229~57 myArkanoidVHDL:inst|Add229~58 myArkanoidVHDL:inst|Equal78~2 myArkanoidVHDL:inst|Equal78~5 myArkanoidVHDL:inst|process_0~1399 myArkanoidVHDL:inst|Add230~1 myArkanoidVHDL:inst|Add230~3 myArkanoidVHDL:inst|Add230~5 myArkanoidVHDL:inst|Add230~7 myArkanoidVHDL:inst|Add230~9 myArkanoidVHDL:inst|Add230~11 myArkanoidVHDL:inst|Add230~13 myArkanoidVHDL:inst|Add230~15 myArkanoidVHDL:inst|Add230~16 myArkanoidVHDL:inst|Add232~13 myArkanoidVHDL:inst|Add232~15 myArkanoidVHDL:inst|Add232~17 myArkanoidVHDL:inst|Add232~19 myArkanoidVHDL:inst|Add232~21 myArkanoidVHDL:inst|Add232~23 myArkanoidVHDL:inst|Add232~25 myArkanoidVHDL:inst|Add232~27 myArkanoidVHDL:inst|Add232~28 myArkanoidVHDL:inst|Equal79~8 myArkanoidVHDL:inst|Equal79~10 myArkanoidVHDL:inst|Equal79~13 myArkanoidVHDL:inst|process_0~5480 myArkanoidVHDL:inst|Add233~1 myArkanoidVHDL:inst|Add233~3 myArkanoidVHDL:inst|Add233~5 myArkanoidVHDL:inst|Add233~7 myArkanoidVHDL:inst|Add233~9 myArkanoidVHDL:inst|Add233~11 myArkanoidVHDL:inst|Add233~13 myArkanoidVHDL:inst|Add233~15 myArkanoidVHDL:inst|Add233~16 myArkanoidVHDL:inst|Add235~13 myArkanoidVHDL:inst|Add235~15 myArkanoidVHDL:inst|Add235~17 myArkanoidVHDL:inst|Add235~19 myArkanoidVHDL:inst|Add235~21 myArkanoidVHDL:inst|Add235~23 myArkanoidVHDL:inst|Add235~25 myArkanoidVHDL:inst|Add235~27 myArkanoidVHDL:inst|Add235~29 myArkanoidVHDL:inst|Add235~31 myArkanoidVHDL:inst|Add235~33 myArkanoidVHDL:inst|Add235~35 myArkanoidVHDL:inst|Add235~37 myArkanoidVHDL:inst|Add235~39 myArkanoidVHDL:inst|Add235~40 myArkanoidVHDL:inst|Equal80~8 myArkanoidVHDL:inst|Equal80~9 myArkanoidVHDL:inst|Equal80~12 myArkanoidVHDL:inst|process_0~5490 myArkanoidVHDL:inst|Add236~1 myArkanoidVHDL:inst|Add236~3 myArkanoidVHDL:inst|Add236~5 myArkanoidVHDL:inst|Add236~7 myArkanoidVHDL:inst|Add236~9 myArkanoidVHDL:inst|Add236~11 myArkanoidVHDL:inst|Add236~13 myArkanoidVHDL:inst|Add236~15 myArkanoidVHDL:inst|Add236~17 myArkanoidVHDL:inst|Add236~19 myArkanoidVHDL:inst|Add236~21 myArkanoidVHDL:inst|Add236~23 myArkanoidVHDL:inst|Add236~25 myArkanoidVHDL:inst|Add236~27 myArkanoidVHDL:inst|Add236~29 myArkanoidVHDL:inst|Add236~31 myArkanoidVHDL:inst|Add236~32 myArkanoidVHDL:inst|Add238~29 myArkanoidVHDL:inst|Add238~31 myArkanoidVHDL:inst|Add238~33 myArkanoidVHDL:inst|Add238~35 myArkanoidVHDL:inst|Add238~37 myArkanoidVHDL:inst|Add238~39 myArkanoidVHDL:inst|Add238~41 myArkanoidVHDL:inst|Add238~43 myArkanoidVHDL:inst|Add238~45 myArkanoidVHDL:inst|Add238~47 myArkanoidVHDL:inst|Add238~49 myArkanoidVHDL:inst|Add238~51 myArkanoidVHDL:inst|Add238~53 myArkanoidVHDL:inst|Add238~54 myArkanoidVHDL:inst|Equal81~12 myArkanoidVHDL:inst|Equal81~13 myArkanoidVHDL:inst|process_0~1408 myArkanoidVHDL:inst|Add239~1 myArkanoidVHDL:inst|Add239~3 myArkanoidVHDL:inst|Add239~5 myArkanoidVHDL:inst|Add239~7 myArkanoidVHDL:inst|Add239~9 myArkanoidVHDL:inst|Add239~11 myArkanoidVHDL:inst|Add239~13 myArkanoidVHDL:inst|Add239~15 myArkanoidVHDL:inst|Add239~17 myArkanoidVHDL:inst|Add239~19 myArkanoidVHDL:inst|Add239~21 myArkanoidVHDL:inst|Add239~23 myArkanoidVHDL:inst|Add239~25 myArkanoidVHDL:inst|Add239~27 myArkanoidVHDL:inst|Add239~29 myArkanoidVHDL:inst|Add239~31 myArkanoidVHDL:inst|Add239~32 myArkanoidVHDL:inst|Add241~29 myArkanoidVHDL:inst|Add241~31 myArkanoidVHDL:inst|Add241~33 myArkanoidVHDL:inst|Add241~35 myArkanoidVHDL:inst|Add241~37 myArkanoidVHDL:inst|Add241~39 myArkanoidVHDL:inst|Add241~41 myArkanoidVHDL:inst|Add241~43 myArkanoidVHDL:inst|Add241~45 myArkanoidVHDL:inst|Add241~47 myArkanoidVHDL:inst|Add241~49 myArkanoidVHDL:inst|Add241~51 myArkanoidVHDL:inst|Add241~53 myArkanoidVHDL:inst|Add241~55 myArkanoidVHDL:inst|Add241~56 myArkanoidVHDL:inst|Equal82~12 myArkanoidVHDL:inst|Equal82~13 myArkanoidVHDL:inst|process_0~1411 myArkanoidVHDL:inst|Add242~1 myArkanoidVHDL:inst|Add242~3 myArkanoidVHDL:inst|Add242~5 myArkanoidVHDL:inst|Add242~7 myArkanoidVHDL:inst|Add242~9 myArkanoidVHDL:inst|Add242~11 myArkanoidVHDL:inst|Add242~13 myArkanoidVHDL:inst|Add242~15 myArkanoidVHDL:inst|Add242~17 myArkanoidVHDL:inst|Add242~19 myArkanoidVHDL:inst|Add242~21 myArkanoidVHDL:inst|Add242~23 myArkanoidVHDL:inst|Add242~25 myArkanoidVHDL:inst|Add242~27 myArkanoidVHDL:inst|Add242~29 myArkanoidVHDL:inst|Add242~31 myArkanoidVHDL:inst|Add242~32 myArkanoidVHDL:inst|Add244~29 myArkanoidVHDL:inst|Add244~31 myArkanoidVHDL:inst|Add244~33 myArkanoidVHDL:inst|Add244~35 myArkanoidVHDL:inst|Add244~37 myArkanoidVHDL:inst|Add244~39 myArkanoidVHDL:inst|Add244~41 myArkanoidVHDL:inst|Add244~43 myArkanoidVHDL:inst|Add244~45 myArkanoidVHDL:inst|Add244~47 myArkanoidVHDL:inst|Add244~48 myArkanoidVHDL:inst|Equal83~10 myArkanoidVHDL:inst|Equal83~11 myArkanoidVHDL:inst|process_0~5508 myArkanoidVHDL:inst|Add245~1 myArkanoidVHDL:inst|Add245~3 myArkanoidVHDL:inst|Add245~5 myArkanoidVHDL:inst|Add245~7 myArkanoidVHDL:inst|Add245~9 myArkanoidVHDL:inst|Add245~11 myArkanoidVHDL:inst|Add245~13 myArkanoidVHDL:inst|Add245~15 myArkanoidVHDL:inst|Add245~17 myArkanoidVHDL:inst|Add245~19 myArkanoidVHDL:inst|Add245~21 myArkanoidVHDL:inst|Add245~23 myArkanoidVHDL:inst|Add245~25 myArkanoidVHDL:inst|Add245~27 myArkanoidVHDL:inst|Add245~29 myArkanoidVHDL:inst|Add245~31 myArkanoidVHDL:inst|Add245~32 myArkanoidVHDL:inst|Add247~29 myArkanoidVHDL:inst|Add247~31 myArkanoidVHDL:inst|Add247~33 myArkanoidVHDL:inst|Add247~35 myArkanoidVHDL:inst|Add247~37 myArkanoidVHDL:inst|Add247~39 myArkanoidVHDL:inst|Add247~41 myArkanoidVHDL:inst|Add247~43 myArkanoidVHDL:inst|Add247~45 myArkanoidVHDL:inst|Add247~47 myArkanoidVHDL:inst|Add247~49 myArkanoidVHDL:inst|Add247~51 myArkanoidVHDL:inst|Add247~52 myArkanoidVHDL:inst|Equal84~12 myArkanoidVHDL:inst|Equal84~13 myArkanoidVHDL:inst|Equal84~14 myArkanoidVHDL:inst|process_0~5511 myArkanoidVHDL:inst|Add248~1 myArkanoidVHDL:inst|Add248~3 myArkanoidVHDL:inst|Add248~5 myArkanoidVHDL:inst|Add248~7 myArkanoidVHDL:inst|Add248~9 myArkanoidVHDL:inst|Add248~11 myArkanoidVHDL:inst|Add248~13 myArkanoidVHDL:inst|Add248~15 myArkanoidVHDL:inst|Add248~17 myArkanoidVHDL:inst|Add248~19 myArkanoidVHDL:inst|Add248~21 myArkanoidVHDL:inst|Add248~23 myArkanoidVHDL:inst|Add248~25 myArkanoidVHDL:inst|Add248~27 myArkanoidVHDL:inst|Add248~29 myArkanoidVHDL:inst|Add248~31 myArkanoidVHDL:inst|Add248~32 myArkanoidVHDL:inst|Add250~29 myArkanoidVHDL:inst|Add250~31 myArkanoidVHDL:inst|Add250~33 myArkanoidVHDL:inst|Add250~35 myArkanoidVHDL:inst|Add250~37 myArkanoidVHDL:inst|Add250~39 myArkanoidVHDL:inst|Add250~41 myArkanoidVHDL:inst|Add250~43 myArkanoidVHDL:inst|Add250~45 myArkanoidVHDL:inst|Add250~47 myArkanoidVHDL:inst|Add250~48 myArkanoidVHDL:inst|Equal85~10 myArkanoidVHDL:inst|Equal85~11 myArkanoidVHDL:inst|Equal85~12 myArkanoidVHDL:inst|process_0~5514 myArkanoidVHDL:inst|Add251~1 myArkanoidVHDL:inst|Add251~3 myArkanoidVHDL:inst|Add251~5 myArkanoidVHDL:inst|Add251~7 myArkanoidVHDL:inst|Add251~9 myArkanoidVHDL:inst|Add251~11 myArkanoidVHDL:inst|Add251~13 myArkanoidVHDL:inst|Add251~15 myArkanoidVHDL:inst|Add251~17 myArkanoidVHDL:inst|Add251~19 myArkanoidVHDL:inst|Add251~21 myArkanoidVHDL:inst|Add251~23 myArkanoidVHDL:inst|Add251~25 myArkanoidVHDL:inst|Add251~27 myArkanoidVHDL:inst|Add251~29 myArkanoidVHDL:inst|Add251~31 myArkanoidVHDL:inst|Add251~32 myArkanoidVHDL:inst|Add253~29 myArkanoidVHDL:inst|Add253~31 myArkanoidVHDL:inst|Add253~33 myArkanoidVHDL:inst|Add253~35 myArkanoidVHDL:inst|Add253~37 myArkanoidVHDL:inst|Add253~39 myArkanoidVHDL:inst|Add253~41 myArkanoidVHDL:inst|Add253~42 myArkanoidVHDL:inst|Equal86~8 myArkanoidVHDL:inst|Equal86~9 myArkanoidVHDL:inst|Equal86~12 myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add254~1 myArkanoidVHDL:inst|Add254~3 myArkanoidVHDL:inst|Add254~5 myArkanoidVHDL:inst|Add254~7 myArkanoidVHDL:inst|Add254~9 myArkanoidVHDL:inst|Add254~11 myArkanoidVHDL:inst|Add254~13 myArkanoidVHDL:inst|Add254~15 myArkanoidVHDL:inst|Add254~17 myArkanoidVHDL:inst|Add254~19 myArkanoidVHDL:inst|Add254~21 myArkanoidVHDL:inst|Add254~23 myArkanoidVHDL:inst|Add254~25 myArkanoidVHDL:inst|Add254~27 myArkanoidVHDL:inst|Add254~29 myArkanoidVHDL:inst|Add254~31 myArkanoidVHDL:inst|Add254~32 myArkanoidVHDL:inst|Add256~29 myArkanoidVHDL:inst|Add256~31 myArkanoidVHDL:inst|Add256~33 myArkanoidVHDL:inst|Add256~34 myArkanoidVHDL:inst|Equal87~10 myArkanoidVHDL:inst|Equal87~11 myArkanoidVHDL:inst|process_0~1426 myArkanoidVHDL:inst|Add257~1 myArkanoidVHDL:inst|Add257~3 myArkanoidVHDL:inst|Add257~5 myArkanoidVHDL:inst|Add257~7 myArkanoidVHDL:inst|Add257~9 myArkanoidVHDL:inst|Add257~11 myArkanoidVHDL:inst|Add257~13 myArkanoidVHDL:inst|Add257~15 myArkanoidVHDL:inst|Add257~17 myArkanoidVHDL:inst|Add257~19 myArkanoidVHDL:inst|Add257~20 myArkanoidVHDL:inst|Add260~19 myArkanoidVHDL:inst|Add260~21 myArkanoidVHDL:inst|Add260~23 myArkanoidVHDL:inst|Add260~25 myArkanoidVHDL:inst|Add260~27 myArkanoidVHDL:inst|Add260~29 myArkanoidVHDL:inst|Add260~31 myArkanoidVHDL:inst|Add260~33 myArkanoidVHDL:inst|Add260~35 myArkanoidVHDL:inst|Add260~37 myArkanoidVHDL:inst|Add260~39 myArkanoidVHDL:inst|Add260~41 myArkanoidVHDL:inst|Add260~43 myArkanoidVHDL:inst|Add260~45 myArkanoidVHDL:inst|Add260~47 myArkanoidVHDL:inst|Add260~49 myArkanoidVHDL:inst|Add260~51 myArkanoidVHDL:inst|Add260~53 myArkanoidVHDL:inst|Add260~54 myArkanoidVHDL:inst|process_0~6070 myArkanoidVHDL:inst|process_0~6071 myArkanoidVHDL:inst|process_0~6073 myArkanoidVHDL:inst|process_0~6084 myArkanoidVHDL:inst|process_0~6094 myArkanoidVHDL:inst|process_0~6099 myArkanoidVHDL:inst|ballPositionH~1131 myArkanoidVHDL:inst|ballPositionH~1145 myArkanoidVHDL:inst|Add295~5 myArkanoidVHDL:inst|Add295~7 myArkanoidVHDL:inst|Add295~9 myArkanoidVHDL:inst|Add295~11 myArkanoidVHDL:inst|Add295~13 myArkanoidVHDL:inst|Add295~15 myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6199 myArkanoidVHDL:inst|red0_signal~1242 myArkanoidVHDL:inst|red1_signal~1128 myArkanoidVHDL:inst|red3_signal~1005 myArkanoidVHDL:inst|green3_signal~1201 myArkanoidVHDL:inst|green3_signal~1208 myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "292.363 ns" { myArkanoidVHDL:inst|ballPositionV[0] {} myArkanoidVHDL:inst|ballPositionV~1171 {} myArkanoidVHDL:inst|Add114~1 {} myArkanoidVHDL:inst|Add114~3 {} myArkanoidVHDL:inst|Add114~5 {} myArkanoidVHDL:inst|Add114~7 {} myArkanoidVHDL:inst|Add114~9 {} myArkanoidVHDL:inst|Add114~11 {} myArkanoidVHDL:inst|Add114~13 {} myArkanoidVHDL:inst|Add114~15 {} myArkanoidVHDL:inst|Add114~17 {} myArkanoidVHDL:inst|Add114~19 {} myArkanoidVHDL:inst|Add114~21 {} myArkanoidVHDL:inst|Add114~23 {} myArkanoidVHDL:inst|Add114~25 {} myArkanoidVHDL:inst|Add114~26 {} myArkanoidVHDL:inst|ballPositionV~1251 {} myArkanoidVHDL:inst|Add117~27 {} myArkanoidVHDL:inst|Add117~29 {} myArkanoidVHDL:inst|Add117~31 {} myArkanoidVHDL:inst|Add117~33 {} myArkanoidVHDL:inst|Add117~35 {} myArkanoidVHDL:inst|Add117~37 {} myArkanoidVHDL:inst|Add117~38 {} myArkanoidVHDL:inst|LessThan241~2 {} myArkanoidVHDL:inst|LessThan241~4 {} myArkanoidVHDL:inst|process_0~3895 {} myArkanoidVHDL:inst|process_0~3897 {} myArkanoidVHDL:inst|process_0~3898 {} myArkanoidVHDL:inst|process_0~3899 {} myArkanoidVHDL:inst|process_0~3902 {} myArkanoidVHDL:inst|process_0~3926 {} myArkanoidVHDL:inst|process_0~6234 {} myArkanoidVHDL:inst|Add127~1 {} myArkanoidVHDL:inst|Add127~3 {} myArkanoidVHDL:inst|Add127~5 {} myArkanoidVHDL:inst|Add127~7 {} myArkanoidVHDL:inst|Add127~9 {} myArkanoidVHDL:inst|Add127~11 {} myArkanoidVHDL:inst|Add127~13 {} myArkanoidVHDL:inst|Add127~15 {} myArkanoidVHDL:inst|Add127~17 {} myArkanoidVHDL:inst|Add127~19 {} myArkanoidVHDL:inst|Add127~20 {} myArkanoidVHDL:inst|Add131~21 {} myArkanoidVHDL:inst|Add131~23 {} myArkanoidVHDL:inst|Add131~25 {} myArkanoidVHDL:inst|Add131~27 {} myArkanoidVHDL:inst|Add131~29 {} myArkanoidVHDL:inst|Add131~31 {} myArkanoidVHDL:inst|Add131~33 {} myArkanoidVHDL:inst|Add131~35 {} myArkanoidVHDL:inst|Add131~37 {} myArkanoidVHDL:inst|Add131~39 {} myArkanoidVHDL:inst|Add131~41 {} myArkanoidVHDL:inst|Add131~43 {} myArkanoidVHDL:inst|Add131~45 {} myArkanoidVHDL:inst|Add131~47 {} myArkanoidVHDL:inst|Add131~49 {} myArkanoidVHDL:inst|Add131~51 {} myArkanoidVHDL:inst|Add131~53 {} myArkanoidVHDL:inst|Add131~54 {} myArkanoidVHDL:inst|process_0~3974 {} myArkanoidVHDL:inst|process_0~3975 {} myArkanoidVHDL:inst|process_0~3977 {} myArkanoidVHDL:inst|process_0~3979 {} myArkanoidVHDL:inst|process_0~3982 {} myArkanoidVHDL:inst|process_0~3987 {} myArkanoidVHDL:inst|process_0~6240 {} myArkanoidVHDL:inst|Add133~1 {} myArkanoidVHDL:inst|Add133~3 {} myArkanoidVHDL:inst|Add133~5 {} myArkanoidVHDL:inst|Add133~7 {} myArkanoidVHDL:inst|Add133~9 {} myArkanoidVHDL:inst|Add133~11 {} myArkanoidVHDL:inst|Add133~13 {} myArkanoidVHDL:inst|Add133~15 {} myArkanoidVHDL:inst|Add133~17 {} myArkanoidVHDL:inst|Add133~19 {} myArkanoidVHDL:inst|Add133~21 {} myArkanoidVHDL:inst|Add133~23 {} myArkanoidVHDL:inst|Add133~25 {} myArkanoidVHDL:inst|Add133~27 {} myArkanoidVHDL:inst|Add133~29 {} myArkanoidVHDL:inst|Add133~31 {} myArkanoidVHDL:inst|Add133~33 {} myArkanoidVHDL:inst|Add133~35 {} myArkanoidVHDL:inst|Add133~37 {} myArkanoidVHDL:inst|Add133~39 {} myArkanoidVHDL:inst|Add133~41 {} myArkanoidVHDL:inst|Add133~43 {} myArkanoidVHDL:inst|Add133~45 {} myArkanoidVHDL:inst|Add133~47 {} myArkanoidVHDL:inst|Add133~49 {} myArkanoidVHDL:inst|Add133~51 {} myArkanoidVHDL:inst|Add133~53 {} myArkanoidVHDL:inst|Add133~55 {} myArkanoidVHDL:inst|Add133~57 {} myArkanoidVHDL:inst|Add133~59 {} myArkanoidVHDL:inst|Add133~61 {} myArkanoidVHDL:inst|Add133~62 {} myArkanoidVHDL:inst|process_0~6241 {} myArkanoidVHDL:inst|process_0~3997 {} myArkanoidVHDL:inst|process_0~4003 {} myArkanoidVHDL:inst|process_0~4007 {} myArkanoidVHDL:inst|process_0~4031 {} myArkanoidVHDL:inst|process_0~4048 {} myArkanoidVHDL:inst|process_0~4051 {} myArkanoidVHDL:inst|process_0~4052 {} myArkanoidVHDL:inst|Add139~1 {} myArkanoidVHDL:inst|Add139~3 {} myArkanoidVHDL:inst|Add139~5 {} myArkanoidVHDL:inst|Add139~7 {} myArkanoidVHDL:inst|Add139~9 {} myArkanoidVHDL:inst|Add139~11 {} myArkanoidVHDL:inst|Add139~13 {} myArkanoidVHDL:inst|Add139~15 {} myArkanoidVHDL:inst|Add139~17 {} myArkanoidVHDL:inst|Add139~19 {} myArkanoidVHDL:inst|Add139~21 {} myArkanoidVHDL:inst|Add139~23 {} myArkanoidVHDL:inst|Add139~25 {} myArkanoidVHDL:inst|Add139~27 {} myArkanoidVHDL:inst|Add139~28 {} myArkanoidVHDL:inst|Add142~25 {} myArkanoidVHDL:inst|Add142~27 {} myArkanoidVHDL:inst|Add142~29 {} myArkanoidVHDL:inst|Add142~31 {} myArkanoidVHDL:inst|Add142~33 {} myArkanoidVHDL:inst|Add142~35 {} myArkanoidVHDL:inst|Add142~37 {} myArkanoidVHDL:inst|Add142~39 {} myArkanoidVHDL:inst|Add142~41 {} myArkanoidVHDL:inst|Add142~43 {} myArkanoidVHDL:inst|Add142~45 {} myArkanoidVHDL:inst|Add142~47 {} myArkanoidVHDL:inst|Add142~49 {} myArkanoidVHDL:inst|Add142~51 {} myArkanoidVHDL:inst|Add142~52 {} myArkanoidVHDL:inst|LessThan328~7 {} myArkanoidVHDL:inst|LessThan328~8 {} myArkanoidVHDL:inst|LessThan328~12 {} myArkanoidVHDL:inst|process_0~4059 {} myArkanoidVHDL:inst|process_0~4074 {} myArkanoidVHDL:inst|process_0~4118 {} myArkanoidVHDL:inst|process_0~4407 {} myArkanoidVHDL:inst|Add145~1 {} myArkanoidVHDL:inst|Add145~3 {} myArkanoidVHDL:inst|Add145~5 {} myArkanoidVHDL:inst|Add145~7 {} myArkanoidVHDL:inst|Add145~9 {} myArkanoidVHDL:inst|Add145~11 {} myArkanoidVHDL:inst|Add145~13 {} myArkanoidVHDL:inst|Add145~15 {} myArkanoidVHDL:inst|Add145~17 {} myArkanoidVHDL:inst|Add145~19 {} myArkanoidVHDL:inst|Add145~21 {} myArkanoidVHDL:inst|Add145~23 {} myArkanoidVHDL:inst|Add145~25 {} myArkanoidVHDL:inst|Add145~27 {} myArkanoidVHDL:inst|Add145~29 {} myArkanoidVHDL:inst|Add145~31 {} myArkanoidVHDL:inst|Add145~32 {} myArkanoidVHDL:inst|Add150~29 {} myArkanoidVHDL:inst|Add150~31 {} myArkanoidVHDL:inst|Add150~33 {} myArkanoidVHDL:inst|Add150~35 {} myArkanoidVHDL:inst|Add150~37 {} myArkanoidVHDL:inst|Add150~39 {} myArkanoidVHDL:inst|Add150~41 {} myArkanoidVHDL:inst|Add150~43 {} myArkanoidVHDL:inst|Add150~45 {} myArkanoidVHDL:inst|Add150~47 {} myArkanoidVHDL:inst|Add150~49 {} myArkanoidVHDL:inst|Add150~50 {} myArkanoidVHDL:inst|process_0~4452 {} myArkanoidVHDL:inst|process_0~4453 {} myArkanoidVHDL:inst|process_0~4454 {} myArkanoidVHDL:inst|process_0~4455 {} myArkanoidVHDL:inst|process_0~4458 {} myArkanoidVHDL:inst|process_0~4464 {} myArkanoidVHDL:inst|process_0~4467 {} myArkanoidVHDL:inst|process_0~4468 {} myArkanoidVHDL:inst|process_0~4469 {} myArkanoidVHDL:inst|Add151~1 {} myArkanoidVHDL:inst|Add151~3 {} myArkanoidVHDL:inst|Add151~5 {} myArkanoidVHDL:inst|Add151~7 {} myArkanoidVHDL:inst|Add151~9 {} myArkanoidVHDL:inst|Add151~11 {} myArkanoidVHDL:inst|Add151~13 {} myArkanoidVHDL:inst|Add151~15 {} myArkanoidVHDL:inst|Add151~17 {} myArkanoidVHDL:inst|Add151~19 {} myArkanoidVHDL:inst|Add151~20 {} myArkanoidVHDL:inst|Add153~21 {} myArkanoidVHDL:inst|Add153~22 {} myArkanoidVHDL:inst|LessThan377~7 {} myArkanoidVHDL:inst|LessThan377~9 {} myArkanoidVHDL:inst|LessThan377~12 {} myArkanoidVHDL:inst|process_0~4473 {} myArkanoidVHDL:inst|process_0~4474 {} myArkanoidVHDL:inst|process_0~4475 {} myArkanoidVHDL:inst|process_0~4484 {} myArkanoidVHDL:inst|process_0~4539 {} myArkanoidVHDL:inst|process_0~6298 {} myArkanoidVHDL:inst|Add157~1 {} myArkanoidVHDL:inst|Add157~3 {} myArkanoidVHDL:inst|Add157~5 {} myArkanoidVHDL:inst|Add157~7 {} myArkanoidVHDL:inst|Add157~9 {} myArkanoidVHDL:inst|Add157~11 {} myArkanoidVHDL:inst|Add157~13 {} myArkanoidVHDL:inst|Add157~15 {} myArkanoidVHDL:inst|Add157~17 {} myArkanoidVHDL:inst|Add157~19 {} myArkanoidVHDL:inst|Add157~21 {} myArkanoidVHDL:inst|Add157~23 {} myArkanoidVHDL:inst|Add157~25 {} myArkanoidVHDL:inst|Add157~27 {} myArkanoidVHDL:inst|Add157~29 {} myArkanoidVHDL:inst|Add157~31 {} myArkanoidVHDL:inst|Add157~32 {} myArkanoidVHDL:inst|Add162~29 {} myArkanoidVHDL:inst|Add162~31 {} myArkanoidVHDL:inst|Add162~33 {} myArkanoidVHDL:inst|Add162~35 {} myArkanoidVHDL:inst|Add162~37 {} myArkanoidVHDL:inst|Add162~39 {} myArkanoidVHDL:inst|Add162~41 {} myArkanoidVHDL:inst|Add162~43 {} myArkanoidVHDL:inst|Add162~45 {} myArkanoidVHDL:inst|Add162~47 {} myArkanoidVHDL:inst|Add162~49 {} myArkanoidVHDL:inst|Add162~50 {} myArkanoidVHDL:inst|process_0~4549 {} myArkanoidVHDL:inst|process_0~4555 {} myArkanoidVHDL:inst|process_0~4560 {} myArkanoidVHDL:inst|process_0~4582 {} myArkanoidVHDL:inst|process_0~4583 {} myArkanoidVHDL:inst|process_0~4599 {} myArkanoidVHDL:inst|process_0~4600 {} myArkanoidVHDL:inst|Add163~1 {} myArkanoidVHDL:inst|Add163~3 {} myArkanoidVHDL:inst|Add163~4 {} myArkanoidVHDL:inst|Add165~5 {} myArkanoidVHDL:inst|Add165~7 {} myArkanoidVHDL:inst|Add165~8 {} myArkanoidVHDL:inst|process_0~4603 {} myArkanoidVHDL:inst|LessThan431~5 {} myArkanoidVHDL:inst|LessThan431~7 {} myArkanoidVHDL:inst|process_0~4604 {} myArkanoidVHDL:inst|process_0~4625 {} myArkanoidVHDL:inst|process_0~4641 {} myArkanoidVHDL:inst|process_0~4642 {} myArkanoidVHDL:inst|process_0~4658 {} myArkanoidVHDL:inst|Add169~1 {} myArkanoidVHDL:inst|Add169~3 {} myArkanoidVHDL:inst|Add169~5 {} myArkanoidVHDL:inst|Add169~7 {} myArkanoidVHDL:inst|Add169~9 {} myArkanoidVHDL:inst|Add169~11 {} myArkanoidVHDL:inst|Add169~13 {} myArkanoidVHDL:inst|Add169~15 {} myArkanoidVHDL:inst|Add169~17 {} myArkanoidVHDL:inst|Add169~19 {} myArkanoidVHDL:inst|Add169~21 {} myArkanoidVHDL:inst|Add169~23 {} myArkanoidVHDL:inst|Add169~25 {} myArkanoidVHDL:inst|Add169~27 {} myArkanoidVHDL:inst|Add169~29 {} myArkanoidVHDL:inst|Add169~31 {} myArkanoidVHDL:inst|Add169~33 {} myArkanoidVHDL:inst|Add169~35 {} myArkanoidVHDL:inst|Add169~37 {} myArkanoidVHDL:inst|Add169~38 {} myArkanoidVHDL:inst|Add171~39 {} myArkanoidVHDL:inst|Add171~41 {} myArkanoidVHDL:inst|Add171~43 {} myArkanoidVHDL:inst|Add171~45 {} myArkanoidVHDL:inst|Add171~47 {} myArkanoidVHDL:inst|Add171~49 {} myArkanoidVHDL:inst|Add171~51 {} myArkanoidVHDL:inst|Add171~52 {} myArkanoidVHDL:inst|process_0~4660 {} myArkanoidVHDL:inst|process_0~4663 {} myArkanoidVHDL:inst|process_0~4715 {} myArkanoidVHDL:inst|process_0~4716 {} myArkanoidVHDL:inst|process_0~4718 {} myArkanoidVHDL:inst|process_0~4719 {} myArkanoidVHDL:inst|process_0~4720 {} myArkanoidVHDL:inst|Add175~1 {} myArkanoidVHDL:inst|Add175~3 {} myArkanoidVHDL:inst|Add175~5 {} myArkanoidVHDL:inst|Add175~7 {} myArkanoidVHDL:inst|Add175~9 {} myArkanoidVHDL:inst|Add175~10 {} myArkanoidVHDL:inst|Add179~11 {} myArkanoidVHDL:inst|Add179~13 {} myArkanoidVHDL:inst|Add179~15 {} myArkanoidVHDL:inst|Add179~17 {} myArkanoidVHDL:inst|Add179~19 {} myArkanoidVHDL:inst|Add179~21 {} myArkanoidVHDL:inst|Add179~23 {} myArkanoidVHDL:inst|Add179~25 {} myArkanoidVHDL:inst|Add179~27 {} myArkanoidVHDL:inst|Add179~29 {} myArkanoidVHDL:inst|Add179~31 {} myArkanoidVHDL:inst|Add179~33 {} myArkanoidVHDL:inst|Add179~35 {} myArkanoidVHDL:inst|Add179~37 {} myArkanoidVHDL:inst|Add179~39 {} myArkanoidVHDL:inst|Add179~41 {} myArkanoidVHDL:inst|Add179~43 {} myArkanoidVHDL:inst|Add179~45 {} myArkanoidVHDL:inst|Add179~47 {} myArkanoidVHDL:inst|Add179~49 {} myArkanoidVHDL:inst|Add179~51 {} myArkanoidVHDL:inst|Add179~53 {} myArkanoidVHDL:inst|Add179~55 {} myArkanoidVHDL:inst|Add179~57 {} myArkanoidVHDL:inst|Add179~59 {} myArkanoidVHDL:inst|Add179~60 {} myArkanoidVHDL:inst|process_0~4763 {} myArkanoidVHDL:inst|process_0~4764 {} myArkanoidVHDL:inst|process_0~4771 {} myArkanoidVHDL:inst|process_0~4791 {} myArkanoidVHDL:inst|process_0~4792 {} myArkanoidVHDL:inst|process_0~4793 {} myArkanoidVHDL:inst|process_0~4795 {} myArkanoidVHDL:inst|process_0~4796 {} myArkanoidVHDL:inst|Add181~1 {} myArkanoidVHDL:inst|Add181~3 {} myArkanoidVHDL:inst|Add181~5 {} myArkanoidVHDL:inst|Add181~7 {} myArkanoidVHDL:inst|Add181~9 {} myArkanoidVHDL:inst|Add181~11 {} myArkanoidVHDL:inst|Add181~13 {} myArkanoidVHDL:inst|Add181~15 {} myArkanoidVHDL:inst|Add181~17 {} myArkanoidVHDL:inst|Add181~19 {} myArkanoidVHDL:inst|Add181~21 {} myArkanoidVHDL:inst|Add181~23 {} myArkanoidVHDL:inst|Add181~25 {} myArkanoidVHDL:inst|Add181~27 {} myArkanoidVHDL:inst|Add181~29 {} myArkanoidVHDL:inst|Add181~31 {} myArkanoidVHDL:inst|Add181~32 {} myArkanoidVHDL:inst|Add184~29 {} myArkanoidVHDL:inst|Add184~31 {} myArkanoidVHDL:inst|Add184~33 {} myArkanoidVHDL:inst|Add184~34 {} myArkanoidVHDL:inst|LessThan517~8 {} myArkanoidVHDL:inst|LessThan517~9 {} myArkanoidVHDL:inst|process_0~4803 {} myArkanoidVHDL:inst|process_0~4838 {} myArkanoidVHDL:inst|process_0~4857 {} myArkanoidVHDL:inst|process_0~4858 {} myArkanoidVHDL:inst|Add187~1 {} myArkanoidVHDL:inst|Add187~3 {} myArkanoidVHDL:inst|Add187~5 {} myArkanoidVHDL:inst|Add187~6 {} myArkanoidVHDL:inst|process_0~3752 {} myArkanoidVHDL:inst|process_0~3750 {} myArkanoidVHDL:inst|process_0~6418 {} myArkanoidVHDL:inst|process_0~5408 {} myArkanoidVHDL:inst|process_0~5416 {} myArkanoidVHDL:inst|ballPositionV~1213 {} myArkanoidVHDL:inst|ballPositionV~1241 {} myArkanoidVHDL:inst|ballPositionV~971 {} myArkanoidVHDL:inst|process_0~5429 {} myArkanoidVHDL:inst|process_0~5430 {} myArkanoidVHDL:inst|process_0~5431 {} myArkanoidVHDL:inst|process_0~5476 {} myArkanoidVHDL:inst|process_0~1396 {} myArkanoidVHDL:inst|Add227~1 {} myArkanoidVHDL:inst|Add227~3 {} myArkanoidVHDL:inst|Add227~5 {} myArkanoidVHDL:inst|Add227~7 {} myArkanoidVHDL:inst|Add227~9 {} myArkanoidVHDL:inst|Add227~11 {} myArkanoidVHDL:inst|Add227~13 {} myArkanoidVHDL:inst|Add227~15 {} myArkanoidVHDL:inst|Add227~17 {} myArkanoidVHDL:inst|Add227~19 {} myArkanoidVHDL:inst|Add227~21 {} myArkanoidVHDL:inst|Add227~23 {} myArkanoidVHDL:inst|Add227~25 {} myArkanoidVHDL:inst|Add227~27 {} myArkanoidVHDL:inst|Add227~29 {} myArkanoidVHDL:inst|Add227~31 {} myArkanoidVHDL:inst|Add227~32 {} myArkanoidVHDL:inst|Add229~29 {} myArkanoidVHDL:inst|Add229~31 {} myArkanoidVHDL:inst|Add229~33 {} myArkanoidVHDL:inst|Add229~35 {} myArkanoidVHDL:inst|Add229~37 {} myArkanoidVHDL:inst|Add229~39 {} myArkanoidVHDL:inst|Add229~41 {} myArkanoidVHDL:inst|Add229~43 {} myArkanoidVHDL:inst|Add229~45 {} myArkanoidVHDL:inst|Add229~47 {} myArkanoidVHDL:inst|Add229~49 {} myArkanoidVHDL:inst|Add229~51 {} myArkanoidVHDL:inst|Add229~53 {} myArkanoidVHDL:inst|Add229~55 {} myArkanoidVHDL:inst|Add229~57 {} myArkanoidVHDL:inst|Add229~58 {} myArkanoidVHDL:inst|Equal78~2 {} myArkanoidVHDL:inst|Equal78~5 {} myArkanoidVHDL:inst|process_0~1399 {} myArkanoidVHDL:inst|Add230~1 {} myArkanoidVHDL:inst|Add230~3 {} myArkanoidVHDL:inst|Add230~5 {} myArkanoidVHDL:inst|Add230~7 {} myArkanoidVHDL:inst|Add230~9 {} myArkanoidVHDL:inst|Add230~11 {} myArkanoidVHDL:inst|Add230~13 {} myArkanoidVHDL:inst|Add230~15 {} myArkanoidVHDL:inst|Add230~16 {} myArkanoidVHDL:inst|Add232~13 {} myArkanoidVHDL:inst|Add232~15 {} myArkanoidVHDL:inst|Add232~17 {} myArkanoidVHDL:inst|Add232~19 {} myArkanoidVHDL:inst|Add232~21 {} myArkanoidVHDL:inst|Add232~23 {} myArkanoidVHDL:inst|Add232~25 {} myArkanoidVHDL:inst|Add232~27 {} myArkanoidVHDL:inst|Add232~28 {} myArkanoidVHDL:inst|Equal79~8 {} myArkanoidVHDL:inst|Equal79~10 {} myArkanoidVHDL:inst|Equal79~13 {} myArkanoidVHDL:inst|process_0~5480 {} myArkanoidVHDL:inst|Add233~1 {} myArkanoidVHDL:inst|Add233~3 {} myArkanoidVHDL:inst|Add233~5 {} myArkanoidVHDL:inst|Add233~7 {} myArkanoidVHDL:inst|Add233~9 {} myArkanoidVHDL:inst|Add233~11 {} myArkanoidVHDL:inst|Add233~13 {} myArkanoidVHDL:inst|Add233~15 {} myArkanoidVHDL:inst|Add233~16 {} myArkanoidVHDL:inst|Add235~13 {} myArkanoidVHDL:inst|Add235~15 {} myArkanoidVHDL:inst|Add235~17 {} myArkanoidVHDL:inst|Add235~19 {} myArkanoidVHDL:inst|Add235~21 {} myArkanoidVHDL:inst|Add235~23 {} myArkanoidVHDL:inst|Add235~25 {} myArkanoidVHDL:inst|Add235~27 {} myArkanoidVHDL:inst|Add235~29 {} myArkanoidVHDL:inst|Add235~31 {} myArkanoidVHDL:inst|Add235~33 {} myArkanoidVHDL:inst|Add235~35 {} myArkanoidVHDL:inst|Add235~37 {} myArkanoidVHDL:inst|Add235~39 {} myArkanoidVHDL:inst|Add235~40 {} myArkanoidVHDL:inst|Equal80~8 {} myArkanoidVHDL:inst|Equal80~9 {} myArkanoidVHDL:inst|Equal80~12 {} myArkanoidVHDL:inst|process_0~5490 {} myArkanoidVHDL:inst|Add236~1 {} myArkanoidVHDL:inst|Add236~3 {} myArkanoidVHDL:inst|Add236~5 {} myArkanoidVHDL:inst|Add236~7 {} myArkanoidVHDL:inst|Add236~9 {} myArkanoidVHDL:inst|Add236~11 {} myArkanoidVHDL:inst|Add236~13 {} myArkanoidVHDL:inst|Add236~15 {} myArkanoidVHDL:inst|Add236~17 {} myArkanoidVHDL:inst|Add236~19 {} myArkanoidVHDL:inst|Add236~21 {} myArkanoidVHDL:inst|Add236~23 {} myArkanoidVHDL:inst|Add236~25 {} myArkanoidVHDL:inst|Add236~27 {} myArkanoidVHDL:inst|Add236~29 {} myArkanoidVHDL:inst|Add236~31 {} myArkanoidVHDL:inst|Add236~32 {} myArkanoidVHDL:inst|Add238~29 {} myArkanoidVHDL:inst|Add238~31 {} myArkanoidVHDL:inst|Add238~33 {} myArkanoidVHDL:inst|Add238~35 {} myArkanoidVHDL:inst|Add238~37 {} myArkanoidVHDL:inst|Add238~39 {} myArkanoidVHDL:inst|Add238~41 {} myArkanoidVHDL:inst|Add238~43 {} myArkanoidVHDL:inst|Add238~45 {} myArkanoidVHDL:inst|Add238~47 {} myArkanoidVHDL:inst|Add238~49 {} myArkanoidVHDL:inst|Add238~51 {} myArkanoidVHDL:inst|Add238~53 {} myArkanoidVHDL:inst|Add238~54 {} myArkanoidVHDL:inst|Equal81~12 {} myArkanoidVHDL:inst|Equal81~13 {} myArkanoidVHDL:inst|process_0~1408 {} myArkanoidVHDL:inst|Add239~1 {} myArkanoidVHDL:inst|Add239~3 {} myArkanoidVHDL:inst|Add239~5 {} myArkanoidVHDL:inst|Add239~7 {} myArkanoidVHDL:inst|Add239~9 {} myArkanoidVHDL:inst|Add239~11 {} myArkanoidVHDL:inst|Add239~13 {} myArkanoidVHDL:inst|Add239~15 {} myArkanoidVHDL:inst|Add239~17 {} myArkanoidVHDL:inst|Add239~19 {} myArkanoidVHDL:inst|Add239~21 {} myArkanoidVHDL:inst|Add239~23 {} myArkanoidVHDL:inst|Add239~25 {} myArkanoidVHDL:inst|Add239~27 {} myArkanoidVHDL:inst|Add239~29 {} myArkanoidVHDL:inst|Add239~31 {} myArkanoidVHDL:inst|Add239~32 {} myArkanoidVHDL:inst|Add241~29 {} myArkanoidVHDL:inst|Add241~31 {} myArkanoidVHDL:inst|Add241~33 {} myArkanoidVHDL:inst|Add241~35 {} myArkanoidVHDL:inst|Add241~37 {} myArkanoidVHDL:inst|Add241~39 {} myArkanoidVHDL:inst|Add241~41 {} myArkanoidVHDL:inst|Add241~43 {} myArkanoidVHDL:inst|Add241~45 {} myArkanoidVHDL:inst|Add241~47 {} myArkanoidVHDL:inst|Add241~49 {} myArkanoidVHDL:inst|Add241~51 {} myArkanoidVHDL:inst|Add241~53 {} myArkanoidVHDL:inst|Add241~55 {} myArkanoidVHDL:inst|Add241~56 {} myArkanoidVHDL:inst|Equal82~12 {} myArkanoidVHDL:inst|Equal82~13 {} myArkanoidVHDL:inst|process_0~1411 {} myArkanoidVHDL:inst|Add242~1 {} myArkanoidVHDL:inst|Add242~3 {} myArkanoidVHDL:inst|Add242~5 {} myArkanoidVHDL:inst|Add242~7 {} myArkanoidVHDL:inst|Add242~9 {} myArkanoidVHDL:inst|Add242~11 {} myArkanoidVHDL:inst|Add242~13 {} myArkanoidVHDL:inst|Add242~15 {} myArkanoidVHDL:inst|Add242~17 {} myArkanoidVHDL:inst|Add242~19 {} myArkanoidVHDL:inst|Add242~21 {} myArkanoidVHDL:inst|Add242~23 {} myArkanoidVHDL:inst|Add242~25 {} myArkanoidVHDL:inst|Add242~27 {} myArkanoidVHDL:inst|Add242~29 {} myArkanoidVHDL:inst|Add242~31 {} myArkanoidVHDL:inst|Add242~32 {} myArkanoidVHDL:inst|Add244~29 {} myArkanoidVHDL:inst|Add244~31 {} myArkanoidVHDL:inst|Add244~33 {} myArkanoidVHDL:inst|Add244~35 {} myArkanoidVHDL:inst|Add244~37 {} myArkanoidVHDL:inst|Add244~39 {} myArkanoidVHDL:inst|Add244~41 {} myArkanoidVHDL:inst|Add244~43 {} myArkanoidVHDL:inst|Add244~45 {} myArkanoidVHDL:inst|Add244~47 {} myArkanoidVHDL:inst|Add244~48 {} myArkanoidVHDL:inst|Equal83~10 {} myArkanoidVHDL:inst|Equal83~11 {} myArkanoidVHDL:inst|process_0~5508 {} myArkanoidVHDL:inst|Add245~1 {} myArkanoidVHDL:inst|Add245~3 {} myArkanoidVHDL:inst|Add245~5 {} myArkanoidVHDL:inst|Add245~7 {} myArkanoidVHDL:inst|Add245~9 {} myArkanoidVHDL:inst|Add245~11 {} myArkanoidVHDL:inst|Add245~13 {} myArkanoidVHDL:inst|Add245~15 {} myArkanoidVHDL:inst|Add245~17 {} myArkanoidVHDL:inst|Add245~19 {} myArkanoidVHDL:inst|Add245~21 {} myArkanoidVHDL:inst|Add245~23 {} myArkanoidVHDL:inst|Add245~25 {} myArkanoidVHDL:inst|Add245~27 {} myArkanoidVHDL:inst|Add245~29 {} myArkanoidVHDL:inst|Add245~31 {} myArkanoidVHDL:inst|Add245~32 {} myArkanoidVHDL:inst|Add247~29 {} myArkanoidVHDL:inst|Add247~31 {} myArkanoidVHDL:inst|Add247~33 {} myArkanoidVHDL:inst|Add247~35 {} myArkanoidVHDL:inst|Add247~37 {} myArkanoidVHDL:inst|Add247~39 {} myArkanoidVHDL:inst|Add247~41 {} myArkanoidVHDL:inst|Add247~43 {} myArkanoidVHDL:inst|Add247~45 {} myArkanoidVHDL:inst|Add247~47 {} myArkanoidVHDL:inst|Add247~49 {} myArkanoidVHDL:inst|Add247~51 {} myArkanoidVHDL:inst|Add247~52 {} myArkanoidVHDL:inst|Equal84~12 {} myArkanoidVHDL:inst|Equal84~13 {} myArkanoidVHDL:inst|Equal84~14 {} myArkanoidVHDL:inst|process_0~5511 {} myArkanoidVHDL:inst|Add248~1 {} myArkanoidVHDL:inst|Add248~3 {} myArkanoidVHDL:inst|Add248~5 {} myArkanoidVHDL:inst|Add248~7 {} myArkanoidVHDL:inst|Add248~9 {} myArkanoidVHDL:inst|Add248~11 {} myArkanoidVHDL:inst|Add248~13 {} myArkanoidVHDL:inst|Add248~15 {} myArkanoidVHDL:inst|Add248~17 {} myArkanoidVHDL:inst|Add248~19 {} myArkanoidVHDL:inst|Add248~21 {} myArkanoidVHDL:inst|Add248~23 {} myArkanoidVHDL:inst|Add248~25 {} myArkanoidVHDL:inst|Add248~27 {} myArkanoidVHDL:inst|Add248~29 {} myArkanoidVHDL:inst|Add248~31 {} myArkanoidVHDL:inst|Add248~32 {} myArkanoidVHDL:inst|Add250~29 {} myArkanoidVHDL:inst|Add250~31 {} myArkanoidVHDL:inst|Add250~33 {} myArkanoidVHDL:inst|Add250~35 {} myArkanoidVHDL:inst|Add250~37 {} myArkanoidVHDL:inst|Add250~39 {} myArkanoidVHDL:inst|Add250~41 {} myArkanoidVHDL:inst|Add250~43 {} myArkanoidVHDL:inst|Add250~45 {} myArkanoidVHDL:inst|Add250~47 {} myArkanoidVHDL:inst|Add250~48 {} myArkanoidVHDL:inst|Equal85~10 {} myArkanoidVHDL:inst|Equal85~11 {} myArkanoidVHDL:inst|Equal85~12 {} myArkanoidVHDL:inst|process_0~5514 {} myArkanoidVHDL:inst|Add251~1 {} myArkanoidVHDL:inst|Add251~3 {} myArkanoidVHDL:inst|Add251~5 {} myArkanoidVHDL:inst|Add251~7 {} myArkanoidVHDL:inst|Add251~9 {} myArkanoidVHDL:inst|Add251~11 {} myArkanoidVHDL:inst|Add251~13 {} myArkanoidVHDL:inst|Add251~15 {} myArkanoidVHDL:inst|Add251~17 {} myArkanoidVHDL:inst|Add251~19 {} myArkanoidVHDL:inst|Add251~21 {} myArkanoidVHDL:inst|Add251~23 {} myArkanoidVHDL:inst|Add251~25 {} myArkanoidVHDL:inst|Add251~27 {} myArkanoidVHDL:inst|Add251~29 {} myArkanoidVHDL:inst|Add251~31 {} myArkanoidVHDL:inst|Add251~32 {} myArkanoidVHDL:inst|Add253~29 {} myArkanoidVHDL:inst|Add253~31 {} myArkanoidVHDL:inst|Add253~33 {} myArkanoidVHDL:inst|Add253~35 {} myArkanoidVHDL:inst|Add253~37 {} myArkanoidVHDL:inst|Add253~39 {} myArkanoidVHDL:inst|Add253~41 {} myArkanoidVHDL:inst|Add253~42 {} myArkanoidVHDL:inst|Equal86~8 {} myArkanoidVHDL:inst|Equal86~9 {} myArkanoidVHDL:inst|Equal86~12 {} myArkanoidVHDL:inst|process_0~5993 {} myArkanoidVHDL:inst|Add254~1 {} myArkanoidVHDL:inst|Add254~3 {} myArkanoidVHDL:inst|Add254~5 {} myArkanoidVHDL:inst|Add254~7 {} myArkanoidVHDL:inst|Add254~9 {} myArkanoidVHDL:inst|Add254~11 {} myArkanoidVHDL:inst|Add254~13 {} myArkanoidVHDL:inst|Add254~15 {} myArkanoidVHDL:inst|Add254~17 {} myArkanoidVHDL:inst|Add254~19 {} myArkanoidVHDL:inst|Add254~21 {} myArkanoidVHDL:inst|Add254~23 {} myArkanoidVHDL:inst|Add254~25 {} myArkanoidVHDL:inst|Add254~27 {} myArkanoidVHDL:inst|Add254~29 {} myArkanoidVHDL:inst|Add254~31 {} myArkanoidVHDL:inst|Add254~32 {} myArkanoidVHDL:inst|Add256~29 {} myArkanoidVHDL:inst|Add256~31 {} myArkanoidVHDL:inst|Add256~33 {} myArkanoidVHDL:inst|Add256~34 {} myArkanoidVHDL:inst|Equal87~10 {} myArkanoidVHDL:inst|Equal87~11 {} myArkanoidVHDL:inst|process_0~1426 {} myArkanoidVHDL:inst|Add257~1 {} myArkanoidVHDL:inst|Add257~3 {} myArkanoidVHDL:inst|Add257~5 {} myArkanoidVHDL:inst|Add257~7 {} myArkanoidVHDL:inst|Add257~9 {} myArkanoidVHDL:inst|Add257~11 {} myArkanoidVHDL:inst|Add257~13 {} myArkanoidVHDL:inst|Add257~15 {} myArkanoidVHDL:inst|Add257~17 {} myArkanoidVHDL:inst|Add257~19 {} myArkanoidVHDL:inst|Add257~20 {} myArkanoidVHDL:inst|Add260~19 {} myArkanoidVHDL:inst|Add260~21 {} myArkanoidVHDL:inst|Add260~23 {} myArkanoidVHDL:inst|Add260~25 {} myArkanoidVHDL:inst|Add260~27 {} myArkanoidVHDL:inst|Add260~29 {} myArkanoidVHDL:inst|Add260~31 {} myArkanoidVHDL:inst|Add260~33 {} myArkanoidVHDL:inst|Add260~35 {} myArkanoidVHDL:inst|Add260~37 {} myArkanoidVHDL:inst|Add260~39 {} myArkanoidVHDL:inst|Add260~41 {} myArkanoidVHDL:inst|Add260~43 {} myArkanoidVHDL:inst|Add260~45 {} myArkanoidVHDL:inst|Add260~47 {} myArkanoidVHDL:inst|Add260~49 {} myArkanoidVHDL:inst|Add260~51 {} myArkanoidVHDL:inst|Add260~53 {} myArkanoidVHDL:inst|Add260~54 {} myArkanoidVHDL:inst|process_0~6070 {} myArkanoidVHDL:inst|process_0~6071 {} myArkanoidVHDL:inst|process_0~6073 {} myArkanoidVHDL:inst|process_0~6084 {} myArkanoidVHDL:inst|process_0~6094 {} myArkanoidVHDL:inst|process_0~6099 {} myArkanoidVHDL:inst|ballPositionH~1131 {} myArkanoidVHDL:inst|ballPositionH~1145 {} myArkanoidVHDL:inst|Add295~5 {} myArkanoidVHDL:inst|Add295~7 {} myArkanoidVHDL:inst|Add295~9 {} myArkanoidVHDL:inst|Add295~11 {} myArkanoidVHDL:inst|Add295~13 {} myArkanoidVHDL:inst|Add295~15 {} myArkanoidVHDL:inst|Add295~17 {} myArkanoidVHDL:inst|Add295~18 {} myArkanoidVHDL:inst|Equal130~0 {} myArkanoidVHDL:inst|Equal130~4 {} myArkanoidVHDL:inst|Equal130~6 {} myArkanoidVHDL:inst|process_0~1510 {} myArkanoidVHDL:inst|process_0~6199 {} myArkanoidVHDL:inst|red0_signal~1242 {} myArkanoidVHDL:inst|red1_signal~1128 {} myArkanoidVHDL:inst|red3_signal~1005 {} myArkanoidVHDL:inst|green3_signal~1201 {} myArkanoidVHDL:inst|green3_signal~1208 {} myArkanoidVHDL:inst|red0_signal {} } { 0.000ns 1.578ns 1.170ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.775ns 1.786ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.742ns 0.894ns 0.310ns 0.291ns 1.173ns 0.296ns 1.222ns 0.298ns 1.168ns 1.049ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.822ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.889ns 0.319ns 0.302ns 0.899ns 0.296ns 0.808ns 0.303ns 0.993ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 0.302ns 1.734ns 0.836ns 0.902ns 0.306ns 0.307ns 0.294ns 1.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.595ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.857ns 0.310ns 1.166ns 0.299ns 0.318ns 0.317ns 0.303ns 1.314ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.864ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.456ns 0.317ns 0.302ns 0.296ns 0.294ns 1.164ns 0.304ns 0.320ns 0.300ns 1.164ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.812ns 0.000ns 1.676ns 0.296ns 0.313ns 1.077ns 1.403ns 0.291ns 0.296ns 0.300ns 0.311ns 1.224ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.822ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.172ns 0.290ns 0.754ns 0.308ns 0.304ns 0.288ns 0.816ns 0.935ns 0.000ns 0.000ns 1.208ns 0.000ns 0.000ns 2.322ns 0.309ns 0.301ns 2.005ns 0.308ns 0.311ns 0.297ns 0.312ns 1.291ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.949ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.325ns 0.316ns 1.461ns 0.309ns 0.308ns 0.552ns 0.303ns 1.891ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.576ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.534ns 0.299ns 1.192ns 0.299ns 0.302ns 0.295ns 0.299ns 0.299ns 1.221ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.833ns 0.000ns 0.000ns 0.000ns 2.613ns 0.292ns 2.053ns 0.302ns 0.308ns 1.507ns 0.588ns 0.000ns 0.000ns 0.000ns 1.783ns 0.298ns 0.301ns 2.320ns 1.171ns 1.422ns 0.984ns 0.295ns 0.901ns 0.567ns 0.289ns 0.918ns 0.326ns 2.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.868ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.116ns 0.296ns 0.309ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.144ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.220ns 0.303ns 0.305ns 0.306ns 0.978ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.089ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.805ns 0.292ns 0.295ns 0.311ns 1.187ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.879ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.375ns 0.296ns 0.839ns 1.025ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.893ns 0.295ns 0.298ns 0.934ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.812ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.295ns 0.922ns 0.299ns 0.965ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.890ns 0.316ns 0.295ns 0.303ns 1.272ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.891ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.295ns 0.921ns 0.289ns 0.310ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.781ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.849ns 0.297ns 0.915ns 0.834ns 0.974ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.789ns 0.000ns 0.000ns 0.000ns 1.400ns 0.298ns 0.491ns 1.196ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.835ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.859ns 0.291ns 0.294ns 0.306ns 0.521ns 0.527ns 1.757ns 2.414ns 2.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.297ns 0.289ns 0.497ns 0.889ns 0.899ns 0.318ns 0.323ns 1.197ns 0.318ns 1.110ns 0.818ns } { 0.000ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.322ns 0.483ns 0.178ns 0.322ns 0.178ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.545ns 0.278ns 0.319ns 0.319ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.178ns 0.278ns 0.278ns 0.278ns 0.322ns 0.178ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.545ns 0.178ns 0.178ns 0.319ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.521ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.458ns 0.177ns 0.521ns 0.513ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.278ns 0.178ns 0.545ns 0.483ns 0.322ns 0.178ns 0.322ns 0.495ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.455ns 0.516ns 0.521ns 0.177ns 0.521ns 0.319ns 0.322ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.455ns 0.178ns 0.178ns 0.319ns 0.322ns 0.512ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.278ns 0.178ns 0.319ns 0.319ns 0.178ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.458ns 0.455ns 0.491ns 0.319ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.458ns 0.545ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.516ns 0.178ns 0.450ns 0.544ns 0.178ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.491ns 0.491ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.450ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.491ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.450ns 0.542ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.457ns 0.545ns 0.491ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.450ns 0.521ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.322ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.458ns 0.450ns 0.322ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.177ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.491ns 0.322ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz destination 4.614 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50MHz\" to destination register is 4.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50MHz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns dimezzaClock:inst1\|conta\[0\] 2 REG LCFF_X1_Y13_N29 2 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 2; REG Node = 'dimezzaClock:inst1\|conta\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk_50MHz dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 3.015 ns dimezzaClock:inst1\|conta\[0\]~clkctrl 3 COMB CLKCTRL_G2 405 " "Info: 3: + IC(0.706 ns) + CELL(0.000 ns) = 3.015 ns; Loc. = CLKCTRL_G2; Fanout = 405; COMB Node = 'dimezzaClock:inst1\|conta\[0\]~clkctrl'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 4.614 ns myArkanoidVHDL:inst\|red0_signal 4 REG LCFF_X24_Y13_N21 1 " "Info: 4: + IC(0.997 ns) + CELL(0.602 ns) = 4.614 ns; Loc. = LCFF_X24_Y13_N21; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red0_signal'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.33 % ) " "Info: Total cell delay = 2.507 ns ( 54.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 45.67 % ) " "Info: Total interconnect delay = 2.107 ns ( 45.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.614 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red0_signal {} } { 0.000ns 0.000ns 0.404ns 0.706ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz source 4.609 ns - Longest register " "Info: - Longest clock path from clock \"clk_50MHz\" to source register is 4.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50MHz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns dimezzaClock:inst1\|conta\[0\] 2 REG LCFF_X1_Y13_N29 2 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 2; REG Node = 'dimezzaClock:inst1\|conta\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk_50MHz dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 3.015 ns dimezzaClock:inst1\|conta\[0\]~clkctrl 3 COMB CLKCTRL_G2 405 " "Info: 3: + IC(0.706 ns) + CELL(0.000 ns) = 3.015 ns; Loc. = CLKCTRL_G2; Fanout = 405; COMB Node = 'dimezzaClock:inst1\|conta\[0\]~clkctrl'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 4.609 ns myArkanoidVHDL:inst\|ballPositionV\[0\] 4 REG LCFF_X30_Y16_N1 12 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 4.609 ns; Loc. = LCFF_X30_Y16_N1; Fanout = 12; REG Node = 'myArkanoidVHDL:inst\|ballPositionV\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballPositionV[0] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.39 % ) " "Info: Total cell delay = 2.507 ns ( 54.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 45.61 % ) " "Info: Total interconnect delay = 2.102 ns ( 45.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballPositionV[0] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|ballPositionV[0] {} } { 0.000ns 0.000ns 0.404ns 0.706ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.614 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red0_signal {} } { 0.000ns 0.000ns 0.404ns 0.706ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballPositionV[0] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|ballPositionV[0] {} } { 0.000ns 0.000ns 0.404ns 0.706ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "292.363 ns" { myArkanoidVHDL:inst|ballPositionV[0] myArkanoidVHDL:inst|ballPositionV~1171 myArkanoidVHDL:inst|Add114~1 myArkanoidVHDL:inst|Add114~3 myArkanoidVHDL:inst|Add114~5 myArkanoidVHDL:inst|Add114~7 myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~26 myArkanoidVHDL:inst|ballPositionV~1251 myArkanoidVHDL:inst|Add117~27 myArkanoidVHDL:inst|Add117~29 myArkanoidVHDL:inst|Add117~31 myArkanoidVHDL:inst|Add117~33 myArkanoidVHDL:inst|Add117~35 myArkanoidVHDL:inst|Add117~37 myArkanoidVHDL:inst|Add117~38 myArkanoidVHDL:inst|LessThan241~2 myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3895 myArkanoidVHDL:inst|process_0~3897 myArkanoidVHDL:inst|process_0~3898 myArkanoidVHDL:inst|process_0~3899 myArkanoidVHDL:inst|process_0~3902 myArkanoidVHDL:inst|process_0~3926 myArkanoidVHDL:inst|process_0~6234 myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~3 myArkanoidVHDL:inst|Add127~5 myArkanoidVHDL:inst|Add127~7 myArkanoidVHDL:inst|Add127~9 myArkanoidVHDL:inst|Add127~11 myArkanoidVHDL:inst|Add127~13 myArkanoidVHDL:inst|Add127~15 myArkanoidVHDL:inst|Add127~17 myArkanoidVHDL:inst|Add127~19 myArkanoidVHDL:inst|Add127~20 myArkanoidVHDL:inst|Add131~21 myArkanoidVHDL:inst|Add131~23 myArkanoidVHDL:inst|Add131~25 myArkanoidVHDL:inst|Add131~27 myArkanoidVHDL:inst|Add131~29 myArkanoidVHDL:inst|Add131~31 myArkanoidVHDL:inst|Add131~33 myArkanoidVHDL:inst|Add131~35 myArkanoidVHDL:inst|Add131~37 myArkanoidVHDL:inst|Add131~39 myArkanoidVHDL:inst|Add131~41 myArkanoidVHDL:inst|Add131~43 myArkanoidVHDL:inst|Add131~45 myArkanoidVHDL:inst|Add131~47 myArkanoidVHDL:inst|Add131~49 myArkanoidVHDL:inst|Add131~51 myArkanoidVHDL:inst|Add131~53 myArkanoidVHDL:inst|Add131~54 myArkanoidVHDL:inst|process_0~3974 myArkanoidVHDL:inst|process_0~3975 myArkanoidVHDL:inst|process_0~3977 myArkanoidVHDL:inst|process_0~3979 myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3987 myArkanoidVHDL:inst|process_0~6240 myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~33 myArkanoidVHDL:inst|Add133~35 myArkanoidVHDL:inst|Add133~37 myArkanoidVHDL:inst|Add133~39 myArkanoidVHDL:inst|Add133~41 myArkanoidVHDL:inst|Add133~43 myArkanoidVHDL:inst|Add133~45 myArkanoidVHDL:inst|Add133~47 myArkanoidVHDL:inst|Add133~49 myArkanoidVHDL:inst|Add133~51 myArkanoidVHDL:inst|Add133~53 myArkanoidVHDL:inst|Add133~55 myArkanoidVHDL:inst|Add133~57 myArkanoidVHDL:inst|Add133~59 myArkanoidVHDL:inst|Add133~61 myArkanoidVHDL:inst|Add133~62 myArkanoidVHDL:inst|process_0~6241 myArkanoidVHDL:inst|process_0~3997 myArkanoidVHDL:inst|process_0~4003 myArkanoidVHDL:inst|process_0~4007 myArkanoidVHDL:inst|process_0~4031 myArkanoidVHDL:inst|process_0~4048 myArkanoidVHDL:inst|process_0~4051 myArkanoidVHDL:inst|process_0~4052 myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~21 myArkanoidVHDL:inst|Add139~23 myArkanoidVHDL:inst|Add139~25 myArkanoidVHDL:inst|Add139~27 myArkanoidVHDL:inst|Add139~28 myArkanoidVHDL:inst|Add142~25 myArkanoidVHDL:inst|Add142~27 myArkanoidVHDL:inst|Add142~29 myArkanoidVHDL:inst|Add142~31 myArkanoidVHDL:inst|Add142~33 myArkanoidVHDL:inst|Add142~35 myArkanoidVHDL:inst|Add142~37 myArkanoidVHDL:inst|Add142~39 myArkanoidVHDL:inst|Add142~41 myArkanoidVHDL:inst|Add142~43 myArkanoidVHDL:inst|Add142~45 myArkanoidVHDL:inst|Add142~47 myArkanoidVHDL:inst|Add142~49 myArkanoidVHDL:inst|Add142~51 myArkanoidVHDL:inst|Add142~52 myArkanoidVHDL:inst|LessThan328~7 myArkanoidVHDL:inst|LessThan328~8 myArkanoidVHDL:inst|LessThan328~12 myArkanoidVHDL:inst|process_0~4059 myArkanoidVHDL:inst|process_0~4074 myArkanoidVHDL:inst|process_0~4118 myArkanoidVHDL:inst|process_0~4407 myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~17 myArkanoidVHDL:inst|Add145~19 myArkanoidVHDL:inst|Add145~21 myArkanoidVHDL:inst|Add145~23 myArkanoidVHDL:inst|Add145~25 myArkanoidVHDL:inst|Add145~27 myArkanoidVHDL:inst|Add145~29 myArkanoidVHDL:inst|Add145~31 myArkanoidVHDL:inst|Add145~32 myArkanoidVHDL:inst|Add150~29 myArkanoidVHDL:inst|Add150~31 myArkanoidVHDL:inst|Add150~33 myArkanoidVHDL:inst|Add150~35 myArkanoidVHDL:inst|Add150~37 myArkanoidVHDL:inst|Add150~39 myArkanoidVHDL:inst|Add150~41 myArkanoidVHDL:inst|Add150~43 myArkanoidVHDL:inst|Add150~45 myArkanoidVHDL:inst|Add150~47 myArkanoidVHDL:inst|Add150~49 myArkanoidVHDL:inst|Add150~50 myArkanoidVHDL:inst|process_0~4452 myArkanoidVHDL:inst|process_0~4453 myArkanoidVHDL:inst|process_0~4454 myArkanoidVHDL:inst|process_0~4455 myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|process_0~4464 myArkanoidVHDL:inst|process_0~4467 myArkanoidVHDL:inst|process_0~4468 myArkanoidVHDL:inst|process_0~4469 myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~20 myArkanoidVHDL:inst|Add153~21 myArkanoidVHDL:inst|Add153~22 myArkanoidVHDL:inst|LessThan377~7 myArkanoidVHDL:inst|LessThan377~9 myArkanoidVHDL:inst|LessThan377~12 myArkanoidVHDL:inst|process_0~4473 myArkanoidVHDL:inst|process_0~4474 myArkanoidVHDL:inst|process_0~4475 myArkanoidVHDL:inst|process_0~4484 myArkanoidVHDL:inst|process_0~4539 myArkanoidVHDL:inst|process_0~6298 myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~17 myArkanoidVHDL:inst|Add157~19 myArkanoidVHDL:inst|Add157~21 myArkanoidVHDL:inst|Add157~23 myArkanoidVHDL:inst|Add157~25 myArkanoidVHDL:inst|Add157~27 myArkanoidVHDL:inst|Add157~29 myArkanoidVHDL:inst|Add157~31 myArkanoidVHDL:inst|Add157~32 myArkanoidVHDL:inst|Add162~29 myArkanoidVHDL:inst|Add162~31 myArkanoidVHDL:inst|Add162~33 myArkanoidVHDL:inst|Add162~35 myArkanoidVHDL:inst|Add162~37 myArkanoidVHDL:inst|Add162~39 myArkanoidVHDL:inst|Add162~41 myArkanoidVHDL:inst|Add162~43 myArkanoidVHDL:inst|Add162~45 myArkanoidVHDL:inst|Add162~47 myArkanoidVHDL:inst|Add162~49 myArkanoidVHDL:inst|Add162~50 myArkanoidVHDL:inst|process_0~4549 myArkanoidVHDL:inst|process_0~4555 myArkanoidVHDL:inst|process_0~4560 myArkanoidVHDL:inst|process_0~4582 myArkanoidVHDL:inst|process_0~4583 myArkanoidVHDL:inst|process_0~4599 myArkanoidVHDL:inst|process_0~4600 myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~4 myArkanoidVHDL:inst|Add165~5 myArkanoidVHDL:inst|Add165~7 myArkanoidVHDL:inst|Add165~8 myArkanoidVHDL:inst|process_0~4603 myArkanoidVHDL:inst|LessThan431~5 myArkanoidVHDL:inst|LessThan431~7 myArkanoidVHDL:inst|process_0~4604 myArkanoidVHDL:inst|process_0~4625 myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4642 myArkanoidVHDL:inst|process_0~4658 myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~33 myArkanoidVHDL:inst|Add169~35 myArkanoidVHDL:inst|Add169~37 myArkanoidVHDL:inst|Add169~38 myArkanoidVHDL:inst|Add171~39 myArkanoidVHDL:inst|Add171~41 myArkanoidVHDL:inst|Add171~43 myArkanoidVHDL:inst|Add171~45 myArkanoidVHDL:inst|Add171~47 myArkanoidVHDL:inst|Add171~49 myArkanoidVHDL:inst|Add171~51 myArkanoidVHDL:inst|Add171~52 myArkanoidVHDL:inst|process_0~4660 myArkanoidVHDL:inst|process_0~4663 myArkanoidVHDL:inst|process_0~4715 myArkanoidVHDL:inst|process_0~4716 myArkanoidVHDL:inst|process_0~4718 myArkanoidVHDL:inst|process_0~4719 myArkanoidVHDL:inst|process_0~4720 myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~10 myArkanoidVHDL:inst|Add179~11 myArkanoidVHDL:inst|Add179~13 myArkanoidVHDL:inst|Add179~15 myArkanoidVHDL:inst|Add179~17 myArkanoidVHDL:inst|Add179~19 myArkanoidVHDL:inst|Add179~21 myArkanoidVHDL:inst|Add179~23 myArkanoidVHDL:inst|Add179~25 myArkanoidVHDL:inst|Add179~27 myArkanoidVHDL:inst|Add179~29 myArkanoidVHDL:inst|Add179~31 myArkanoidVHDL:inst|Add179~33 myArkanoidVHDL:inst|Add179~35 myArkanoidVHDL:inst|Add179~37 myArkanoidVHDL:inst|Add179~39 myArkanoidVHDL:inst|Add179~41 myArkanoidVHDL:inst|Add179~43 myArkanoidVHDL:inst|Add179~45 myArkanoidVHDL:inst|Add179~47 myArkanoidVHDL:inst|Add179~49 myArkanoidVHDL:inst|Add179~51 myArkanoidVHDL:inst|Add179~53 myArkanoidVHDL:inst|Add179~55 myArkanoidVHDL:inst|Add179~57 myArkanoidVHDL:inst|Add179~59 myArkanoidVHDL:inst|Add179~60 myArkanoidVHDL:inst|process_0~4763 myArkanoidVHDL:inst|process_0~4764 myArkanoidVHDL:inst|process_0~4771 myArkanoidVHDL:inst|process_0~4791 myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|process_0~4795 myArkanoidVHDL:inst|process_0~4796 myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add184~29 myArkanoidVHDL:inst|Add184~31 myArkanoidVHDL:inst|Add184~33 myArkanoidVHDL:inst|Add184~34 myArkanoidVHDL:inst|LessThan517~8 myArkanoidVHDL:inst|LessThan517~9 myArkanoidVHDL:inst|process_0~4803 myArkanoidVHDL:inst|process_0~4838 myArkanoidVHDL:inst|process_0~4857 myArkanoidVHDL:inst|process_0~4858 myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~6 myArkanoidVHDL:inst|process_0~3752 myArkanoidVHDL:inst|process_0~3750 myArkanoidVHDL:inst|process_0~6418 myArkanoidVHDL:inst|process_0~5408 myArkanoidVHDL:inst|process_0~5416 myArkanoidVHDL:inst|ballPositionV~1213 myArkanoidVHDL:inst|ballPositionV~1241 myArkanoidVHDL:inst|ballPositionV~971 myArkanoidVHDL:inst|process_0~5429 myArkanoidVHDL:inst|process_0~5430 myArkanoidVHDL:inst|process_0~5431 myArkanoidVHDL:inst|process_0~5476 myArkanoidVHDL:inst|process_0~1396 myArkanoidVHDL:inst|Add227~1 myArkanoidVHDL:inst|Add227~3 myArkanoidVHDL:inst|Add227~5 myArkanoidVHDL:inst|Add227~7 myArkanoidVHDL:inst|Add227~9 myArkanoidVHDL:inst|Add227~11 myArkanoidVHDL:inst|Add227~13 myArkanoidVHDL:inst|Add227~15 myArkanoidVHDL:inst|Add227~17 myArkanoidVHDL:inst|Add227~19 myArkanoidVHDL:inst|Add227~21 myArkanoidVHDL:inst|Add227~23 myArkanoidVHDL:inst|Add227~25 myArkanoidVHDL:inst|Add227~27 myArkanoidVHDL:inst|Add227~29 myArkanoidVHDL:inst|Add227~31 myArkanoidVHDL:inst|Add227~32 myArkanoidVHDL:inst|Add229~29 myArkanoidVHDL:inst|Add229~31 myArkanoidVHDL:inst|Add229~33 myArkanoidVHDL:inst|Add229~35 myArkanoidVHDL:inst|Add229~37 myArkanoidVHDL:inst|Add229~39 myArkanoidVHDL:inst|Add229~41 myArkanoidVHDL:inst|Add229~43 myArkanoidVHDL:inst|Add229~45 myArkanoidVHDL:inst|Add229~47 myArkanoidVHDL:inst|Add229~49 myArkanoidVHDL:inst|Add229~51 myArkanoidVHDL:inst|Add229~53 myArkanoidVHDL:inst|Add229~55 myArkanoidVHDL:inst|Add229~57 myArkanoidVHDL:inst|Add229~58 myArkanoidVHDL:inst|Equal78~2 myArkanoidVHDL:inst|Equal78~5 myArkanoidVHDL:inst|process_0~1399 myArkanoidVHDL:inst|Add230~1 myArkanoidVHDL:inst|Add230~3 myArkanoidVHDL:inst|Add230~5 myArkanoidVHDL:inst|Add230~7 myArkanoidVHDL:inst|Add230~9 myArkanoidVHDL:inst|Add230~11 myArkanoidVHDL:inst|Add230~13 myArkanoidVHDL:inst|Add230~15 myArkanoidVHDL:inst|Add230~16 myArkanoidVHDL:inst|Add232~13 myArkanoidVHDL:inst|Add232~15 myArkanoidVHDL:inst|Add232~17 myArkanoidVHDL:inst|Add232~19 myArkanoidVHDL:inst|Add232~21 myArkanoidVHDL:inst|Add232~23 myArkanoidVHDL:inst|Add232~25 myArkanoidVHDL:inst|Add232~27 myArkanoidVHDL:inst|Add232~28 myArkanoidVHDL:inst|Equal79~8 myArkanoidVHDL:inst|Equal79~10 myArkanoidVHDL:inst|Equal79~13 myArkanoidVHDL:inst|process_0~5480 myArkanoidVHDL:inst|Add233~1 myArkanoidVHDL:inst|Add233~3 myArkanoidVHDL:inst|Add233~5 myArkanoidVHDL:inst|Add233~7 myArkanoidVHDL:inst|Add233~9 myArkanoidVHDL:inst|Add233~11 myArkanoidVHDL:inst|Add233~13 myArkanoidVHDL:inst|Add233~15 myArkanoidVHDL:inst|Add233~16 myArkanoidVHDL:inst|Add235~13 myArkanoidVHDL:inst|Add235~15 myArkanoidVHDL:inst|Add235~17 myArkanoidVHDL:inst|Add235~19 myArkanoidVHDL:inst|Add235~21 myArkanoidVHDL:inst|Add235~23 myArkanoidVHDL:inst|Add235~25 myArkanoidVHDL:inst|Add235~27 myArkanoidVHDL:inst|Add235~29 myArkanoidVHDL:inst|Add235~31 myArkanoidVHDL:inst|Add235~33 myArkanoidVHDL:inst|Add235~35 myArkanoidVHDL:inst|Add235~37 myArkanoidVHDL:inst|Add235~39 myArkanoidVHDL:inst|Add235~40 myArkanoidVHDL:inst|Equal80~8 myArkanoidVHDL:inst|Equal80~9 myArkanoidVHDL:inst|Equal80~12 myArkanoidVHDL:inst|process_0~5490 myArkanoidVHDL:inst|Add236~1 myArkanoidVHDL:inst|Add236~3 myArkanoidVHDL:inst|Add236~5 myArkanoidVHDL:inst|Add236~7 myArkanoidVHDL:inst|Add236~9 myArkanoidVHDL:inst|Add236~11 myArkanoidVHDL:inst|Add236~13 myArkanoidVHDL:inst|Add236~15 myArkanoidVHDL:inst|Add236~17 myArkanoidVHDL:inst|Add236~19 myArkanoidVHDL:inst|Add236~21 myArkanoidVHDL:inst|Add236~23 myArkanoidVHDL:inst|Add236~25 myArkanoidVHDL:inst|Add236~27 myArkanoidVHDL:inst|Add236~29 myArkanoidVHDL:inst|Add236~31 myArkanoidVHDL:inst|Add236~32 myArkanoidVHDL:inst|Add238~29 myArkanoidVHDL:inst|Add238~31 myArkanoidVHDL:inst|Add238~33 myArkanoidVHDL:inst|Add238~35 myArkanoidVHDL:inst|Add238~37 myArkanoidVHDL:inst|Add238~39 myArkanoidVHDL:inst|Add238~41 myArkanoidVHDL:inst|Add238~43 myArkanoidVHDL:inst|Add238~45 myArkanoidVHDL:inst|Add238~47 myArkanoidVHDL:inst|Add238~49 myArkanoidVHDL:inst|Add238~51 myArkanoidVHDL:inst|Add238~53 myArkanoidVHDL:inst|Add238~54 myArkanoidVHDL:inst|Equal81~12 myArkanoidVHDL:inst|Equal81~13 myArkanoidVHDL:inst|process_0~1408 myArkanoidVHDL:inst|Add239~1 myArkanoidVHDL:inst|Add239~3 myArkanoidVHDL:inst|Add239~5 myArkanoidVHDL:inst|Add239~7 myArkanoidVHDL:inst|Add239~9 myArkanoidVHDL:inst|Add239~11 myArkanoidVHDL:inst|Add239~13 myArkanoidVHDL:inst|Add239~15 myArkanoidVHDL:inst|Add239~17 myArkanoidVHDL:inst|Add239~19 myArkanoidVHDL:inst|Add239~21 myArkanoidVHDL:inst|Add239~23 myArkanoidVHDL:inst|Add239~25 myArkanoidVHDL:inst|Add239~27 myArkanoidVHDL:inst|Add239~29 myArkanoidVHDL:inst|Add239~31 myArkanoidVHDL:inst|Add239~32 myArkanoidVHDL:inst|Add241~29 myArkanoidVHDL:inst|Add241~31 myArkanoidVHDL:inst|Add241~33 myArkanoidVHDL:inst|Add241~35 myArkanoidVHDL:inst|Add241~37 myArkanoidVHDL:inst|Add241~39 myArkanoidVHDL:inst|Add241~41 myArkanoidVHDL:inst|Add241~43 myArkanoidVHDL:inst|Add241~45 myArkanoidVHDL:inst|Add241~47 myArkanoidVHDL:inst|Add241~49 myArkanoidVHDL:inst|Add241~51 myArkanoidVHDL:inst|Add241~53 myArkanoidVHDL:inst|Add241~55 myArkanoidVHDL:inst|Add241~56 myArkanoidVHDL:inst|Equal82~12 myArkanoidVHDL:inst|Equal82~13 myArkanoidVHDL:inst|process_0~1411 myArkanoidVHDL:inst|Add242~1 myArkanoidVHDL:inst|Add242~3 myArkanoidVHDL:inst|Add242~5 myArkanoidVHDL:inst|Add242~7 myArkanoidVHDL:inst|Add242~9 myArkanoidVHDL:inst|Add242~11 myArkanoidVHDL:inst|Add242~13 myArkanoidVHDL:inst|Add242~15 myArkanoidVHDL:inst|Add242~17 myArkanoidVHDL:inst|Add242~19 myArkanoidVHDL:inst|Add242~21 myArkanoidVHDL:inst|Add242~23 myArkanoidVHDL:inst|Add242~25 myArkanoidVHDL:inst|Add242~27 myArkanoidVHDL:inst|Add242~29 myArkanoidVHDL:inst|Add242~31 myArkanoidVHDL:inst|Add242~32 myArkanoidVHDL:inst|Add244~29 myArkanoidVHDL:inst|Add244~31 myArkanoidVHDL:inst|Add244~33 myArkanoidVHDL:inst|Add244~35 myArkanoidVHDL:inst|Add244~37 myArkanoidVHDL:inst|Add244~39 myArkanoidVHDL:inst|Add244~41 myArkanoidVHDL:inst|Add244~43 myArkanoidVHDL:inst|Add244~45 myArkanoidVHDL:inst|Add244~47 myArkanoidVHDL:inst|Add244~48 myArkanoidVHDL:inst|Equal83~10 myArkanoidVHDL:inst|Equal83~11 myArkanoidVHDL:inst|process_0~5508 myArkanoidVHDL:inst|Add245~1 myArkanoidVHDL:inst|Add245~3 myArkanoidVHDL:inst|Add245~5 myArkanoidVHDL:inst|Add245~7 myArkanoidVHDL:inst|Add245~9 myArkanoidVHDL:inst|Add245~11 myArkanoidVHDL:inst|Add245~13 myArkanoidVHDL:inst|Add245~15 myArkanoidVHDL:inst|Add245~17 myArkanoidVHDL:inst|Add245~19 myArkanoidVHDL:inst|Add245~21 myArkanoidVHDL:inst|Add245~23 myArkanoidVHDL:inst|Add245~25 myArkanoidVHDL:inst|Add245~27 myArkanoidVHDL:inst|Add245~29 myArkanoidVHDL:inst|Add245~31 myArkanoidVHDL:inst|Add245~32 myArkanoidVHDL:inst|Add247~29 myArkanoidVHDL:inst|Add247~31 myArkanoidVHDL:inst|Add247~33 myArkanoidVHDL:inst|Add247~35 myArkanoidVHDL:inst|Add247~37 myArkanoidVHDL:inst|Add247~39 myArkanoidVHDL:inst|Add247~41 myArkanoidVHDL:inst|Add247~43 myArkanoidVHDL:inst|Add247~45 myArkanoidVHDL:inst|Add247~47 myArkanoidVHDL:inst|Add247~49 myArkanoidVHDL:inst|Add247~51 myArkanoidVHDL:inst|Add247~52 myArkanoidVHDL:inst|Equal84~12 myArkanoidVHDL:inst|Equal84~13 myArkanoidVHDL:inst|Equal84~14 myArkanoidVHDL:inst|process_0~5511 myArkanoidVHDL:inst|Add248~1 myArkanoidVHDL:inst|Add248~3 myArkanoidVHDL:inst|Add248~5 myArkanoidVHDL:inst|Add248~7 myArkanoidVHDL:inst|Add248~9 myArkanoidVHDL:inst|Add248~11 myArkanoidVHDL:inst|Add248~13 myArkanoidVHDL:inst|Add248~15 myArkanoidVHDL:inst|Add248~17 myArkanoidVHDL:inst|Add248~19 myArkanoidVHDL:inst|Add248~21 myArkanoidVHDL:inst|Add248~23 myArkanoidVHDL:inst|Add248~25 myArkanoidVHDL:inst|Add248~27 myArkanoidVHDL:inst|Add248~29 myArkanoidVHDL:inst|Add248~31 myArkanoidVHDL:inst|Add248~32 myArkanoidVHDL:inst|Add250~29 myArkanoidVHDL:inst|Add250~31 myArkanoidVHDL:inst|Add250~33 myArkanoidVHDL:inst|Add250~35 myArkanoidVHDL:inst|Add250~37 myArkanoidVHDL:inst|Add250~39 myArkanoidVHDL:inst|Add250~41 myArkanoidVHDL:inst|Add250~43 myArkanoidVHDL:inst|Add250~45 myArkanoidVHDL:inst|Add250~47 myArkanoidVHDL:inst|Add250~48 myArkanoidVHDL:inst|Equal85~10 myArkanoidVHDL:inst|Equal85~11 myArkanoidVHDL:inst|Equal85~12 myArkanoidVHDL:inst|process_0~5514 myArkanoidVHDL:inst|Add251~1 myArkanoidVHDL:inst|Add251~3 myArkanoidVHDL:inst|Add251~5 myArkanoidVHDL:inst|Add251~7 myArkanoidVHDL:inst|Add251~9 myArkanoidVHDL:inst|Add251~11 myArkanoidVHDL:inst|Add251~13 myArkanoidVHDL:inst|Add251~15 myArkanoidVHDL:inst|Add251~17 myArkanoidVHDL:inst|Add251~19 myArkanoidVHDL:inst|Add251~21 myArkanoidVHDL:inst|Add251~23 myArkanoidVHDL:inst|Add251~25 myArkanoidVHDL:inst|Add251~27 myArkanoidVHDL:inst|Add251~29 myArkanoidVHDL:inst|Add251~31 myArkanoidVHDL:inst|Add251~32 myArkanoidVHDL:inst|Add253~29 myArkanoidVHDL:inst|Add253~31 myArkanoidVHDL:inst|Add253~33 myArkanoidVHDL:inst|Add253~35 myArkanoidVHDL:inst|Add253~37 myArkanoidVHDL:inst|Add253~39 myArkanoidVHDL:inst|Add253~41 myArkanoidVHDL:inst|Add253~42 myArkanoidVHDL:inst|Equal86~8 myArkanoidVHDL:inst|Equal86~9 myArkanoidVHDL:inst|Equal86~12 myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add254~1 myArkanoidVHDL:inst|Add254~3 myArkanoidVHDL:inst|Add254~5 myArkanoidVHDL:inst|Add254~7 myArkanoidVHDL:inst|Add254~9 myArkanoidVHDL:inst|Add254~11 myArkanoidVHDL:inst|Add254~13 myArkanoidVHDL:inst|Add254~15 myArkanoidVHDL:inst|Add254~17 myArkanoidVHDL:inst|Add254~19 myArkanoidVHDL:inst|Add254~21 myArkanoidVHDL:inst|Add254~23 myArkanoidVHDL:inst|Add254~25 myArkanoidVHDL:inst|Add254~27 myArkanoidVHDL:inst|Add254~29 myArkanoidVHDL:inst|Add254~31 myArkanoidVHDL:inst|Add254~32 myArkanoidVHDL:inst|Add256~29 myArkanoidVHDL:inst|Add256~31 myArkanoidVHDL:inst|Add256~33 myArkanoidVHDL:inst|Add256~34 myArkanoidVHDL:inst|Equal87~10 myArkanoidVHDL:inst|Equal87~11 myArkanoidVHDL:inst|process_0~1426 myArkanoidVHDL:inst|Add257~1 myArkanoidVHDL:inst|Add257~3 myArkanoidVHDL:inst|Add257~5 myArkanoidVHDL:inst|Add257~7 myArkanoidVHDL:inst|Add257~9 myArkanoidVHDL:inst|Add257~11 myArkanoidVHDL:inst|Add257~13 myArkanoidVHDL:inst|Add257~15 myArkanoidVHDL:inst|Add257~17 myArkanoidVHDL:inst|Add257~19 myArkanoidVHDL:inst|Add257~20 myArkanoidVHDL:inst|Add260~19 myArkanoidVHDL:inst|Add260~21 myArkanoidVHDL:inst|Add260~23 myArkanoidVHDL:inst|Add260~25 myArkanoidVHDL:inst|Add260~27 myArkanoidVHDL:inst|Add260~29 myArkanoidVHDL:inst|Add260~31 myArkanoidVHDL:inst|Add260~33 myArkanoidVHDL:inst|Add260~35 myArkanoidVHDL:inst|Add260~37 myArkanoidVHDL:inst|Add260~39 myArkanoidVHDL:inst|Add260~41 myArkanoidVHDL:inst|Add260~43 myArkanoidVHDL:inst|Add260~45 myArkanoidVHDL:inst|Add260~47 myArkanoidVHDL:inst|Add260~49 myArkanoidVHDL:inst|Add260~51 myArkanoidVHDL:inst|Add260~53 myArkanoidVHDL:inst|Add260~54 myArkanoidVHDL:inst|process_0~6070 myArkanoidVHDL:inst|process_0~6071 myArkanoidVHDL:inst|process_0~6073 myArkanoidVHDL:inst|process_0~6084 myArkanoidVHDL:inst|process_0~6094 myArkanoidVHDL:inst|process_0~6099 myArkanoidVHDL:inst|ballPositionH~1131 myArkanoidVHDL:inst|ballPositionH~1145 myArkanoidVHDL:inst|Add295~5 myArkanoidVHDL:inst|Add295~7 myArkanoidVHDL:inst|Add295~9 myArkanoidVHDL:inst|Add295~11 myArkanoidVHDL:inst|Add295~13 myArkanoidVHDL:inst|Add295~15 myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6199 myArkanoidVHDL:inst|red0_signal~1242 myArkanoidVHDL:inst|red1_signal~1128 myArkanoidVHDL:inst|red3_signal~1005 myArkanoidVHDL:inst|green3_signal~1201 myArkanoidVHDL:inst|green3_signal~1208 myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "292.363 ns" { myArkanoidVHDL:inst|ballPositionV[0] {} myArkanoidVHDL:inst|ballPositionV~1171 {} myArkanoidVHDL:inst|Add114~1 {} myArkanoidVHDL:inst|Add114~3 {} myArkanoidVHDL:inst|Add114~5 {} myArkanoidVHDL:inst|Add114~7 {} myArkanoidVHDL:inst|Add114~9 {} myArkanoidVHDL:inst|Add114~11 {} myArkanoidVHDL:inst|Add114~13 {} myArkanoidVHDL:inst|Add114~15 {} myArkanoidVHDL:inst|Add114~17 {} myArkanoidVHDL:inst|Add114~19 {} myArkanoidVHDL:inst|Add114~21 {} myArkanoidVHDL:inst|Add114~23 {} myArkanoidVHDL:inst|Add114~25 {} myArkanoidVHDL:inst|Add114~26 {} myArkanoidVHDL:inst|ballPositionV~1251 {} myArkanoidVHDL:inst|Add117~27 {} myArkanoidVHDL:inst|Add117~29 {} myArkanoidVHDL:inst|Add117~31 {} myArkanoidVHDL:inst|Add117~33 {} myArkanoidVHDL:inst|Add117~35 {} myArkanoidVHDL:inst|Add117~37 {} myArkanoidVHDL:inst|Add117~38 {} myArkanoidVHDL:inst|LessThan241~2 {} myArkanoidVHDL:inst|LessThan241~4 {} myArkanoidVHDL:inst|process_0~3895 {} myArkanoidVHDL:inst|process_0~3897 {} myArkanoidVHDL:inst|process_0~3898 {} myArkanoidVHDL:inst|process_0~3899 {} myArkanoidVHDL:inst|process_0~3902 {} myArkanoidVHDL:inst|process_0~3926 {} myArkanoidVHDL:inst|process_0~6234 {} myArkanoidVHDL:inst|Add127~1 {} myArkanoidVHDL:inst|Add127~3 {} myArkanoidVHDL:inst|Add127~5 {} myArkanoidVHDL:inst|Add127~7 {} myArkanoidVHDL:inst|Add127~9 {} myArkanoidVHDL:inst|Add127~11 {} myArkanoidVHDL:inst|Add127~13 {} myArkanoidVHDL:inst|Add127~15 {} myArkanoidVHDL:inst|Add127~17 {} myArkanoidVHDL:inst|Add127~19 {} myArkanoidVHDL:inst|Add127~20 {} myArkanoidVHDL:inst|Add131~21 {} myArkanoidVHDL:inst|Add131~23 {} myArkanoidVHDL:inst|Add131~25 {} myArkanoidVHDL:inst|Add131~27 {} myArkanoidVHDL:inst|Add131~29 {} myArkanoidVHDL:inst|Add131~31 {} myArkanoidVHDL:inst|Add131~33 {} myArkanoidVHDL:inst|Add131~35 {} myArkanoidVHDL:inst|Add131~37 {} myArkanoidVHDL:inst|Add131~39 {} myArkanoidVHDL:inst|Add131~41 {} myArkanoidVHDL:inst|Add131~43 {} myArkanoidVHDL:inst|Add131~45 {} myArkanoidVHDL:inst|Add131~47 {} myArkanoidVHDL:inst|Add131~49 {} myArkanoidVHDL:inst|Add131~51 {} myArkanoidVHDL:inst|Add131~53 {} myArkanoidVHDL:inst|Add131~54 {} myArkanoidVHDL:inst|process_0~3974 {} myArkanoidVHDL:inst|process_0~3975 {} myArkanoidVHDL:inst|process_0~3977 {} myArkanoidVHDL:inst|process_0~3979 {} myArkanoidVHDL:inst|process_0~3982 {} myArkanoidVHDL:inst|process_0~3987 {} myArkanoidVHDL:inst|process_0~6240 {} myArkanoidVHDL:inst|Add133~1 {} myArkanoidVHDL:inst|Add133~3 {} myArkanoidVHDL:inst|Add133~5 {} myArkanoidVHDL:inst|Add133~7 {} myArkanoidVHDL:inst|Add133~9 {} myArkanoidVHDL:inst|Add133~11 {} myArkanoidVHDL:inst|Add133~13 {} myArkanoidVHDL:inst|Add133~15 {} myArkanoidVHDL:inst|Add133~17 {} myArkanoidVHDL:inst|Add133~19 {} myArkanoidVHDL:inst|Add133~21 {} myArkanoidVHDL:inst|Add133~23 {} myArkanoidVHDL:inst|Add133~25 {} myArkanoidVHDL:inst|Add133~27 {} myArkanoidVHDL:inst|Add133~29 {} myArkanoidVHDL:inst|Add133~31 {} myArkanoidVHDL:inst|Add133~33 {} myArkanoidVHDL:inst|Add133~35 {} myArkanoidVHDL:inst|Add133~37 {} myArkanoidVHDL:inst|Add133~39 {} myArkanoidVHDL:inst|Add133~41 {} myArkanoidVHDL:inst|Add133~43 {} myArkanoidVHDL:inst|Add133~45 {} myArkanoidVHDL:inst|Add133~47 {} myArkanoidVHDL:inst|Add133~49 {} myArkanoidVHDL:inst|Add133~51 {} myArkanoidVHDL:inst|Add133~53 {} myArkanoidVHDL:inst|Add133~55 {} myArkanoidVHDL:inst|Add133~57 {} myArkanoidVHDL:inst|Add133~59 {} myArkanoidVHDL:inst|Add133~61 {} myArkanoidVHDL:inst|Add133~62 {} myArkanoidVHDL:inst|process_0~6241 {} myArkanoidVHDL:inst|process_0~3997 {} myArkanoidVHDL:inst|process_0~4003 {} myArkanoidVHDL:inst|process_0~4007 {} myArkanoidVHDL:inst|process_0~4031 {} myArkanoidVHDL:inst|process_0~4048 {} myArkanoidVHDL:inst|process_0~4051 {} myArkanoidVHDL:inst|process_0~4052 {} myArkanoidVHDL:inst|Add139~1 {} myArkanoidVHDL:inst|Add139~3 {} myArkanoidVHDL:inst|Add139~5 {} myArkanoidVHDL:inst|Add139~7 {} myArkanoidVHDL:inst|Add139~9 {} myArkanoidVHDL:inst|Add139~11 {} myArkanoidVHDL:inst|Add139~13 {} myArkanoidVHDL:inst|Add139~15 {} myArkanoidVHDL:inst|Add139~17 {} myArkanoidVHDL:inst|Add139~19 {} myArkanoidVHDL:inst|Add139~21 {} myArkanoidVHDL:inst|Add139~23 {} myArkanoidVHDL:inst|Add139~25 {} myArkanoidVHDL:inst|Add139~27 {} myArkanoidVHDL:inst|Add139~28 {} myArkanoidVHDL:inst|Add142~25 {} myArkanoidVHDL:inst|Add142~27 {} myArkanoidVHDL:inst|Add142~29 {} myArkanoidVHDL:inst|Add142~31 {} myArkanoidVHDL:inst|Add142~33 {} myArkanoidVHDL:inst|Add142~35 {} myArkanoidVHDL:inst|Add142~37 {} myArkanoidVHDL:inst|Add142~39 {} myArkanoidVHDL:inst|Add142~41 {} myArkanoidVHDL:inst|Add142~43 {} myArkanoidVHDL:inst|Add142~45 {} myArkanoidVHDL:inst|Add142~47 {} myArkanoidVHDL:inst|Add142~49 {} myArkanoidVHDL:inst|Add142~51 {} myArkanoidVHDL:inst|Add142~52 {} myArkanoidVHDL:inst|LessThan328~7 {} myArkanoidVHDL:inst|LessThan328~8 {} myArkanoidVHDL:inst|LessThan328~12 {} myArkanoidVHDL:inst|process_0~4059 {} myArkanoidVHDL:inst|process_0~4074 {} myArkanoidVHDL:inst|process_0~4118 {} myArkanoidVHDL:inst|process_0~4407 {} myArkanoidVHDL:inst|Add145~1 {} myArkanoidVHDL:inst|Add145~3 {} myArkanoidVHDL:inst|Add145~5 {} myArkanoidVHDL:inst|Add145~7 {} myArkanoidVHDL:inst|Add145~9 {} myArkanoidVHDL:inst|Add145~11 {} myArkanoidVHDL:inst|Add145~13 {} myArkanoidVHDL:inst|Add145~15 {} myArkanoidVHDL:inst|Add145~17 {} myArkanoidVHDL:inst|Add145~19 {} myArkanoidVHDL:inst|Add145~21 {} myArkanoidVHDL:inst|Add145~23 {} myArkanoidVHDL:inst|Add145~25 {} myArkanoidVHDL:inst|Add145~27 {} myArkanoidVHDL:inst|Add145~29 {} myArkanoidVHDL:inst|Add145~31 {} myArkanoidVHDL:inst|Add145~32 {} myArkanoidVHDL:inst|Add150~29 {} myArkanoidVHDL:inst|Add150~31 {} myArkanoidVHDL:inst|Add150~33 {} myArkanoidVHDL:inst|Add150~35 {} myArkanoidVHDL:inst|Add150~37 {} myArkanoidVHDL:inst|Add150~39 {} myArkanoidVHDL:inst|Add150~41 {} myArkanoidVHDL:inst|Add150~43 {} myArkanoidVHDL:inst|Add150~45 {} myArkanoidVHDL:inst|Add150~47 {} myArkanoidVHDL:inst|Add150~49 {} myArkanoidVHDL:inst|Add150~50 {} myArkanoidVHDL:inst|process_0~4452 {} myArkanoidVHDL:inst|process_0~4453 {} myArkanoidVHDL:inst|process_0~4454 {} myArkanoidVHDL:inst|process_0~4455 {} myArkanoidVHDL:inst|process_0~4458 {} myArkanoidVHDL:inst|process_0~4464 {} myArkanoidVHDL:inst|process_0~4467 {} myArkanoidVHDL:inst|process_0~4468 {} myArkanoidVHDL:inst|process_0~4469 {} myArkanoidVHDL:inst|Add151~1 {} myArkanoidVHDL:inst|Add151~3 {} myArkanoidVHDL:inst|Add151~5 {} myArkanoidVHDL:inst|Add151~7 {} myArkanoidVHDL:inst|Add151~9 {} myArkanoidVHDL:inst|Add151~11 {} myArkanoidVHDL:inst|Add151~13 {} myArkanoidVHDL:inst|Add151~15 {} myArkanoidVHDL:inst|Add151~17 {} myArkanoidVHDL:inst|Add151~19 {} myArkanoidVHDL:inst|Add151~20 {} myArkanoidVHDL:inst|Add153~21 {} myArkanoidVHDL:inst|Add153~22 {} myArkanoidVHDL:inst|LessThan377~7 {} myArkanoidVHDL:inst|LessThan377~9 {} myArkanoidVHDL:inst|LessThan377~12 {} myArkanoidVHDL:inst|process_0~4473 {} myArkanoidVHDL:inst|process_0~4474 {} myArkanoidVHDL:inst|process_0~4475 {} myArkanoidVHDL:inst|process_0~4484 {} myArkanoidVHDL:inst|process_0~4539 {} myArkanoidVHDL:inst|process_0~6298 {} myArkanoidVHDL:inst|Add157~1 {} myArkanoidVHDL:inst|Add157~3 {} myArkanoidVHDL:inst|Add157~5 {} myArkanoidVHDL:inst|Add157~7 {} myArkanoidVHDL:inst|Add157~9 {} myArkanoidVHDL:inst|Add157~11 {} myArkanoidVHDL:inst|Add157~13 {} myArkanoidVHDL:inst|Add157~15 {} myArkanoidVHDL:inst|Add157~17 {} myArkanoidVHDL:inst|Add157~19 {} myArkanoidVHDL:inst|Add157~21 {} myArkanoidVHDL:inst|Add157~23 {} myArkanoidVHDL:inst|Add157~25 {} myArkanoidVHDL:inst|Add157~27 {} myArkanoidVHDL:inst|Add157~29 {} myArkanoidVHDL:inst|Add157~31 {} myArkanoidVHDL:inst|Add157~32 {} myArkanoidVHDL:inst|Add162~29 {} myArkanoidVHDL:inst|Add162~31 {} myArkanoidVHDL:inst|Add162~33 {} myArkanoidVHDL:inst|Add162~35 {} myArkanoidVHDL:inst|Add162~37 {} myArkanoidVHDL:inst|Add162~39 {} myArkanoidVHDL:inst|Add162~41 {} myArkanoidVHDL:inst|Add162~43 {} myArkanoidVHDL:inst|Add162~45 {} myArkanoidVHDL:inst|Add162~47 {} myArkanoidVHDL:inst|Add162~49 {} myArkanoidVHDL:inst|Add162~50 {} myArkanoidVHDL:inst|process_0~4549 {} myArkanoidVHDL:inst|process_0~4555 {} myArkanoidVHDL:inst|process_0~4560 {} myArkanoidVHDL:inst|process_0~4582 {} myArkanoidVHDL:inst|process_0~4583 {} myArkanoidVHDL:inst|process_0~4599 {} myArkanoidVHDL:inst|process_0~4600 {} myArkanoidVHDL:inst|Add163~1 {} myArkanoidVHDL:inst|Add163~3 {} myArkanoidVHDL:inst|Add163~4 {} myArkanoidVHDL:inst|Add165~5 {} myArkanoidVHDL:inst|Add165~7 {} myArkanoidVHDL:inst|Add165~8 {} myArkanoidVHDL:inst|process_0~4603 {} myArkanoidVHDL:inst|LessThan431~5 {} myArkanoidVHDL:inst|LessThan431~7 {} myArkanoidVHDL:inst|process_0~4604 {} myArkanoidVHDL:inst|process_0~4625 {} myArkanoidVHDL:inst|process_0~4641 {} myArkanoidVHDL:inst|process_0~4642 {} myArkanoidVHDL:inst|process_0~4658 {} myArkanoidVHDL:inst|Add169~1 {} myArkanoidVHDL:inst|Add169~3 {} myArkanoidVHDL:inst|Add169~5 {} myArkanoidVHDL:inst|Add169~7 {} myArkanoidVHDL:inst|Add169~9 {} myArkanoidVHDL:inst|Add169~11 {} myArkanoidVHDL:inst|Add169~13 {} myArkanoidVHDL:inst|Add169~15 {} myArkanoidVHDL:inst|Add169~17 {} myArkanoidVHDL:inst|Add169~19 {} myArkanoidVHDL:inst|Add169~21 {} myArkanoidVHDL:inst|Add169~23 {} myArkanoidVHDL:inst|Add169~25 {} myArkanoidVHDL:inst|Add169~27 {} myArkanoidVHDL:inst|Add169~29 {} myArkanoidVHDL:inst|Add169~31 {} myArkanoidVHDL:inst|Add169~33 {} myArkanoidVHDL:inst|Add169~35 {} myArkanoidVHDL:inst|Add169~37 {} myArkanoidVHDL:inst|Add169~38 {} myArkanoidVHDL:inst|Add171~39 {} myArkanoidVHDL:inst|Add171~41 {} myArkanoidVHDL:inst|Add171~43 {} myArkanoidVHDL:inst|Add171~45 {} myArkanoidVHDL:inst|Add171~47 {} myArkanoidVHDL:inst|Add171~49 {} myArkanoidVHDL:inst|Add171~51 {} myArkanoidVHDL:inst|Add171~52 {} myArkanoidVHDL:inst|process_0~4660 {} myArkanoidVHDL:inst|process_0~4663 {} myArkanoidVHDL:inst|process_0~4715 {} myArkanoidVHDL:inst|process_0~4716 {} myArkanoidVHDL:inst|process_0~4718 {} myArkanoidVHDL:inst|process_0~4719 {} myArkanoidVHDL:inst|process_0~4720 {} myArkanoidVHDL:inst|Add175~1 {} myArkanoidVHDL:inst|Add175~3 {} myArkanoidVHDL:inst|Add175~5 {} myArkanoidVHDL:inst|Add175~7 {} myArkanoidVHDL:inst|Add175~9 {} myArkanoidVHDL:inst|Add175~10 {} myArkanoidVHDL:inst|Add179~11 {} myArkanoidVHDL:inst|Add179~13 {} myArkanoidVHDL:inst|Add179~15 {} myArkanoidVHDL:inst|Add179~17 {} myArkanoidVHDL:inst|Add179~19 {} myArkanoidVHDL:inst|Add179~21 {} myArkanoidVHDL:inst|Add179~23 {} myArkanoidVHDL:inst|Add179~25 {} myArkanoidVHDL:inst|Add179~27 {} myArkanoidVHDL:inst|Add179~29 {} myArkanoidVHDL:inst|Add179~31 {} myArkanoidVHDL:inst|Add179~33 {} myArkanoidVHDL:inst|Add179~35 {} myArkanoidVHDL:inst|Add179~37 {} myArkanoidVHDL:inst|Add179~39 {} myArkanoidVHDL:inst|Add179~41 {} myArkanoidVHDL:inst|Add179~43 {} myArkanoidVHDL:inst|Add179~45 {} myArkanoidVHDL:inst|Add179~47 {} myArkanoidVHDL:inst|Add179~49 {} myArkanoidVHDL:inst|Add179~51 {} myArkanoidVHDL:inst|Add179~53 {} myArkanoidVHDL:inst|Add179~55 {} myArkanoidVHDL:inst|Add179~57 {} myArkanoidVHDL:inst|Add179~59 {} myArkanoidVHDL:inst|Add179~60 {} myArkanoidVHDL:inst|process_0~4763 {} myArkanoidVHDL:inst|process_0~4764 {} myArkanoidVHDL:inst|process_0~4771 {} myArkanoidVHDL:inst|process_0~4791 {} myArkanoidVHDL:inst|process_0~4792 {} myArkanoidVHDL:inst|process_0~4793 {} myArkanoidVHDL:inst|process_0~4795 {} myArkanoidVHDL:inst|process_0~4796 {} myArkanoidVHDL:inst|Add181~1 {} myArkanoidVHDL:inst|Add181~3 {} myArkanoidVHDL:inst|Add181~5 {} myArkanoidVHDL:inst|Add181~7 {} myArkanoidVHDL:inst|Add181~9 {} myArkanoidVHDL:inst|Add181~11 {} myArkanoidVHDL:inst|Add181~13 {} myArkanoidVHDL:inst|Add181~15 {} myArkanoidVHDL:inst|Add181~17 {} myArkanoidVHDL:inst|Add181~19 {} myArkanoidVHDL:inst|Add181~21 {} myArkanoidVHDL:inst|Add181~23 {} myArkanoidVHDL:inst|Add181~25 {} myArkanoidVHDL:inst|Add181~27 {} myArkanoidVHDL:inst|Add181~29 {} myArkanoidVHDL:inst|Add181~31 {} myArkanoidVHDL:inst|Add181~32 {} myArkanoidVHDL:inst|Add184~29 {} myArkanoidVHDL:inst|Add184~31 {} myArkanoidVHDL:inst|Add184~33 {} myArkanoidVHDL:inst|Add184~34 {} myArkanoidVHDL:inst|LessThan517~8 {} myArkanoidVHDL:inst|LessThan517~9 {} myArkanoidVHDL:inst|process_0~4803 {} myArkanoidVHDL:inst|process_0~4838 {} myArkanoidVHDL:inst|process_0~4857 {} myArkanoidVHDL:inst|process_0~4858 {} myArkanoidVHDL:inst|Add187~1 {} myArkanoidVHDL:inst|Add187~3 {} myArkanoidVHDL:inst|Add187~5 {} myArkanoidVHDL:inst|Add187~6 {} myArkanoidVHDL:inst|process_0~3752 {} myArkanoidVHDL:inst|process_0~3750 {} myArkanoidVHDL:inst|process_0~6418 {} myArkanoidVHDL:inst|process_0~5408 {} myArkanoidVHDL:inst|process_0~5416 {} myArkanoidVHDL:inst|ballPositionV~1213 {} myArkanoidVHDL:inst|ballPositionV~1241 {} myArkanoidVHDL:inst|ballPositionV~971 {} myArkanoidVHDL:inst|process_0~5429 {} myArkanoidVHDL:inst|process_0~5430 {} myArkanoidVHDL:inst|process_0~5431 {} myArkanoidVHDL:inst|process_0~5476 {} myArkanoidVHDL:inst|process_0~1396 {} myArkanoidVHDL:inst|Add227~1 {} myArkanoidVHDL:inst|Add227~3 {} myArkanoidVHDL:inst|Add227~5 {} myArkanoidVHDL:inst|Add227~7 {} myArkanoidVHDL:inst|Add227~9 {} myArkanoidVHDL:inst|Add227~11 {} myArkanoidVHDL:inst|Add227~13 {} myArkanoidVHDL:inst|Add227~15 {} myArkanoidVHDL:inst|Add227~17 {} myArkanoidVHDL:inst|Add227~19 {} myArkanoidVHDL:inst|Add227~21 {} myArkanoidVHDL:inst|Add227~23 {} myArkanoidVHDL:inst|Add227~25 {} myArkanoidVHDL:inst|Add227~27 {} myArkanoidVHDL:inst|Add227~29 {} myArkanoidVHDL:inst|Add227~31 {} myArkanoidVHDL:inst|Add227~32 {} myArkanoidVHDL:inst|Add229~29 {} myArkanoidVHDL:inst|Add229~31 {} myArkanoidVHDL:inst|Add229~33 {} myArkanoidVHDL:inst|Add229~35 {} myArkanoidVHDL:inst|Add229~37 {} myArkanoidVHDL:inst|Add229~39 {} myArkanoidVHDL:inst|Add229~41 {} myArkanoidVHDL:inst|Add229~43 {} myArkanoidVHDL:inst|Add229~45 {} myArkanoidVHDL:inst|Add229~47 {} myArkanoidVHDL:inst|Add229~49 {} myArkanoidVHDL:inst|Add229~51 {} myArkanoidVHDL:inst|Add229~53 {} myArkanoidVHDL:inst|Add229~55 {} myArkanoidVHDL:inst|Add229~57 {} myArkanoidVHDL:inst|Add229~58 {} myArkanoidVHDL:inst|Equal78~2 {} myArkanoidVHDL:inst|Equal78~5 {} myArkanoidVHDL:inst|process_0~1399 {} myArkanoidVHDL:inst|Add230~1 {} myArkanoidVHDL:inst|Add230~3 {} myArkanoidVHDL:inst|Add230~5 {} myArkanoidVHDL:inst|Add230~7 {} myArkanoidVHDL:inst|Add230~9 {} myArkanoidVHDL:inst|Add230~11 {} myArkanoidVHDL:inst|Add230~13 {} myArkanoidVHDL:inst|Add230~15 {} myArkanoidVHDL:inst|Add230~16 {} myArkanoidVHDL:inst|Add232~13 {} myArkanoidVHDL:inst|Add232~15 {} myArkanoidVHDL:inst|Add232~17 {} myArkanoidVHDL:inst|Add232~19 {} myArkanoidVHDL:inst|Add232~21 {} myArkanoidVHDL:inst|Add232~23 {} myArkanoidVHDL:inst|Add232~25 {} myArkanoidVHDL:inst|Add232~27 {} myArkanoidVHDL:inst|Add232~28 {} myArkanoidVHDL:inst|Equal79~8 {} myArkanoidVHDL:inst|Equal79~10 {} myArkanoidVHDL:inst|Equal79~13 {} myArkanoidVHDL:inst|process_0~5480 {} myArkanoidVHDL:inst|Add233~1 {} myArkanoidVHDL:inst|Add233~3 {} myArkanoidVHDL:inst|Add233~5 {} myArkanoidVHDL:inst|Add233~7 {} myArkanoidVHDL:inst|Add233~9 {} myArkanoidVHDL:inst|Add233~11 {} myArkanoidVHDL:inst|Add233~13 {} myArkanoidVHDL:inst|Add233~15 {} myArkanoidVHDL:inst|Add233~16 {} myArkanoidVHDL:inst|Add235~13 {} myArkanoidVHDL:inst|Add235~15 {} myArkanoidVHDL:inst|Add235~17 {} myArkanoidVHDL:inst|Add235~19 {} myArkanoidVHDL:inst|Add235~21 {} myArkanoidVHDL:inst|Add235~23 {} myArkanoidVHDL:inst|Add235~25 {} myArkanoidVHDL:inst|Add235~27 {} myArkanoidVHDL:inst|Add235~29 {} myArkanoidVHDL:inst|Add235~31 {} myArkanoidVHDL:inst|Add235~33 {} myArkanoidVHDL:inst|Add235~35 {} myArkanoidVHDL:inst|Add235~37 {} myArkanoidVHDL:inst|Add235~39 {} myArkanoidVHDL:inst|Add235~40 {} myArkanoidVHDL:inst|Equal80~8 {} myArkanoidVHDL:inst|Equal80~9 {} myArkanoidVHDL:inst|Equal80~12 {} myArkanoidVHDL:inst|process_0~5490 {} myArkanoidVHDL:inst|Add236~1 {} myArkanoidVHDL:inst|Add236~3 {} myArkanoidVHDL:inst|Add236~5 {} myArkanoidVHDL:inst|Add236~7 {} myArkanoidVHDL:inst|Add236~9 {} myArkanoidVHDL:inst|Add236~11 {} myArkanoidVHDL:inst|Add236~13 {} myArkanoidVHDL:inst|Add236~15 {} myArkanoidVHDL:inst|Add236~17 {} myArkanoidVHDL:inst|Add236~19 {} myArkanoidVHDL:inst|Add236~21 {} myArkanoidVHDL:inst|Add236~23 {} myArkanoidVHDL:inst|Add236~25 {} myArkanoidVHDL:inst|Add236~27 {} myArkanoidVHDL:inst|Add236~29 {} myArkanoidVHDL:inst|Add236~31 {} myArkanoidVHDL:inst|Add236~32 {} myArkanoidVHDL:inst|Add238~29 {} myArkanoidVHDL:inst|Add238~31 {} myArkanoidVHDL:inst|Add238~33 {} myArkanoidVHDL:inst|Add238~35 {} myArkanoidVHDL:inst|Add238~37 {} myArkanoidVHDL:inst|Add238~39 {} myArkanoidVHDL:inst|Add238~41 {} myArkanoidVHDL:inst|Add238~43 {} myArkanoidVHDL:inst|Add238~45 {} myArkanoidVHDL:inst|Add238~47 {} myArkanoidVHDL:inst|Add238~49 {} myArkanoidVHDL:inst|Add238~51 {} myArkanoidVHDL:inst|Add238~53 {} myArkanoidVHDL:inst|Add238~54 {} myArkanoidVHDL:inst|Equal81~12 {} myArkanoidVHDL:inst|Equal81~13 {} myArkanoidVHDL:inst|process_0~1408 {} myArkanoidVHDL:inst|Add239~1 {} myArkanoidVHDL:inst|Add239~3 {} myArkanoidVHDL:inst|Add239~5 {} myArkanoidVHDL:inst|Add239~7 {} myArkanoidVHDL:inst|Add239~9 {} myArkanoidVHDL:inst|Add239~11 {} myArkanoidVHDL:inst|Add239~13 {} myArkanoidVHDL:inst|Add239~15 {} myArkanoidVHDL:inst|Add239~17 {} myArkanoidVHDL:inst|Add239~19 {} myArkanoidVHDL:inst|Add239~21 {} myArkanoidVHDL:inst|Add239~23 {} myArkanoidVHDL:inst|Add239~25 {} myArkanoidVHDL:inst|Add239~27 {} myArkanoidVHDL:inst|Add239~29 {} myArkanoidVHDL:inst|Add239~31 {} myArkanoidVHDL:inst|Add239~32 {} myArkanoidVHDL:inst|Add241~29 {} myArkanoidVHDL:inst|Add241~31 {} myArkanoidVHDL:inst|Add241~33 {} myArkanoidVHDL:inst|Add241~35 {} myArkanoidVHDL:inst|Add241~37 {} myArkanoidVHDL:inst|Add241~39 {} myArkanoidVHDL:inst|Add241~41 {} myArkanoidVHDL:inst|Add241~43 {} myArkanoidVHDL:inst|Add241~45 {} myArkanoidVHDL:inst|Add241~47 {} myArkanoidVHDL:inst|Add241~49 {} myArkanoidVHDL:inst|Add241~51 {} myArkanoidVHDL:inst|Add241~53 {} myArkanoidVHDL:inst|Add241~55 {} myArkanoidVHDL:inst|Add241~56 {} myArkanoidVHDL:inst|Equal82~12 {} myArkanoidVHDL:inst|Equal82~13 {} myArkanoidVHDL:inst|process_0~1411 {} myArkanoidVHDL:inst|Add242~1 {} myArkanoidVHDL:inst|Add242~3 {} myArkanoidVHDL:inst|Add242~5 {} myArkanoidVHDL:inst|Add242~7 {} myArkanoidVHDL:inst|Add242~9 {} myArkanoidVHDL:inst|Add242~11 {} myArkanoidVHDL:inst|Add242~13 {} myArkanoidVHDL:inst|Add242~15 {} myArkanoidVHDL:inst|Add242~17 {} myArkanoidVHDL:inst|Add242~19 {} myArkanoidVHDL:inst|Add242~21 {} myArkanoidVHDL:inst|Add242~23 {} myArkanoidVHDL:inst|Add242~25 {} myArkanoidVHDL:inst|Add242~27 {} myArkanoidVHDL:inst|Add242~29 {} myArkanoidVHDL:inst|Add242~31 {} myArkanoidVHDL:inst|Add242~32 {} myArkanoidVHDL:inst|Add244~29 {} myArkanoidVHDL:inst|Add244~31 {} myArkanoidVHDL:inst|Add244~33 {} myArkanoidVHDL:inst|Add244~35 {} myArkanoidVHDL:inst|Add244~37 {} myArkanoidVHDL:inst|Add244~39 {} myArkanoidVHDL:inst|Add244~41 {} myArkanoidVHDL:inst|Add244~43 {} myArkanoidVHDL:inst|Add244~45 {} myArkanoidVHDL:inst|Add244~47 {} myArkanoidVHDL:inst|Add244~48 {} myArkanoidVHDL:inst|Equal83~10 {} myArkanoidVHDL:inst|Equal83~11 {} myArkanoidVHDL:inst|process_0~5508 {} myArkanoidVHDL:inst|Add245~1 {} myArkanoidVHDL:inst|Add245~3 {} myArkanoidVHDL:inst|Add245~5 {} myArkanoidVHDL:inst|Add245~7 {} myArkanoidVHDL:inst|Add245~9 {} myArkanoidVHDL:inst|Add245~11 {} myArkanoidVHDL:inst|Add245~13 {} myArkanoidVHDL:inst|Add245~15 {} myArkanoidVHDL:inst|Add245~17 {} myArkanoidVHDL:inst|Add245~19 {} myArkanoidVHDL:inst|Add245~21 {} myArkanoidVHDL:inst|Add245~23 {} myArkanoidVHDL:inst|Add245~25 {} myArkanoidVHDL:inst|Add245~27 {} myArkanoidVHDL:inst|Add245~29 {} myArkanoidVHDL:inst|Add245~31 {} myArkanoidVHDL:inst|Add245~32 {} myArkanoidVHDL:inst|Add247~29 {} myArkanoidVHDL:inst|Add247~31 {} myArkanoidVHDL:inst|Add247~33 {} myArkanoidVHDL:inst|Add247~35 {} myArkanoidVHDL:inst|Add247~37 {} myArkanoidVHDL:inst|Add247~39 {} myArkanoidVHDL:inst|Add247~41 {} myArkanoidVHDL:inst|Add247~43 {} myArkanoidVHDL:inst|Add247~45 {} myArkanoidVHDL:inst|Add247~47 {} myArkanoidVHDL:inst|Add247~49 {} myArkanoidVHDL:inst|Add247~51 {} myArkanoidVHDL:inst|Add247~52 {} myArkanoidVHDL:inst|Equal84~12 {} myArkanoidVHDL:inst|Equal84~13 {} myArkanoidVHDL:inst|Equal84~14 {} myArkanoidVHDL:inst|process_0~5511 {} myArkanoidVHDL:inst|Add248~1 {} myArkanoidVHDL:inst|Add248~3 {} myArkanoidVHDL:inst|Add248~5 {} myArkanoidVHDL:inst|Add248~7 {} myArkanoidVHDL:inst|Add248~9 {} myArkanoidVHDL:inst|Add248~11 {} myArkanoidVHDL:inst|Add248~13 {} myArkanoidVHDL:inst|Add248~15 {} myArkanoidVHDL:inst|Add248~17 {} myArkanoidVHDL:inst|Add248~19 {} myArkanoidVHDL:inst|Add248~21 {} myArkanoidVHDL:inst|Add248~23 {} myArkanoidVHDL:inst|Add248~25 {} myArkanoidVHDL:inst|Add248~27 {} myArkanoidVHDL:inst|Add248~29 {} myArkanoidVHDL:inst|Add248~31 {} myArkanoidVHDL:inst|Add248~32 {} myArkanoidVHDL:inst|Add250~29 {} myArkanoidVHDL:inst|Add250~31 {} myArkanoidVHDL:inst|Add250~33 {} myArkanoidVHDL:inst|Add250~35 {} myArkanoidVHDL:inst|Add250~37 {} myArkanoidVHDL:inst|Add250~39 {} myArkanoidVHDL:inst|Add250~41 {} myArkanoidVHDL:inst|Add250~43 {} myArkanoidVHDL:inst|Add250~45 {} myArkanoidVHDL:inst|Add250~47 {} myArkanoidVHDL:inst|Add250~48 {} myArkanoidVHDL:inst|Equal85~10 {} myArkanoidVHDL:inst|Equal85~11 {} myArkanoidVHDL:inst|Equal85~12 {} myArkanoidVHDL:inst|process_0~5514 {} myArkanoidVHDL:inst|Add251~1 {} myArkanoidVHDL:inst|Add251~3 {} myArkanoidVHDL:inst|Add251~5 {} myArkanoidVHDL:inst|Add251~7 {} myArkanoidVHDL:inst|Add251~9 {} myArkanoidVHDL:inst|Add251~11 {} myArkanoidVHDL:inst|Add251~13 {} myArkanoidVHDL:inst|Add251~15 {} myArkanoidVHDL:inst|Add251~17 {} myArkanoidVHDL:inst|Add251~19 {} myArkanoidVHDL:inst|Add251~21 {} myArkanoidVHDL:inst|Add251~23 {} myArkanoidVHDL:inst|Add251~25 {} myArkanoidVHDL:inst|Add251~27 {} myArkanoidVHDL:inst|Add251~29 {} myArkanoidVHDL:inst|Add251~31 {} myArkanoidVHDL:inst|Add251~32 {} myArkanoidVHDL:inst|Add253~29 {} myArkanoidVHDL:inst|Add253~31 {} myArkanoidVHDL:inst|Add253~33 {} myArkanoidVHDL:inst|Add253~35 {} myArkanoidVHDL:inst|Add253~37 {} myArkanoidVHDL:inst|Add253~39 {} myArkanoidVHDL:inst|Add253~41 {} myArkanoidVHDL:inst|Add253~42 {} myArkanoidVHDL:inst|Equal86~8 {} myArkanoidVHDL:inst|Equal86~9 {} myArkanoidVHDL:inst|Equal86~12 {} myArkanoidVHDL:inst|process_0~5993 {} myArkanoidVHDL:inst|Add254~1 {} myArkanoidVHDL:inst|Add254~3 {} myArkanoidVHDL:inst|Add254~5 {} myArkanoidVHDL:inst|Add254~7 {} myArkanoidVHDL:inst|Add254~9 {} myArkanoidVHDL:inst|Add254~11 {} myArkanoidVHDL:inst|Add254~13 {} myArkanoidVHDL:inst|Add254~15 {} myArkanoidVHDL:inst|Add254~17 {} myArkanoidVHDL:inst|Add254~19 {} myArkanoidVHDL:inst|Add254~21 {} myArkanoidVHDL:inst|Add254~23 {} myArkanoidVHDL:inst|Add254~25 {} myArkanoidVHDL:inst|Add254~27 {} myArkanoidVHDL:inst|Add254~29 {} myArkanoidVHDL:inst|Add254~31 {} myArkanoidVHDL:inst|Add254~32 {} myArkanoidVHDL:inst|Add256~29 {} myArkanoidVHDL:inst|Add256~31 {} myArkanoidVHDL:inst|Add256~33 {} myArkanoidVHDL:inst|Add256~34 {} myArkanoidVHDL:inst|Equal87~10 {} myArkanoidVHDL:inst|Equal87~11 {} myArkanoidVHDL:inst|process_0~1426 {} myArkanoidVHDL:inst|Add257~1 {} myArkanoidVHDL:inst|Add257~3 {} myArkanoidVHDL:inst|Add257~5 {} myArkanoidVHDL:inst|Add257~7 {} myArkanoidVHDL:inst|Add257~9 {} myArkanoidVHDL:inst|Add257~11 {} myArkanoidVHDL:inst|Add257~13 {} myArkanoidVHDL:inst|Add257~15 {} myArkanoidVHDL:inst|Add257~17 {} myArkanoidVHDL:inst|Add257~19 {} myArkanoidVHDL:inst|Add257~20 {} myArkanoidVHDL:inst|Add260~19 {} myArkanoidVHDL:inst|Add260~21 {} myArkanoidVHDL:inst|Add260~23 {} myArkanoidVHDL:inst|Add260~25 {} myArkanoidVHDL:inst|Add260~27 {} myArkanoidVHDL:inst|Add260~29 {} myArkanoidVHDL:inst|Add260~31 {} myArkanoidVHDL:inst|Add260~33 {} myArkanoidVHDL:inst|Add260~35 {} myArkanoidVHDL:inst|Add260~37 {} myArkanoidVHDL:inst|Add260~39 {} myArkanoidVHDL:inst|Add260~41 {} myArkanoidVHDL:inst|Add260~43 {} myArkanoidVHDL:inst|Add260~45 {} myArkanoidVHDL:inst|Add260~47 {} myArkanoidVHDL:inst|Add260~49 {} myArkanoidVHDL:inst|Add260~51 {} myArkanoidVHDL:inst|Add260~53 {} myArkanoidVHDL:inst|Add260~54 {} myArkanoidVHDL:inst|process_0~6070 {} myArkanoidVHDL:inst|process_0~6071 {} myArkanoidVHDL:inst|process_0~6073 {} myArkanoidVHDL:inst|process_0~6084 {} myArkanoidVHDL:inst|process_0~6094 {} myArkanoidVHDL:inst|process_0~6099 {} myArkanoidVHDL:inst|ballPositionH~1131 {} myArkanoidVHDL:inst|ballPositionH~1145 {} myArkanoidVHDL:inst|Add295~5 {} myArkanoidVHDL:inst|Add295~7 {} myArkanoidVHDL:inst|Add295~9 {} myArkanoidVHDL:inst|Add295~11 {} myArkanoidVHDL:inst|Add295~13 {} myArkanoidVHDL:inst|Add295~15 {} myArkanoidVHDL:inst|Add295~17 {} myArkanoidVHDL:inst|Add295~18 {} myArkanoidVHDL:inst|Equal130~0 {} myArkanoidVHDL:inst|Equal130~4 {} myArkanoidVHDL:inst|Equal130~6 {} myArkanoidVHDL:inst|process_0~1510 {} myArkanoidVHDL:inst|process_0~6199 {} myArkanoidVHDL:inst|red0_signal~1242 {} myArkanoidVHDL:inst|red1_signal~1128 {} myArkanoidVHDL:inst|red3_signal~1005 {} myArkanoidVHDL:inst|green3_signal~1201 {} myArkanoidVHDL:inst|green3_signal~1208 {} myArkanoidVHDL:inst|red0_signal {} } { 0.000ns 1.578ns 1.170ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.775ns 1.786ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.742ns 0.894ns 0.310ns 0.291ns 1.173ns 0.296ns 1.222ns 0.298ns 1.168ns 1.049ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.822ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.889ns 0.319ns 0.302ns 0.899ns 0.296ns 0.808ns 0.303ns 0.993ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 0.302ns 1.734ns 0.836ns 0.902ns 0.306ns 0.307ns 0.294ns 1.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.595ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.857ns 0.310ns 1.166ns 0.299ns 0.318ns 0.317ns 0.303ns 1.314ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.864ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.456ns 0.317ns 0.302ns 0.296ns 0.294ns 1.164ns 0.304ns 0.320ns 0.300ns 1.164ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.812ns 0.000ns 1.676ns 0.296ns 0.313ns 1.077ns 1.403ns 0.291ns 0.296ns 0.300ns 0.311ns 1.224ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.822ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.172ns 0.290ns 0.754ns 0.308ns 0.304ns 0.288ns 0.816ns 0.935ns 0.000ns 0.000ns 1.208ns 0.000ns 0.000ns 2.322ns 0.309ns 0.301ns 2.005ns 0.308ns 0.311ns 0.297ns 0.312ns 1.291ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.949ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.325ns 0.316ns 1.461ns 0.309ns 0.308ns 0.552ns 0.303ns 1.891ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.576ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.534ns 0.299ns 1.192ns 0.299ns 0.302ns 0.295ns 0.299ns 0.299ns 1.221ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.833ns 0.000ns 0.000ns 0.000ns 2.613ns 0.292ns 2.053ns 0.302ns 0.308ns 1.507ns 0.588ns 0.000ns 0.000ns 0.000ns 1.783ns 0.298ns 0.301ns 2.320ns 1.171ns 1.422ns 0.984ns 0.295ns 0.901ns 0.567ns 0.289ns 0.918ns 0.326ns 2.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.868ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.116ns 0.296ns 0.309ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.144ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.220ns 0.303ns 0.305ns 0.306ns 0.978ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.089ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.805ns 0.292ns 0.295ns 0.311ns 1.187ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.879ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.375ns 0.296ns 0.839ns 1.025ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.893ns 0.295ns 0.298ns 0.934ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.812ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.295ns 0.922ns 0.299ns 0.965ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.890ns 0.316ns 0.295ns 0.303ns 1.272ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.891ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.295ns 0.921ns 0.289ns 0.310ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.781ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.849ns 0.297ns 0.915ns 0.834ns 0.974ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.789ns 0.000ns 0.000ns 0.000ns 1.400ns 0.298ns 0.491ns 1.196ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.835ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.859ns 0.291ns 0.294ns 0.306ns 0.521ns 0.527ns 1.757ns 2.414ns 2.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.297ns 0.289ns 0.497ns 0.889ns 0.899ns 0.318ns 0.323ns 1.197ns 0.318ns 1.110ns 0.818ns } { 0.000ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.322ns 0.483ns 0.178ns 0.322ns 0.178ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.545ns 0.278ns 0.319ns 0.319ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.178ns 0.278ns 0.278ns 0.278ns 0.322ns 0.178ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.545ns 0.178ns 0.178ns 0.319ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.521ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.458ns 0.177ns 0.521ns 0.513ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.278ns 0.178ns 0.545ns 0.483ns 0.322ns 0.178ns 0.322ns 0.495ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.455ns 0.516ns 0.521ns 0.177ns 0.521ns 0.319ns 0.322ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.455ns 0.178ns 0.178ns 0.319ns 0.322ns 0.512ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.278ns 0.178ns 0.319ns 0.319ns 0.178ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.458ns 0.455ns 0.491ns 0.319ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.458ns 0.545ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.516ns 0.178ns 0.450ns 0.544ns 0.178ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.491ns 0.491ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.450ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.491ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.450ns 0.542ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.457ns 0.545ns 0.491ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.450ns 0.521ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.322ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.458ns 0.450ns 0.322ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.177ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.491ns 0.322ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.614 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red0_signal {} } { 0.000ns 0.000ns 0.404ns 0.706ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballPositionV[0] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|ballPositionV[0] {} } { 0.000ns 0.000ns 0.404ns 0.706ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "myArkanoidVHDL:inst\|red0_signal pin_l21 clk_50MHz 290.402 ns register " "Info: tsu for register \"myArkanoidVHDL:inst\|red0_signal\" (data pin = \"pin_l21\", clock pin = \"clk_50MHz\") is 290.402 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "295.054 ns + Longest pin register " "Info: + Longest pin to register delay is 295.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns pin_l21 1 PIN PIN_L21 1529 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1529; PIN Node = 'pin_l21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_l21 } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 216 296 464 232 "pin_l21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.457 ns) 4.591 ns myArkanoidVHDL:inst\|ballPositionV~1171 2 COMB LCCOMB_X22_Y20_N18 5 " "Info: 2: + IC(3.108 ns) + CELL(0.457 ns) = 4.591 ns; Loc. = LCCOMB_X22_Y20_N18; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1171'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.565 ns" { pin_l21 myArkanoidVHDL:inst|ballPositionV~1171 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.495 ns) 6.256 ns myArkanoidVHDL:inst\|Add114~1 3 COMB LCCOMB_X24_Y18_N0 2 " "Info: 3: + IC(1.170 ns) + CELL(0.495 ns) = 6.256 ns; Loc. = LCCOMB_X24_Y18_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { myArkanoidVHDL:inst|ballPositionV~1171 myArkanoidVHDL:inst|Add114~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.336 ns myArkanoidVHDL:inst\|Add114~3 4 COMB LCCOMB_X24_Y18_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 6.336 ns; Loc. = LCCOMB_X24_Y18_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~1 myArkanoidVHDL:inst|Add114~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.416 ns myArkanoidVHDL:inst\|Add114~5 5 COMB LCCOMB_X24_Y18_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 6.416 ns; Loc. = LCCOMB_X24_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~3 myArkanoidVHDL:inst|Add114~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.496 ns myArkanoidVHDL:inst\|Add114~7 6 COMB LCCOMB_X24_Y18_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 6.496 ns; Loc. = LCCOMB_X24_Y18_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~5 myArkanoidVHDL:inst|Add114~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.576 ns myArkanoidVHDL:inst\|Add114~9 7 COMB LCCOMB_X24_Y18_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 6.576 ns; Loc. = LCCOMB_X24_Y18_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~7 myArkanoidVHDL:inst|Add114~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.656 ns myArkanoidVHDL:inst\|Add114~11 8 COMB LCCOMB_X24_Y18_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 6.656 ns; Loc. = LCCOMB_X24_Y18_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.736 ns myArkanoidVHDL:inst\|Add114~13 9 COMB LCCOMB_X24_Y18_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 6.736 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.910 ns myArkanoidVHDL:inst\|Add114~15 10 COMB LCCOMB_X24_Y18_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.174 ns) = 6.910 ns; Loc. = LCCOMB_X24_Y18_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.990 ns myArkanoidVHDL:inst\|Add114~17 11 COMB LCCOMB_X24_Y18_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.990 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.070 ns myArkanoidVHDL:inst\|Add114~19 12 COMB LCCOMB_X24_Y18_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.070 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.150 ns myArkanoidVHDL:inst\|Add114~21 13 COMB LCCOMB_X24_Y18_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.150 ns; Loc. = LCCOMB_X24_Y18_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.230 ns myArkanoidVHDL:inst\|Add114~23 14 COMB LCCOMB_X24_Y18_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 7.230 ns; Loc. = LCCOMB_X24_Y18_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.310 ns myArkanoidVHDL:inst\|Add114~25 15 COMB LCCOMB_X24_Y18_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 7.310 ns; Loc. = LCCOMB_X24_Y18_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.768 ns myArkanoidVHDL:inst\|Add114~26 16 COMB LCCOMB_X24_Y18_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 7.768 ns; Loc. = LCCOMB_X24_Y18_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add114~26'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~26 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.178 ns) 9.721 ns myArkanoidVHDL:inst\|ballPositionV~1251 17 COMB LCCOMB_X33_Y15_N22 11 " "Info: 17: + IC(1.775 ns) + CELL(0.178 ns) = 9.721 ns; Loc. = LCCOMB_X33_Y15_N22; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1251'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { myArkanoidVHDL:inst|Add114~26 myArkanoidVHDL:inst|ballPositionV~1251 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.495 ns) 12.002 ns myArkanoidVHDL:inst\|Add117~27 18 COMB LCCOMB_X22_Y18_N26 2 " "Info: 18: + IC(1.786 ns) + CELL(0.495 ns) = 12.002 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { myArkanoidVHDL:inst|ballPositionV~1251 myArkanoidVHDL:inst|Add117~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.082 ns myArkanoidVHDL:inst\|Add117~29 19 COMB LCCOMB_X22_Y18_N28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 12.082 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~27 myArkanoidVHDL:inst|Add117~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 12.243 ns myArkanoidVHDL:inst\|Add117~31 20 COMB LCCOMB_X22_Y18_N30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.161 ns) = 12.243 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add117~29 myArkanoidVHDL:inst|Add117~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.323 ns myArkanoidVHDL:inst\|Add117~33 21 COMB LCCOMB_X22_Y17_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 12.323 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~31 myArkanoidVHDL:inst|Add117~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.403 ns myArkanoidVHDL:inst\|Add117~35 22 COMB LCCOMB_X22_Y17_N2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 12.403 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~33 myArkanoidVHDL:inst|Add117~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.483 ns myArkanoidVHDL:inst\|Add117~37 23 COMB LCCOMB_X22_Y17_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 12.483 ns; Loc. = LCCOMB_X22_Y17_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~35 myArkanoidVHDL:inst|Add117~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.941 ns myArkanoidVHDL:inst\|Add117~38 24 COMB LCCOMB_X22_Y17_N6 1 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 12.941 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add117~38'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add117~37 myArkanoidVHDL:inst|Add117~38 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.322 ns) 14.005 ns myArkanoidVHDL:inst\|LessThan241~2 25 COMB LCCOMB_X21_Y17_N10 1 " "Info: 25: + IC(0.742 ns) + CELL(0.322 ns) = 14.005 ns; Loc. = LCCOMB_X21_Y17_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan241~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { myArkanoidVHDL:inst|Add117~38 myArkanoidVHDL:inst|LessThan241~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.322 ns) 15.221 ns myArkanoidVHDL:inst\|LessThan241~4 26 COMB LCCOMB_X21_Y18_N0 2 " "Info: 26: + IC(0.894 ns) + CELL(0.322 ns) = 15.221 ns; Loc. = LCCOMB_X21_Y18_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|LessThan241~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { myArkanoidVHDL:inst|LessThan241~2 myArkanoidVHDL:inst|LessThan241~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.483 ns) 16.014 ns myArkanoidVHDL:inst\|process_0~3895 27 COMB LCCOMB_X21_Y18_N28 1 " "Info: 27: + IC(0.310 ns) + CELL(0.483 ns) = 16.014 ns; Loc. = LCCOMB_X21_Y18_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3895'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3895 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 16.483 ns myArkanoidVHDL:inst\|process_0~3897 28 COMB LCCOMB_X21_Y18_N4 2 " "Info: 28: + IC(0.291 ns) + CELL(0.178 ns) = 16.483 ns; Loc. = LCCOMB_X21_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3897'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { myArkanoidVHDL:inst|process_0~3895 myArkanoidVHDL:inst|process_0~3897 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.322 ns) 17.978 ns myArkanoidVHDL:inst\|process_0~3898 29 COMB LCCOMB_X23_Y21_N12 1 " "Info: 29: + IC(1.173 ns) + CELL(0.322 ns) = 17.978 ns; Loc. = LCCOMB_X23_Y21_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3898'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { myArkanoidVHDL:inst|process_0~3897 myArkanoidVHDL:inst|process_0~3898 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 18.452 ns myArkanoidVHDL:inst\|process_0~3899 30 COMB LCCOMB_X23_Y21_N20 2 " "Info: 30: + IC(0.296 ns) + CELL(0.178 ns) = 18.452 ns; Loc. = LCCOMB_X23_Y21_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3899'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~3898 myArkanoidVHDL:inst|process_0~3899 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.178 ns) 19.852 ns myArkanoidVHDL:inst\|process_0~3902 31 COMB LCCOMB_X26_Y18_N4 1 " "Info: 31: + IC(1.222 ns) + CELL(0.178 ns) = 19.852 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3902'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { myArkanoidVHDL:inst|process_0~3899 myArkanoidVHDL:inst|process_0~3902 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 20.641 ns myArkanoidVHDL:inst\|process_0~3926 32 COMB LCCOMB_X26_Y18_N2 34 " "Info: 32: + IC(0.298 ns) + CELL(0.491 ns) = 20.641 ns; Loc. = LCCOMB_X26_Y18_N2; Fanout = 34; COMB Node = 'myArkanoidVHDL:inst\|process_0~3926'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { myArkanoidVHDL:inst|process_0~3902 myArkanoidVHDL:inst|process_0~3926 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.178 ns) 21.987 ns myArkanoidVHDL:inst\|process_0~6234 33 COMB LCCOMB_X33_Y18_N28 64 " "Info: 33: + IC(1.168 ns) + CELL(0.178 ns) = 21.987 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~6234'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { myArkanoidVHDL:inst|process_0~3926 myArkanoidVHDL:inst|process_0~6234 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.495 ns) 23.531 ns myArkanoidVHDL:inst\|Add127~1 34 COMB LCCOMB_X34_Y22_N0 2 " "Info: 34: + IC(1.049 ns) + CELL(0.495 ns) = 23.531 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { myArkanoidVHDL:inst|process_0~6234 myArkanoidVHDL:inst|Add127~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.611 ns myArkanoidVHDL:inst\|Add127~3 35 COMB LCCOMB_X34_Y22_N2 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 23.611 ns; Loc. = LCCOMB_X34_Y22_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.691 ns myArkanoidVHDL:inst\|Add127~5 36 COMB LCCOMB_X34_Y22_N4 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 23.691 ns; Loc. = LCCOMB_X34_Y22_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~3 myArkanoidVHDL:inst|Add127~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.771 ns myArkanoidVHDL:inst\|Add127~7 37 COMB LCCOMB_X34_Y22_N6 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 23.771 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~5 myArkanoidVHDL:inst|Add127~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.851 ns myArkanoidVHDL:inst\|Add127~9 38 COMB LCCOMB_X34_Y22_N8 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 23.851 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~7 myArkanoidVHDL:inst|Add127~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.931 ns myArkanoidVHDL:inst\|Add127~11 39 COMB LCCOMB_X34_Y22_N10 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 23.931 ns; Loc. = LCCOMB_X34_Y22_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~9 myArkanoidVHDL:inst|Add127~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.011 ns myArkanoidVHDL:inst\|Add127~13 40 COMB LCCOMB_X34_Y22_N12 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 24.011 ns; Loc. = LCCOMB_X34_Y22_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~11 myArkanoidVHDL:inst|Add127~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 24.185 ns myArkanoidVHDL:inst\|Add127~15 41 COMB LCCOMB_X34_Y22_N14 2 " "Info: 41: + IC(0.000 ns) + CELL(0.174 ns) = 24.185 ns; Loc. = LCCOMB_X34_Y22_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add127~13 myArkanoidVHDL:inst|Add127~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.265 ns myArkanoidVHDL:inst\|Add127~17 42 COMB LCCOMB_X34_Y22_N16 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 24.265 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~15 myArkanoidVHDL:inst|Add127~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.345 ns myArkanoidVHDL:inst\|Add127~19 43 COMB LCCOMB_X34_Y22_N18 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 24.345 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add127~17 myArkanoidVHDL:inst|Add127~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 24.803 ns myArkanoidVHDL:inst\|Add127~20 44 COMB LCCOMB_X34_Y22_N20 11 " "Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 24.803 ns; Loc. = LCCOMB_X34_Y22_N20; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add127~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add127~19 myArkanoidVHDL:inst|Add127~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.495 ns) 26.120 ns myArkanoidVHDL:inst\|Add131~21 45 COMB LCCOMB_X33_Y22_N20 2 " "Info: 45: + IC(0.822 ns) + CELL(0.495 ns) = 26.120 ns; Loc. = LCCOMB_X33_Y22_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { myArkanoidVHDL:inst|Add127~20 myArkanoidVHDL:inst|Add131~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 26.200 ns myArkanoidVHDL:inst\|Add131~23 46 COMB LCCOMB_X33_Y22_N22 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 26.200 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~21 myArkanoidVHDL:inst|Add131~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 26.280 ns myArkanoidVHDL:inst\|Add131~25 47 COMB LCCOMB_X33_Y22_N24 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 26.280 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~23 myArkanoidVHDL:inst|Add131~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 26.360 ns myArkanoidVHDL:inst\|Add131~27 48 COMB LCCOMB_X33_Y22_N26 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 26.360 ns; Loc. = LCCOMB_X33_Y22_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~25 myArkanoidVHDL:inst|Add131~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 26.440 ns myArkanoidVHDL:inst\|Add131~29 49 COMB LCCOMB_X33_Y22_N28 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 26.440 ns; Loc. = LCCOMB_X33_Y22_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~27 myArkanoidVHDL:inst|Add131~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 26.601 ns myArkanoidVHDL:inst\|Add131~31 50 COMB LCCOMB_X33_Y22_N30 2 " "Info: 50: + IC(0.000 ns) + CELL(0.161 ns) = 26.601 ns; Loc. = LCCOMB_X33_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add131~29 myArkanoidVHDL:inst|Add131~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 26.681 ns myArkanoidVHDL:inst\|Add131~33 51 COMB LCCOMB_X33_Y21_N0 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 26.681 ns; Loc. = LCCOMB_X33_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~31 myArkanoidVHDL:inst|Add131~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 26.761 ns myArkanoidVHDL:inst\|Add131~35 52 COMB LCCOMB_X33_Y21_N2 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 26.761 ns; Loc. = LCCOMB_X33_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~33 myArkanoidVHDL:inst|Add131~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 26.841 ns myArkanoidVHDL:inst\|Add131~37 53 COMB LCCOMB_X33_Y21_N4 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 26.841 ns; Loc. = LCCOMB_X33_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~35 myArkanoidVHDL:inst|Add131~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 26.921 ns myArkanoidVHDL:inst\|Add131~39 54 COMB LCCOMB_X33_Y21_N6 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 26.921 ns; Loc. = LCCOMB_X33_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~37 myArkanoidVHDL:inst|Add131~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.001 ns myArkanoidVHDL:inst\|Add131~41 55 COMB LCCOMB_X33_Y21_N8 2 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 27.001 ns; Loc. = LCCOMB_X33_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~39 myArkanoidVHDL:inst|Add131~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.081 ns myArkanoidVHDL:inst\|Add131~43 56 COMB LCCOMB_X33_Y21_N10 2 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 27.081 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~41 myArkanoidVHDL:inst|Add131~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.161 ns myArkanoidVHDL:inst\|Add131~45 57 COMB LCCOMB_X33_Y21_N12 2 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 27.161 ns; Loc. = LCCOMB_X33_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~43 myArkanoidVHDL:inst|Add131~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 27.335 ns myArkanoidVHDL:inst\|Add131~47 58 COMB LCCOMB_X33_Y21_N14 2 " "Info: 58: + IC(0.000 ns) + CELL(0.174 ns) = 27.335 ns; Loc. = LCCOMB_X33_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add131~45 myArkanoidVHDL:inst|Add131~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.415 ns myArkanoidVHDL:inst\|Add131~49 59 COMB LCCOMB_X33_Y21_N16 2 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 27.415 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~47 myArkanoidVHDL:inst|Add131~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.495 ns myArkanoidVHDL:inst\|Add131~51 60 COMB LCCOMB_X33_Y21_N18 2 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 27.495 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~49 myArkanoidVHDL:inst|Add131~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.575 ns myArkanoidVHDL:inst\|Add131~53 61 COMB LCCOMB_X33_Y21_N20 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 27.575 ns; Loc. = LCCOMB_X33_Y21_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add131~51 myArkanoidVHDL:inst|Add131~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 28.033 ns myArkanoidVHDL:inst\|Add131~54 62 COMB LCCOMB_X33_Y21_N22 1 " "Info: 62: + IC(0.000 ns) + CELL(0.458 ns) = 28.033 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add131~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add131~53 myArkanoidVHDL:inst|Add131~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.545 ns) 29.467 ns myArkanoidVHDL:inst\|process_0~3974 63 COMB LCCOMB_X32_Y22_N6 1 " "Info: 63: + IC(0.889 ns) + CELL(0.545 ns) = 29.467 ns; Loc. = LCCOMB_X32_Y22_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3974'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { myArkanoidVHDL:inst|Add131~54 myArkanoidVHDL:inst|process_0~3974 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 30.331 ns myArkanoidVHDL:inst\|process_0~3975 64 COMB LCCOMB_X32_Y22_N20 1 " "Info: 64: + IC(0.319 ns) + CELL(0.545 ns) = 30.331 ns; Loc. = LCCOMB_X32_Y22_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3975'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { myArkanoidVHDL:inst|process_0~3974 myArkanoidVHDL:inst|process_0~3975 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.278 ns) 30.911 ns myArkanoidVHDL:inst\|process_0~3977 65 COMB LCCOMB_X32_Y22_N28 2 " "Info: 65: + IC(0.302 ns) + CELL(0.278 ns) = 30.911 ns; Loc. = LCCOMB_X32_Y22_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3977'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { myArkanoidVHDL:inst|process_0~3975 myArkanoidVHDL:inst|process_0~3977 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.319 ns) 32.129 ns myArkanoidVHDL:inst\|process_0~3979 66 COMB LCCOMB_X32_Y24_N20 1 " "Info: 66: + IC(0.899 ns) + CELL(0.319 ns) = 32.129 ns; Loc. = LCCOMB_X32_Y24_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3979'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { myArkanoidVHDL:inst|process_0~3977 myArkanoidVHDL:inst|process_0~3979 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.319 ns) 32.744 ns myArkanoidVHDL:inst\|process_0~3982 67 COMB LCCOMB_X32_Y24_N18 1 " "Info: 67: + IC(0.296 ns) + CELL(0.319 ns) = 32.744 ns; Loc. = LCCOMB_X32_Y24_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3982'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { myArkanoidVHDL:inst|process_0~3979 myArkanoidVHDL:inst|process_0~3982 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.322 ns) 33.874 ns myArkanoidVHDL:inst\|process_0~3987 68 COMB LCCOMB_X34_Y24_N12 2 " "Info: 68: + IC(0.808 ns) + CELL(0.322 ns) = 33.874 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3987'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3987 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.177 ns) 34.354 ns myArkanoidVHDL:inst\|process_0~6240 69 COMB LCCOMB_X34_Y24_N20 66 " "Info: 69: + IC(0.303 ns) + CELL(0.177 ns) = 34.354 ns; Loc. = LCCOMB_X34_Y24_N20; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~6240'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~3987 myArkanoidVHDL:inst|process_0~6240 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.517 ns) 35.864 ns myArkanoidVHDL:inst\|Add133~1 70 COMB LCCOMB_X35_Y26_N0 2 " "Info: 70: + IC(0.993 ns) + CELL(0.517 ns) = 35.864 ns; Loc. = LCCOMB_X35_Y26_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { myArkanoidVHDL:inst|process_0~6240 myArkanoidVHDL:inst|Add133~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.944 ns myArkanoidVHDL:inst\|Add133~3 71 COMB LCCOMB_X35_Y26_N2 2 " "Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 35.944 ns; Loc. = LCCOMB_X35_Y26_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.024 ns myArkanoidVHDL:inst\|Add133~5 72 COMB LCCOMB_X35_Y26_N4 2 " "Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 36.024 ns; Loc. = LCCOMB_X35_Y26_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.104 ns myArkanoidVHDL:inst\|Add133~7 73 COMB LCCOMB_X35_Y26_N6 2 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 36.104 ns; Loc. = LCCOMB_X35_Y26_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.184 ns myArkanoidVHDL:inst\|Add133~9 74 COMB LCCOMB_X35_Y26_N8 2 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 36.184 ns; Loc. = LCCOMB_X35_Y26_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.264 ns myArkanoidVHDL:inst\|Add133~11 75 COMB LCCOMB_X35_Y26_N10 2 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 36.264 ns; Loc. = LCCOMB_X35_Y26_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.344 ns myArkanoidVHDL:inst\|Add133~13 76 COMB LCCOMB_X35_Y26_N12 2 " "Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 36.344 ns; Loc. = LCCOMB_X35_Y26_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 36.518 ns myArkanoidVHDL:inst\|Add133~15 77 COMB LCCOMB_X35_Y26_N14 2 " "Info: 77: + IC(0.000 ns) + CELL(0.174 ns) = 36.518 ns; Loc. = LCCOMB_X35_Y26_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.598 ns myArkanoidVHDL:inst\|Add133~17 78 COMB LCCOMB_X35_Y26_N16 2 " "Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 36.598 ns; Loc. = LCCOMB_X35_Y26_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.678 ns myArkanoidVHDL:inst\|Add133~19 79 COMB LCCOMB_X35_Y26_N18 2 " "Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 36.678 ns; Loc. = LCCOMB_X35_Y26_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.758 ns myArkanoidVHDL:inst\|Add133~21 80 COMB LCCOMB_X35_Y26_N20 2 " "Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 36.758 ns; Loc. = LCCOMB_X35_Y26_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.838 ns myArkanoidVHDL:inst\|Add133~23 81 COMB LCCOMB_X35_Y26_N22 2 " "Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 36.838 ns; Loc. = LCCOMB_X35_Y26_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.918 ns myArkanoidVHDL:inst\|Add133~25 82 COMB LCCOMB_X35_Y26_N24 2 " "Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 36.918 ns; Loc. = LCCOMB_X35_Y26_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.998 ns myArkanoidVHDL:inst\|Add133~27 83 COMB LCCOMB_X35_Y26_N26 2 " "Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 36.998 ns; Loc. = LCCOMB_X35_Y26_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.078 ns myArkanoidVHDL:inst\|Add133~29 84 COMB LCCOMB_X35_Y26_N28 2 " "Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 37.078 ns; Loc. = LCCOMB_X35_Y26_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 37.239 ns myArkanoidVHDL:inst\|Add133~31 85 COMB LCCOMB_X35_Y26_N30 2 " "Info: 85: + IC(0.000 ns) + CELL(0.161 ns) = 37.239 ns; Loc. = LCCOMB_X35_Y26_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.319 ns myArkanoidVHDL:inst\|Add133~33 86 COMB LCCOMB_X35_Y25_N0 2 " "Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 37.319 ns; Loc. = LCCOMB_X35_Y25_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.399 ns myArkanoidVHDL:inst\|Add133~35 87 COMB LCCOMB_X35_Y25_N2 2 " "Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 37.399 ns; Loc. = LCCOMB_X35_Y25_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~33 myArkanoidVHDL:inst|Add133~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.479 ns myArkanoidVHDL:inst\|Add133~37 88 COMB LCCOMB_X35_Y25_N4 2 " "Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 37.479 ns; Loc. = LCCOMB_X35_Y25_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~35 myArkanoidVHDL:inst|Add133~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.559 ns myArkanoidVHDL:inst\|Add133~39 89 COMB LCCOMB_X35_Y25_N6 2 " "Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 37.559 ns; Loc. = LCCOMB_X35_Y25_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~37 myArkanoidVHDL:inst|Add133~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.639 ns myArkanoidVHDL:inst\|Add133~41 90 COMB LCCOMB_X35_Y25_N8 2 " "Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 37.639 ns; Loc. = LCCOMB_X35_Y25_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~39 myArkanoidVHDL:inst|Add133~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.719 ns myArkanoidVHDL:inst\|Add133~43 91 COMB LCCOMB_X35_Y25_N10 2 " "Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 37.719 ns; Loc. = LCCOMB_X35_Y25_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~41 myArkanoidVHDL:inst|Add133~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 37.799 ns myArkanoidVHDL:inst\|Add133~45 92 COMB LCCOMB_X35_Y25_N12 2 " "Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 37.799 ns; Loc. = LCCOMB_X35_Y25_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~43 myArkanoidVHDL:inst|Add133~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 37.973 ns myArkanoidVHDL:inst\|Add133~47 93 COMB LCCOMB_X35_Y25_N14 2 " "Info: 93: + IC(0.000 ns) + CELL(0.174 ns) = 37.973 ns; Loc. = LCCOMB_X35_Y25_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add133~45 myArkanoidVHDL:inst|Add133~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.053 ns myArkanoidVHDL:inst\|Add133~49 94 COMB LCCOMB_X35_Y25_N16 2 " "Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 38.053 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~47 myArkanoidVHDL:inst|Add133~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.133 ns myArkanoidVHDL:inst\|Add133~51 95 COMB LCCOMB_X35_Y25_N18 2 " "Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 38.133 ns; Loc. = LCCOMB_X35_Y25_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~49 myArkanoidVHDL:inst|Add133~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.213 ns myArkanoidVHDL:inst\|Add133~53 96 COMB LCCOMB_X35_Y25_N20 2 " "Info: 96: + IC(0.000 ns) + CELL(0.080 ns) = 38.213 ns; Loc. = LCCOMB_X35_Y25_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~51 myArkanoidVHDL:inst|Add133~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.293 ns myArkanoidVHDL:inst\|Add133~55 97 COMB LCCOMB_X35_Y25_N22 2 " "Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 38.293 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~53 myArkanoidVHDL:inst|Add133~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.373 ns myArkanoidVHDL:inst\|Add133~57 98 COMB LCCOMB_X35_Y25_N24 2 " "Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 38.373 ns; Loc. = LCCOMB_X35_Y25_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~55 myArkanoidVHDL:inst|Add133~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.453 ns myArkanoidVHDL:inst\|Add133~59 99 COMB LCCOMB_X35_Y25_N26 2 " "Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 38.453 ns; Loc. = LCCOMB_X35_Y25_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~57 myArkanoidVHDL:inst|Add133~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.533 ns myArkanoidVHDL:inst\|Add133~61 100 COMB LCCOMB_X35_Y25_N28 1 " "Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 38.533 ns; Loc. = LCCOMB_X35_Y25_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add133~61'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~59 myArkanoidVHDL:inst|Add133~61 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 38.991 ns myArkanoidVHDL:inst\|Add133~62 101 COMB LCCOMB_X35_Y25_N30 6 " "Info: 101: + IC(0.000 ns) + CELL(0.458 ns) = 38.991 ns; Loc. = LCCOMB_X35_Y25_N30; Fanout = 6; COMB Node = 'myArkanoidVHDL:inst\|Add133~62'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add133~61 myArkanoidVHDL:inst|Add133~62 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.319 ns) 40.446 ns myArkanoidVHDL:inst\|process_0~6241 102 COMB LCCOMB_X30_Y26_N0 1 " "Info: 102: + IC(1.136 ns) + CELL(0.319 ns) = 40.446 ns; Loc. = LCCOMB_X30_Y26_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6241'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { myArkanoidVHDL:inst|Add133~62 myArkanoidVHDL:inst|process_0~6241 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 40.926 ns myArkanoidVHDL:inst\|process_0~3997 103 COMB LCCOMB_X30_Y26_N24 1 " "Info: 103: + IC(0.302 ns) + CELL(0.178 ns) = 40.926 ns; Loc. = LCCOMB_X30_Y26_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3997'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~6241 myArkanoidVHDL:inst|process_0~3997 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.278 ns) 42.938 ns myArkanoidVHDL:inst\|process_0~4003 104 COMB LCCOMB_X37_Y25_N16 1 " "Info: 104: + IC(1.734 ns) + CELL(0.278 ns) = 42.938 ns; Loc. = LCCOMB_X37_Y25_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4003'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { myArkanoidVHDL:inst|process_0~3997 myArkanoidVHDL:inst|process_0~4003 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.278 ns) 44.052 ns myArkanoidVHDL:inst\|process_0~4007 105 COMB LCCOMB_X37_Y24_N26 2 " "Info: 105: + IC(0.836 ns) + CELL(0.278 ns) = 44.052 ns; Loc. = LCCOMB_X37_Y24_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4007'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { myArkanoidVHDL:inst|process_0~4003 myArkanoidVHDL:inst|process_0~4007 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.278 ns) 45.232 ns myArkanoidVHDL:inst\|process_0~4031 106 COMB LCCOMB_X37_Y22_N16 1 " "Info: 106: + IC(0.902 ns) + CELL(0.278 ns) = 45.232 ns; Loc. = LCCOMB_X37_Y22_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4031'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { myArkanoidVHDL:inst|process_0~4007 myArkanoidVHDL:inst|process_0~4031 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 45.860 ns myArkanoidVHDL:inst\|process_0~4048 107 COMB LCCOMB_X37_Y22_N22 2 " "Info: 107: + IC(0.306 ns) + CELL(0.322 ns) = 45.860 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4048'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { myArkanoidVHDL:inst|process_0~4031 myArkanoidVHDL:inst|process_0~4048 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 46.345 ns myArkanoidVHDL:inst\|process_0~4051 108 COMB LCCOMB_X37_Y22_N30 1 " "Info: 108: + IC(0.307 ns) + CELL(0.178 ns) = 46.345 ns; Loc. = LCCOMB_X37_Y22_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4051'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { myArkanoidVHDL:inst|process_0~4048 myArkanoidVHDL:inst|process_0~4051 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 47.160 ns myArkanoidVHDL:inst\|process_0~4052 109 COMB LCCOMB_X37_Y22_N12 67 " "Info: 109: + IC(0.294 ns) + CELL(0.521 ns) = 47.160 ns; Loc. = LCCOMB_X37_Y22_N12; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4052'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { myArkanoidVHDL:inst|process_0~4051 myArkanoidVHDL:inst|process_0~4052 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.495 ns) 48.915 ns myArkanoidVHDL:inst\|Add139~1 110 COMB LCCOMB_X39_Y26_N0 2 " "Info: 110: + IC(1.260 ns) + CELL(0.495 ns) = 48.915 ns; Loc. = LCCOMB_X39_Y26_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { myArkanoidVHDL:inst|process_0~4052 myArkanoidVHDL:inst|Add139~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 48.995 ns myArkanoidVHDL:inst\|Add139~3 111 COMB LCCOMB_X39_Y26_N2 2 " "Info: 111: + IC(0.000 ns) + CELL(0.080 ns) = 48.995 ns; Loc. = LCCOMB_X39_Y26_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.075 ns myArkanoidVHDL:inst\|Add139~5 112 COMB LCCOMB_X39_Y26_N4 2 " "Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 49.075 ns; Loc. = LCCOMB_X39_Y26_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.155 ns myArkanoidVHDL:inst\|Add139~7 113 COMB LCCOMB_X39_Y26_N6 2 " "Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 49.155 ns; Loc. = LCCOMB_X39_Y26_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.235 ns myArkanoidVHDL:inst\|Add139~9 114 COMB LCCOMB_X39_Y26_N8 2 " "Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 49.235 ns; Loc. = LCCOMB_X39_Y26_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.315 ns myArkanoidVHDL:inst\|Add139~11 115 COMB LCCOMB_X39_Y26_N10 2 " "Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 49.315 ns; Loc. = LCCOMB_X39_Y26_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.395 ns myArkanoidVHDL:inst\|Add139~13 116 COMB LCCOMB_X39_Y26_N12 2 " "Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 49.395 ns; Loc. = LCCOMB_X39_Y26_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 49.569 ns myArkanoidVHDL:inst\|Add139~15 117 COMB LCCOMB_X39_Y26_N14 2 " "Info: 117: + IC(0.000 ns) + CELL(0.174 ns) = 49.569 ns; Loc. = LCCOMB_X39_Y26_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.649 ns myArkanoidVHDL:inst\|Add139~17 118 COMB LCCOMB_X39_Y26_N16 2 " "Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 49.649 ns; Loc. = LCCOMB_X39_Y26_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.729 ns myArkanoidVHDL:inst\|Add139~19 119 COMB LCCOMB_X39_Y26_N18 2 " "Info: 119: + IC(0.000 ns) + CELL(0.080 ns) = 49.729 ns; Loc. = LCCOMB_X39_Y26_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.809 ns myArkanoidVHDL:inst\|Add139~21 120 COMB LCCOMB_X39_Y26_N20 2 " "Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 49.809 ns; Loc. = LCCOMB_X39_Y26_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.889 ns myArkanoidVHDL:inst\|Add139~23 121 COMB LCCOMB_X39_Y26_N22 2 " "Info: 121: + IC(0.000 ns) + CELL(0.080 ns) = 49.889 ns; Loc. = LCCOMB_X39_Y26_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~21 myArkanoidVHDL:inst|Add139~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.969 ns myArkanoidVHDL:inst\|Add139~25 122 COMB LCCOMB_X39_Y26_N24 2 " "Info: 122: + IC(0.000 ns) + CELL(0.080 ns) = 49.969 ns; Loc. = LCCOMB_X39_Y26_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~23 myArkanoidVHDL:inst|Add139~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 50.049 ns myArkanoidVHDL:inst\|Add139~27 123 COMB LCCOMB_X39_Y26_N26 2 " "Info: 123: + IC(0.000 ns) + CELL(0.080 ns) = 50.049 ns; Loc. = LCCOMB_X39_Y26_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~25 myArkanoidVHDL:inst|Add139~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 50.507 ns myArkanoidVHDL:inst\|Add139~28 124 COMB LCCOMB_X39_Y26_N28 11 " "Info: 124: + IC(0.000 ns) + CELL(0.458 ns) = 50.507 ns; Loc. = LCCOMB_X39_Y26_N28; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add139~28'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add139~27 myArkanoidVHDL:inst|Add139~28 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.495 ns) 52.597 ns myArkanoidVHDL:inst\|Add142~25 125 COMB LCCOMB_X40_Y25_N26 2 " "Info: 125: + IC(1.595 ns) + CELL(0.495 ns) = 52.597 ns; Loc. = LCCOMB_X40_Y25_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { myArkanoidVHDL:inst|Add139~28 myArkanoidVHDL:inst|Add142~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 52.677 ns myArkanoidVHDL:inst\|Add142~27 126 COMB LCCOMB_X40_Y25_N28 2 " "Info: 126: + IC(0.000 ns) + CELL(0.080 ns) = 52.677 ns; Loc. = LCCOMB_X40_Y25_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~25 myArkanoidVHDL:inst|Add142~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 52.838 ns myArkanoidVHDL:inst\|Add142~29 127 COMB LCCOMB_X40_Y25_N30 2 " "Info: 127: + IC(0.000 ns) + CELL(0.161 ns) = 52.838 ns; Loc. = LCCOMB_X40_Y25_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add142~27 myArkanoidVHDL:inst|Add142~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 52.918 ns myArkanoidVHDL:inst\|Add142~31 128 COMB LCCOMB_X40_Y24_N0 2 " "Info: 128: + IC(0.000 ns) + CELL(0.080 ns) = 52.918 ns; Loc. = LCCOMB_X40_Y24_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~29 myArkanoidVHDL:inst|Add142~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 52.998 ns myArkanoidVHDL:inst\|Add142~33 129 COMB LCCOMB_X40_Y24_N2 2 " "Info: 129: + IC(0.000 ns) + CELL(0.080 ns) = 52.998 ns; Loc. = LCCOMB_X40_Y24_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~31 myArkanoidVHDL:inst|Add142~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.078 ns myArkanoidVHDL:inst\|Add142~35 130 COMB LCCOMB_X40_Y24_N4 2 " "Info: 130: + IC(0.000 ns) + CELL(0.080 ns) = 53.078 ns; Loc. = LCCOMB_X40_Y24_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~33 myArkanoidVHDL:inst|Add142~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.158 ns myArkanoidVHDL:inst\|Add142~37 131 COMB LCCOMB_X40_Y24_N6 2 " "Info: 131: + IC(0.000 ns) + CELL(0.080 ns) = 53.158 ns; Loc. = LCCOMB_X40_Y24_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~35 myArkanoidVHDL:inst|Add142~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.238 ns myArkanoidVHDL:inst\|Add142~39 132 COMB LCCOMB_X40_Y24_N8 2 " "Info: 132: + IC(0.000 ns) + CELL(0.080 ns) = 53.238 ns; Loc. = LCCOMB_X40_Y24_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~37 myArkanoidVHDL:inst|Add142~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.318 ns myArkanoidVHDL:inst\|Add142~41 133 COMB LCCOMB_X40_Y24_N10 2 " "Info: 133: + IC(0.000 ns) + CELL(0.080 ns) = 53.318 ns; Loc. = LCCOMB_X40_Y24_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~39 myArkanoidVHDL:inst|Add142~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.398 ns myArkanoidVHDL:inst\|Add142~43 134 COMB LCCOMB_X40_Y24_N12 2 " "Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 53.398 ns; Loc. = LCCOMB_X40_Y24_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~41 myArkanoidVHDL:inst|Add142~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 53.572 ns myArkanoidVHDL:inst\|Add142~45 135 COMB LCCOMB_X40_Y24_N14 2 " "Info: 135: + IC(0.000 ns) + CELL(0.174 ns) = 53.572 ns; Loc. = LCCOMB_X40_Y24_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add142~43 myArkanoidVHDL:inst|Add142~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.652 ns myArkanoidVHDL:inst\|Add142~47 136 COMB LCCOMB_X40_Y24_N16 2 " "Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 53.652 ns; Loc. = LCCOMB_X40_Y24_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~45 myArkanoidVHDL:inst|Add142~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.732 ns myArkanoidVHDL:inst\|Add142~49 137 COMB LCCOMB_X40_Y24_N18 2 " "Info: 137: + IC(0.000 ns) + CELL(0.080 ns) = 53.732 ns; Loc. = LCCOMB_X40_Y24_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~47 myArkanoidVHDL:inst|Add142~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.812 ns myArkanoidVHDL:inst\|Add142~51 138 COMB LCCOMB_X40_Y24_N20 2 " "Info: 138: + IC(0.000 ns) + CELL(0.080 ns) = 53.812 ns; Loc. = LCCOMB_X40_Y24_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add142~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add142~49 myArkanoidVHDL:inst|Add142~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 54.270 ns myArkanoidVHDL:inst\|Add142~52 139 COMB LCCOMB_X40_Y24_N22 1 " "Info: 139: + IC(0.000 ns) + CELL(0.458 ns) = 54.270 ns; Loc. = LCCOMB_X40_Y24_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add142~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add142~51 myArkanoidVHDL:inst|Add142~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.322 ns) 55.449 ns myArkanoidVHDL:inst\|LessThan328~7 140 COMB LCCOMB_X40_Y26_N6 1 " "Info: 140: + IC(0.857 ns) + CELL(0.322 ns) = 55.449 ns; Loc. = LCCOMB_X40_Y26_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan328~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { myArkanoidVHDL:inst|Add142~52 myArkanoidVHDL:inst|LessThan328~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 56.304 ns myArkanoidVHDL:inst\|LessThan328~8 141 COMB LCCOMB_X40_Y26_N24 1 " "Info: 141: + IC(0.310 ns) + CELL(0.545 ns) = 56.304 ns; Loc. = LCCOMB_X40_Y26_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan328~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { myArkanoidVHDL:inst|LessThan328~7 myArkanoidVHDL:inst|LessThan328~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.178 ns) 57.648 ns myArkanoidVHDL:inst\|LessThan328~12 142 COMB LCCOMB_X39_Y23_N30 1 " "Info: 142: + IC(1.166 ns) + CELL(0.178 ns) = 57.648 ns; Loc. = LCCOMB_X39_Y23_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan328~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { myArkanoidVHDL:inst|LessThan328~8 myArkanoidVHDL:inst|LessThan328~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 58.125 ns myArkanoidVHDL:inst\|process_0~4059 143 COMB LCCOMB_X39_Y23_N16 2 " "Info: 143: + IC(0.299 ns) + CELL(0.178 ns) = 58.125 ns; Loc. = LCCOMB_X39_Y23_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4059'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { myArkanoidVHDL:inst|LessThan328~12 myArkanoidVHDL:inst|process_0~4059 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.319 ns) 58.762 ns myArkanoidVHDL:inst\|process_0~4074 144 COMB LCCOMB_X39_Y23_N6 1 " "Info: 144: + IC(0.318 ns) + CELL(0.319 ns) = 58.762 ns; Loc. = LCCOMB_X39_Y23_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4074'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { myArkanoidVHDL:inst|process_0~4059 myArkanoidVHDL:inst|process_0~4074 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.512 ns) 59.591 ns myArkanoidVHDL:inst\|process_0~4118 145 COMB LCCOMB_X39_Y23_N12 2 " "Info: 145: + IC(0.317 ns) + CELL(0.512 ns) = 59.591 ns; Loc. = LCCOMB_X39_Y23_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4118'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { myArkanoidVHDL:inst|process_0~4074 myArkanoidVHDL:inst|process_0~4118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.177 ns) 60.071 ns myArkanoidVHDL:inst\|process_0~4407 146 COMB LCCOMB_X39_Y23_N22 67 " "Info: 146: + IC(0.303 ns) + CELL(0.177 ns) = 60.071 ns; Loc. = LCCOMB_X39_Y23_N22; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4407'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4118 myArkanoidVHDL:inst|process_0~4407 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.495 ns) 61.880 ns myArkanoidVHDL:inst\|Add145~1 147 COMB LCCOMB_X43_Y26_N0 2 " "Info: 147: + IC(1.314 ns) + CELL(0.495 ns) = 61.880 ns; Loc. = LCCOMB_X43_Y26_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { myArkanoidVHDL:inst|process_0~4407 myArkanoidVHDL:inst|Add145~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 61.960 ns myArkanoidVHDL:inst\|Add145~3 148 COMB LCCOMB_X43_Y26_N2 2 " "Info: 148: + IC(0.000 ns) + CELL(0.080 ns) = 61.960 ns; Loc. = LCCOMB_X43_Y26_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.040 ns myArkanoidVHDL:inst\|Add145~5 149 COMB LCCOMB_X43_Y26_N4 2 " "Info: 149: + IC(0.000 ns) + CELL(0.080 ns) = 62.040 ns; Loc. = LCCOMB_X43_Y26_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.120 ns myArkanoidVHDL:inst\|Add145~7 150 COMB LCCOMB_X43_Y26_N6 2 " "Info: 150: + IC(0.000 ns) + CELL(0.080 ns) = 62.120 ns; Loc. = LCCOMB_X43_Y26_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.200 ns myArkanoidVHDL:inst\|Add145~9 151 COMB LCCOMB_X43_Y26_N8 2 " "Info: 151: + IC(0.000 ns) + CELL(0.080 ns) = 62.200 ns; Loc. = LCCOMB_X43_Y26_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.280 ns myArkanoidVHDL:inst\|Add145~11 152 COMB LCCOMB_X43_Y26_N10 2 " "Info: 152: + IC(0.000 ns) + CELL(0.080 ns) = 62.280 ns; Loc. = LCCOMB_X43_Y26_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.360 ns myArkanoidVHDL:inst\|Add145~13 153 COMB LCCOMB_X43_Y26_N12 2 " "Info: 153: + IC(0.000 ns) + CELL(0.080 ns) = 62.360 ns; Loc. = LCCOMB_X43_Y26_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 62.534 ns myArkanoidVHDL:inst\|Add145~15 154 COMB LCCOMB_X43_Y26_N14 2 " "Info: 154: + IC(0.000 ns) + CELL(0.174 ns) = 62.534 ns; Loc. = LCCOMB_X43_Y26_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.614 ns myArkanoidVHDL:inst\|Add145~17 155 COMB LCCOMB_X43_Y26_N16 2 " "Info: 155: + IC(0.000 ns) + CELL(0.080 ns) = 62.614 ns; Loc. = LCCOMB_X43_Y26_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.694 ns myArkanoidVHDL:inst\|Add145~19 156 COMB LCCOMB_X43_Y26_N18 2 " "Info: 156: + IC(0.000 ns) + CELL(0.080 ns) = 62.694 ns; Loc. = LCCOMB_X43_Y26_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~17 myArkanoidVHDL:inst|Add145~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.774 ns myArkanoidVHDL:inst\|Add145~21 157 COMB LCCOMB_X43_Y26_N20 2 " "Info: 157: + IC(0.000 ns) + CELL(0.080 ns) = 62.774 ns; Loc. = LCCOMB_X43_Y26_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~19 myArkanoidVHDL:inst|Add145~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.854 ns myArkanoidVHDL:inst\|Add145~23 158 COMB LCCOMB_X43_Y26_N22 2 " "Info: 158: + IC(0.000 ns) + CELL(0.080 ns) = 62.854 ns; Loc. = LCCOMB_X43_Y26_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~21 myArkanoidVHDL:inst|Add145~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 62.934 ns myArkanoidVHDL:inst\|Add145~25 159 COMB LCCOMB_X43_Y26_N24 2 " "Info: 159: + IC(0.000 ns) + CELL(0.080 ns) = 62.934 ns; Loc. = LCCOMB_X43_Y26_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~23 myArkanoidVHDL:inst|Add145~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 63.014 ns myArkanoidVHDL:inst\|Add145~27 160 COMB LCCOMB_X43_Y26_N26 2 " "Info: 160: + IC(0.000 ns) + CELL(0.080 ns) = 63.014 ns; Loc. = LCCOMB_X43_Y26_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~25 myArkanoidVHDL:inst|Add145~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 63.094 ns myArkanoidVHDL:inst\|Add145~29 161 COMB LCCOMB_X43_Y26_N28 2 " "Info: 161: + IC(0.000 ns) + CELL(0.080 ns) = 63.094 ns; Loc. = LCCOMB_X43_Y26_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~27 myArkanoidVHDL:inst|Add145~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 63.255 ns myArkanoidVHDL:inst\|Add145~31 162 COMB LCCOMB_X43_Y26_N30 2 " "Info: 162: + IC(0.000 ns) + CELL(0.161 ns) = 63.255 ns; Loc. = LCCOMB_X43_Y26_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add145~29 myArkanoidVHDL:inst|Add145~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 63.713 ns myArkanoidVHDL:inst\|Add145~32 163 COMB LCCOMB_X43_Y25_N0 11 " "Info: 163: + IC(0.000 ns) + CELL(0.458 ns) = 63.713 ns; Loc. = LCCOMB_X43_Y25_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add145~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add145~31 myArkanoidVHDL:inst|Add145~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.609 ns) 65.186 ns myArkanoidVHDL:inst\|Add150~29 164 COMB LCCOMB_X42_Y26_N30 2 " "Info: 164: + IC(0.864 ns) + CELL(0.609 ns) = 65.186 ns; Loc. = LCCOMB_X42_Y26_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { myArkanoidVHDL:inst|Add145~32 myArkanoidVHDL:inst|Add150~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.266 ns myArkanoidVHDL:inst\|Add150~31 165 COMB LCCOMB_X42_Y25_N0 2 " "Info: 165: + IC(0.000 ns) + CELL(0.080 ns) = 65.266 ns; Loc. = LCCOMB_X42_Y25_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~29 myArkanoidVHDL:inst|Add150~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.346 ns myArkanoidVHDL:inst\|Add150~33 166 COMB LCCOMB_X42_Y25_N2 2 " "Info: 166: + IC(0.000 ns) + CELL(0.080 ns) = 65.346 ns; Loc. = LCCOMB_X42_Y25_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~31 myArkanoidVHDL:inst|Add150~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.426 ns myArkanoidVHDL:inst\|Add150~35 167 COMB LCCOMB_X42_Y25_N4 2 " "Info: 167: + IC(0.000 ns) + CELL(0.080 ns) = 65.426 ns; Loc. = LCCOMB_X42_Y25_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~33 myArkanoidVHDL:inst|Add150~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.506 ns myArkanoidVHDL:inst\|Add150~37 168 COMB LCCOMB_X42_Y25_N6 2 " "Info: 168: + IC(0.000 ns) + CELL(0.080 ns) = 65.506 ns; Loc. = LCCOMB_X42_Y25_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~35 myArkanoidVHDL:inst|Add150~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.586 ns myArkanoidVHDL:inst\|Add150~39 169 COMB LCCOMB_X42_Y25_N8 2 " "Info: 169: + IC(0.000 ns) + CELL(0.080 ns) = 65.586 ns; Loc. = LCCOMB_X42_Y25_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~37 myArkanoidVHDL:inst|Add150~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.666 ns myArkanoidVHDL:inst\|Add150~41 170 COMB LCCOMB_X42_Y25_N10 2 " "Info: 170: + IC(0.000 ns) + CELL(0.080 ns) = 65.666 ns; Loc. = LCCOMB_X42_Y25_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~39 myArkanoidVHDL:inst|Add150~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.746 ns myArkanoidVHDL:inst\|Add150~43 171 COMB LCCOMB_X42_Y25_N12 2 " "Info: 171: + IC(0.000 ns) + CELL(0.080 ns) = 65.746 ns; Loc. = LCCOMB_X42_Y25_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~41 myArkanoidVHDL:inst|Add150~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 65.920 ns myArkanoidVHDL:inst\|Add150~45 172 COMB LCCOMB_X42_Y25_N14 2 " "Info: 172: + IC(0.000 ns) + CELL(0.174 ns) = 65.920 ns; Loc. = LCCOMB_X42_Y25_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add150~43 myArkanoidVHDL:inst|Add150~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 66.000 ns myArkanoidVHDL:inst\|Add150~47 173 COMB LCCOMB_X42_Y25_N16 2 " "Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 66.000 ns; Loc. = LCCOMB_X42_Y25_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~45 myArkanoidVHDL:inst|Add150~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 66.080 ns myArkanoidVHDL:inst\|Add150~49 174 COMB LCCOMB_X42_Y25_N18 2 " "Info: 174: + IC(0.000 ns) + CELL(0.080 ns) = 66.080 ns; Loc. = LCCOMB_X42_Y25_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add150~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add150~47 myArkanoidVHDL:inst|Add150~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 66.538 ns myArkanoidVHDL:inst\|Add150~50 175 COMB LCCOMB_X42_Y25_N20 1 " "Info: 175: + IC(0.000 ns) + CELL(0.458 ns) = 66.538 ns; Loc. = LCCOMB_X42_Y25_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add150~50'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add150~49 myArkanoidVHDL:inst|Add150~50 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.521 ns) 68.515 ns myArkanoidVHDL:inst\|process_0~4452 176 COMB LCCOMB_X42_Y23_N10 1 " "Info: 176: + IC(1.456 ns) + CELL(0.521 ns) = 68.515 ns; Loc. = LCCOMB_X42_Y23_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4452'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { myArkanoidVHDL:inst|Add150~50 myArkanoidVHDL:inst|process_0~4452 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.545 ns) 69.377 ns myArkanoidVHDL:inst\|process_0~4453 177 COMB LCCOMB_X42_Y23_N0 1 " "Info: 177: + IC(0.317 ns) + CELL(0.545 ns) = 69.377 ns; Loc. = LCCOMB_X42_Y23_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4453'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { myArkanoidVHDL:inst|process_0~4452 myArkanoidVHDL:inst|process_0~4453 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 69.857 ns myArkanoidVHDL:inst\|process_0~4454 178 COMB LCCOMB_X42_Y23_N6 1 " "Info: 178: + IC(0.302 ns) + CELL(0.178 ns) = 69.857 ns; Loc. = LCCOMB_X42_Y23_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4454'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4453 myArkanoidVHDL:inst|process_0~4454 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 70.331 ns myArkanoidVHDL:inst\|process_0~4455 179 COMB LCCOMB_X42_Y23_N28 1 " "Info: 179: + IC(0.296 ns) + CELL(0.178 ns) = 70.331 ns; Loc. = LCCOMB_X42_Y23_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4455'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~4454 myArkanoidVHDL:inst|process_0~4455 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 70.803 ns myArkanoidVHDL:inst\|process_0~4458 180 COMB LCCOMB_X42_Y23_N22 2 " "Info: 180: + IC(0.294 ns) + CELL(0.178 ns) = 70.803 ns; Loc. = LCCOMB_X42_Y23_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4458'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { myArkanoidVHDL:inst|process_0~4455 myArkanoidVHDL:inst|process_0~4458 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.178 ns) 72.145 ns myArkanoidVHDL:inst\|process_0~4464 181 COMB LCCOMB_X45_Y25_N24 1 " "Info: 181: + IC(1.164 ns) + CELL(0.178 ns) = 72.145 ns; Loc. = LCCOMB_X45_Y25_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4464'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|process_0~4464 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 72.771 ns myArkanoidVHDL:inst\|process_0~4467 182 COMB LCCOMB_X45_Y25_N6 1 " "Info: 182: + IC(0.304 ns) + CELL(0.322 ns) = 72.771 ns; Loc. = LCCOMB_X45_Y25_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4467'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { myArkanoidVHDL:inst|process_0~4464 myArkanoidVHDL:inst|process_0~4467 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.512 ns) 73.603 ns myArkanoidVHDL:inst\|process_0~4468 183 COMB LCCOMB_X45_Y25_N0 2 " "Info: 183: + IC(0.320 ns) + CELL(0.512 ns) = 73.603 ns; Loc. = LCCOMB_X45_Y25_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4468'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { myArkanoidVHDL:inst|process_0~4467 myArkanoidVHDL:inst|process_0~4468 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.177 ns) 74.080 ns myArkanoidVHDL:inst\|process_0~4469 184 COMB LCCOMB_X45_Y25_N2 67 " "Info: 184: + IC(0.300 ns) + CELL(0.177 ns) = 74.080 ns; Loc. = LCCOMB_X45_Y25_N2; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4469'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { myArkanoidVHDL:inst|process_0~4468 myArkanoidVHDL:inst|process_0~4469 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.495 ns) 75.739 ns myArkanoidVHDL:inst\|Add151~1 185 COMB LCCOMB_X47_Y26_N0 2 " "Info: 185: + IC(1.164 ns) + CELL(0.495 ns) = 75.739 ns; Loc. = LCCOMB_X47_Y26_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { myArkanoidVHDL:inst|process_0~4469 myArkanoidVHDL:inst|Add151~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 75.819 ns myArkanoidVHDL:inst\|Add151~3 186 COMB LCCOMB_X47_Y26_N2 2 " "Info: 186: + IC(0.000 ns) + CELL(0.080 ns) = 75.819 ns; Loc. = LCCOMB_X47_Y26_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 75.899 ns myArkanoidVHDL:inst\|Add151~5 187 COMB LCCOMB_X47_Y26_N4 2 " "Info: 187: + IC(0.000 ns) + CELL(0.080 ns) = 75.899 ns; Loc. = LCCOMB_X47_Y26_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 75.979 ns myArkanoidVHDL:inst\|Add151~7 188 COMB LCCOMB_X47_Y26_N6 2 " "Info: 188: + IC(0.000 ns) + CELL(0.080 ns) = 75.979 ns; Loc. = LCCOMB_X47_Y26_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 76.059 ns myArkanoidVHDL:inst\|Add151~9 189 COMB LCCOMB_X47_Y26_N8 2 " "Info: 189: + IC(0.000 ns) + CELL(0.080 ns) = 76.059 ns; Loc. = LCCOMB_X47_Y26_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 76.139 ns myArkanoidVHDL:inst\|Add151~11 190 COMB LCCOMB_X47_Y26_N10 2 " "Info: 190: + IC(0.000 ns) + CELL(0.080 ns) = 76.139 ns; Loc. = LCCOMB_X47_Y26_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 76.219 ns myArkanoidVHDL:inst\|Add151~13 191 COMB LCCOMB_X47_Y26_N12 2 " "Info: 191: + IC(0.000 ns) + CELL(0.080 ns) = 76.219 ns; Loc. = LCCOMB_X47_Y26_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 76.393 ns myArkanoidVHDL:inst\|Add151~15 192 COMB LCCOMB_X47_Y26_N14 2 " "Info: 192: + IC(0.000 ns) + CELL(0.174 ns) = 76.393 ns; Loc. = LCCOMB_X47_Y26_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 76.473 ns myArkanoidVHDL:inst\|Add151~17 193 COMB LCCOMB_X47_Y26_N16 2 " "Info: 193: + IC(0.000 ns) + CELL(0.080 ns) = 76.473 ns; Loc. = LCCOMB_X47_Y26_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 76.553 ns myArkanoidVHDL:inst\|Add151~19 194 COMB LCCOMB_X47_Y26_N18 2 " "Info: 194: + IC(0.000 ns) + CELL(0.080 ns) = 76.553 ns; Loc. = LCCOMB_X47_Y26_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 77.011 ns myArkanoidVHDL:inst\|Add151~20 195 COMB LCCOMB_X47_Y26_N20 11 " "Info: 195: + IC(0.000 ns) + CELL(0.458 ns) = 77.011 ns; Loc. = LCCOMB_X47_Y26_N20; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add151~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.495 ns) 78.318 ns myArkanoidVHDL:inst\|Add153~21 196 COMB LCCOMB_X46_Y26_N20 2 " "Info: 196: + IC(0.812 ns) + CELL(0.495 ns) = 78.318 ns; Loc. = LCCOMB_X46_Y26_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add153~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { myArkanoidVHDL:inst|Add151~20 myArkanoidVHDL:inst|Add153~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 78.776 ns myArkanoidVHDL:inst\|Add153~22 197 COMB LCCOMB_X46_Y26_N22 1 " "Info: 197: + IC(0.000 ns) + CELL(0.458 ns) = 78.776 ns; Loc. = LCCOMB_X46_Y26_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add153~22'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add153~21 myArkanoidVHDL:inst|Add153~22 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.177 ns) 80.629 ns myArkanoidVHDL:inst\|LessThan377~7 198 COMB LCCOMB_X45_Y24_N22 1 " "Info: 198: + IC(1.676 ns) + CELL(0.177 ns) = 80.629 ns; Loc. = LCCOMB_X45_Y24_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan377~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { myArkanoidVHDL:inst|Add153~22 myArkanoidVHDL:inst|LessThan377~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 81.446 ns myArkanoidVHDL:inst\|LessThan377~9 199 COMB LCCOMB_X45_Y24_N6 1 " "Info: 199: + IC(0.296 ns) + CELL(0.521 ns) = 81.446 ns; Loc. = LCCOMB_X45_Y24_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan377~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { myArkanoidVHDL:inst|LessThan377~7 myArkanoidVHDL:inst|LessThan377~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.513 ns) 82.272 ns myArkanoidVHDL:inst\|LessThan377~12 200 COMB LCCOMB_X45_Y24_N12 2 " "Info: 200: + IC(0.313 ns) + CELL(0.513 ns) = 82.272 ns; Loc. = LCCOMB_X45_Y24_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|LessThan377~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { myArkanoidVHDL:inst|LessThan377~9 myArkanoidVHDL:inst|LessThan377~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.178 ns) 83.527 ns myArkanoidVHDL:inst\|process_0~4473 201 COMB LCCOMB_X49_Y26_N2 1 " "Info: 201: + IC(1.077 ns) + CELL(0.178 ns) = 83.527 ns; Loc. = LCCOMB_X49_Y26_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4473'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { myArkanoidVHDL:inst|LessThan377~12 myArkanoidVHDL:inst|process_0~4473 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.178 ns) 85.108 ns myArkanoidVHDL:inst\|process_0~4474 202 COMB LCCOMB_X45_Y23_N22 1 " "Info: 202: + IC(1.403 ns) + CELL(0.178 ns) = 85.108 ns; Loc. = LCCOMB_X45_Y23_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4474'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { myArkanoidVHDL:inst|process_0~4473 myArkanoidVHDL:inst|process_0~4474 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 85.577 ns myArkanoidVHDL:inst\|process_0~4475 203 COMB LCCOMB_X45_Y23_N6 2 " "Info: 203: + IC(0.291 ns) + CELL(0.178 ns) = 85.577 ns; Loc. = LCCOMB_X45_Y23_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4475'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { myArkanoidVHDL:inst|process_0~4474 myArkanoidVHDL:inst|process_0~4475 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 86.051 ns myArkanoidVHDL:inst\|process_0~4484 204 COMB LCCOMB_X45_Y23_N4 1 " "Info: 204: + IC(0.296 ns) + CELL(0.178 ns) = 86.051 ns; Loc. = LCCOMB_X45_Y23_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4484'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~4475 myArkanoidVHDL:inst|process_0~4484 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 86.673 ns myArkanoidVHDL:inst\|process_0~4539 205 COMB LCCOMB_X45_Y23_N0 2 " "Info: 205: + IC(0.300 ns) + CELL(0.322 ns) = 86.673 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4539'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { myArkanoidVHDL:inst|process_0~4484 myArkanoidVHDL:inst|process_0~4539 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.177 ns) 87.161 ns myArkanoidVHDL:inst\|process_0~6298 206 COMB LCCOMB_X45_Y23_N18 67 " "Info: 206: + IC(0.311 ns) + CELL(0.177 ns) = 87.161 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~6298'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { myArkanoidVHDL:inst|process_0~4539 myArkanoidVHDL:inst|process_0~6298 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.517 ns) 88.902 ns myArkanoidVHDL:inst\|Add157~1 207 COMB LCCOMB_X48_Y22_N0 2 " "Info: 207: + IC(1.224 ns) + CELL(0.517 ns) = 88.902 ns; Loc. = LCCOMB_X48_Y22_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { myArkanoidVHDL:inst|process_0~6298 myArkanoidVHDL:inst|Add157~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 88.982 ns myArkanoidVHDL:inst\|Add157~3 208 COMB LCCOMB_X48_Y22_N2 2 " "Info: 208: + IC(0.000 ns) + CELL(0.080 ns) = 88.982 ns; Loc. = LCCOMB_X48_Y22_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.062 ns myArkanoidVHDL:inst\|Add157~5 209 COMB LCCOMB_X48_Y22_N4 2 " "Info: 209: + IC(0.000 ns) + CELL(0.080 ns) = 89.062 ns; Loc. = LCCOMB_X48_Y22_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.142 ns myArkanoidVHDL:inst\|Add157~7 210 COMB LCCOMB_X48_Y22_N6 2 " "Info: 210: + IC(0.000 ns) + CELL(0.080 ns) = 89.142 ns; Loc. = LCCOMB_X48_Y22_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.222 ns myArkanoidVHDL:inst\|Add157~9 211 COMB LCCOMB_X48_Y22_N8 2 " "Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 89.222 ns; Loc. = LCCOMB_X48_Y22_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.302 ns myArkanoidVHDL:inst\|Add157~11 212 COMB LCCOMB_X48_Y22_N10 2 " "Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 89.302 ns; Loc. = LCCOMB_X48_Y22_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.382 ns myArkanoidVHDL:inst\|Add157~13 213 COMB LCCOMB_X48_Y22_N12 2 " "Info: 213: + IC(0.000 ns) + CELL(0.080 ns) = 89.382 ns; Loc. = LCCOMB_X48_Y22_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 89.556 ns myArkanoidVHDL:inst\|Add157~15 214 COMB LCCOMB_X48_Y22_N14 2 " "Info: 214: + IC(0.000 ns) + CELL(0.174 ns) = 89.556 ns; Loc. = LCCOMB_X48_Y22_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.636 ns myArkanoidVHDL:inst\|Add157~17 215 COMB LCCOMB_X48_Y22_N16 2 " "Info: 215: + IC(0.000 ns) + CELL(0.080 ns) = 89.636 ns; Loc. = LCCOMB_X48_Y22_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.716 ns myArkanoidVHDL:inst\|Add157~19 216 COMB LCCOMB_X48_Y22_N18 2 " "Info: 216: + IC(0.000 ns) + CELL(0.080 ns) = 89.716 ns; Loc. = LCCOMB_X48_Y22_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~17 myArkanoidVHDL:inst|Add157~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.796 ns myArkanoidVHDL:inst\|Add157~21 217 COMB LCCOMB_X48_Y22_N20 2 " "Info: 217: + IC(0.000 ns) + CELL(0.080 ns) = 89.796 ns; Loc. = LCCOMB_X48_Y22_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~19 myArkanoidVHDL:inst|Add157~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.876 ns myArkanoidVHDL:inst\|Add157~23 218 COMB LCCOMB_X48_Y22_N22 2 " "Info: 218: + IC(0.000 ns) + CELL(0.080 ns) = 89.876 ns; Loc. = LCCOMB_X48_Y22_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~21 myArkanoidVHDL:inst|Add157~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 89.956 ns myArkanoidVHDL:inst\|Add157~25 219 COMB LCCOMB_X48_Y22_N24 2 " "Info: 219: + IC(0.000 ns) + CELL(0.080 ns) = 89.956 ns; Loc. = LCCOMB_X48_Y22_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~23 myArkanoidVHDL:inst|Add157~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 90.036 ns myArkanoidVHDL:inst\|Add157~27 220 COMB LCCOMB_X48_Y22_N26 2 " "Info: 220: + IC(0.000 ns) + CELL(0.080 ns) = 90.036 ns; Loc. = LCCOMB_X48_Y22_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~25 myArkanoidVHDL:inst|Add157~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 90.116 ns myArkanoidVHDL:inst\|Add157~29 221 COMB LCCOMB_X48_Y22_N28 2 " "Info: 221: + IC(0.000 ns) + CELL(0.080 ns) = 90.116 ns; Loc. = LCCOMB_X48_Y22_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~27 myArkanoidVHDL:inst|Add157~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 90.277 ns myArkanoidVHDL:inst\|Add157~31 222 COMB LCCOMB_X48_Y22_N30 2 " "Info: 222: + IC(0.000 ns) + CELL(0.161 ns) = 90.277 ns; Loc. = LCCOMB_X48_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add157~29 myArkanoidVHDL:inst|Add157~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 90.735 ns myArkanoidVHDL:inst\|Add157~32 223 COMB LCCOMB_X48_Y21_N0 11 " "Info: 223: + IC(0.000 ns) + CELL(0.458 ns) = 90.735 ns; Loc. = LCCOMB_X48_Y21_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add157~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add157~31 myArkanoidVHDL:inst|Add157~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.609 ns) 92.166 ns myArkanoidVHDL:inst\|Add162~29 224 COMB LCCOMB_X47_Y22_N30 2 " "Info: 224: + IC(0.822 ns) + CELL(0.609 ns) = 92.166 ns; Loc. = LCCOMB_X47_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { myArkanoidVHDL:inst|Add157~32 myArkanoidVHDL:inst|Add162~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.246 ns myArkanoidVHDL:inst\|Add162~31 225 COMB LCCOMB_X47_Y21_N0 2 " "Info: 225: + IC(0.000 ns) + CELL(0.080 ns) = 92.246 ns; Loc. = LCCOMB_X47_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~29 myArkanoidVHDL:inst|Add162~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.326 ns myArkanoidVHDL:inst\|Add162~33 226 COMB LCCOMB_X47_Y21_N2 2 " "Info: 226: + IC(0.000 ns) + CELL(0.080 ns) = 92.326 ns; Loc. = LCCOMB_X47_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~31 myArkanoidVHDL:inst|Add162~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.406 ns myArkanoidVHDL:inst\|Add162~35 227 COMB LCCOMB_X47_Y21_N4 2 " "Info: 227: + IC(0.000 ns) + CELL(0.080 ns) = 92.406 ns; Loc. = LCCOMB_X47_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~33 myArkanoidVHDL:inst|Add162~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.486 ns myArkanoidVHDL:inst\|Add162~37 228 COMB LCCOMB_X47_Y21_N6 2 " "Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 92.486 ns; Loc. = LCCOMB_X47_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~35 myArkanoidVHDL:inst|Add162~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.566 ns myArkanoidVHDL:inst\|Add162~39 229 COMB LCCOMB_X47_Y21_N8 2 " "Info: 229: + IC(0.000 ns) + CELL(0.080 ns) = 92.566 ns; Loc. = LCCOMB_X47_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~37 myArkanoidVHDL:inst|Add162~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.646 ns myArkanoidVHDL:inst\|Add162~41 230 COMB LCCOMB_X47_Y21_N10 2 " "Info: 230: + IC(0.000 ns) + CELL(0.080 ns) = 92.646 ns; Loc. = LCCOMB_X47_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~39 myArkanoidVHDL:inst|Add162~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.726 ns myArkanoidVHDL:inst\|Add162~43 231 COMB LCCOMB_X47_Y21_N12 2 " "Info: 231: + IC(0.000 ns) + CELL(0.080 ns) = 92.726 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~41 myArkanoidVHDL:inst|Add162~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 92.900 ns myArkanoidVHDL:inst\|Add162~45 232 COMB LCCOMB_X47_Y21_N14 2 " "Info: 232: + IC(0.000 ns) + CELL(0.174 ns) = 92.900 ns; Loc. = LCCOMB_X47_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add162~43 myArkanoidVHDL:inst|Add162~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.980 ns myArkanoidVHDL:inst\|Add162~47 233 COMB LCCOMB_X47_Y21_N16 2 " "Info: 233: + IC(0.000 ns) + CELL(0.080 ns) = 92.980 ns; Loc. = LCCOMB_X47_Y21_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~45 myArkanoidVHDL:inst|Add162~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 93.060 ns myArkanoidVHDL:inst\|Add162~49 234 COMB LCCOMB_X47_Y21_N18 2 " "Info: 234: + IC(0.000 ns) + CELL(0.080 ns) = 93.060 ns; Loc. = LCCOMB_X47_Y21_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add162~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add162~47 myArkanoidVHDL:inst|Add162~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 93.518 ns myArkanoidVHDL:inst\|Add162~50 235 COMB LCCOMB_X47_Y21_N20 1 " "Info: 235: + IC(0.000 ns) + CELL(0.458 ns) = 93.518 ns; Loc. = LCCOMB_X47_Y21_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add162~50'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add162~49 myArkanoidVHDL:inst|Add162~50 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.278 ns) 94.968 ns myArkanoidVHDL:inst\|process_0~4549 236 COMB LCCOMB_X47_Y19_N6 1 " "Info: 236: + IC(1.172 ns) + CELL(0.278 ns) = 94.968 ns; Loc. = LCCOMB_X47_Y19_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4549'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { myArkanoidVHDL:inst|Add162~50 myArkanoidVHDL:inst|process_0~4549 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 95.436 ns myArkanoidVHDL:inst\|process_0~4555 237 COMB LCCOMB_X47_Y19_N12 1 " "Info: 237: + IC(0.290 ns) + CELL(0.178 ns) = 95.436 ns; Loc. = LCCOMB_X47_Y19_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4555'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { myArkanoidVHDL:inst|process_0~4549 myArkanoidVHDL:inst|process_0~4555 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.545 ns) 96.735 ns myArkanoidVHDL:inst\|process_0~4560 238 COMB LCCOMB_X49_Y19_N28 2 " "Info: 238: + IC(0.754 ns) + CELL(0.545 ns) = 96.735 ns; Loc. = LCCOMB_X49_Y19_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4560'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { myArkanoidVHDL:inst|process_0~4555 myArkanoidVHDL:inst|process_0~4560 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.483 ns) 97.526 ns myArkanoidVHDL:inst\|process_0~4582 239 COMB LCCOMB_X49_Y19_N4 1 " "Info: 239: + IC(0.308 ns) + CELL(0.483 ns) = 97.526 ns; Loc. = LCCOMB_X49_Y19_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4582'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { myArkanoidVHDL:inst|process_0~4560 myArkanoidVHDL:inst|process_0~4582 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 98.152 ns myArkanoidVHDL:inst\|process_0~4583 240 COMB LCCOMB_X49_Y19_N18 1 " "Info: 240: + IC(0.304 ns) + CELL(0.322 ns) = 98.152 ns; Loc. = LCCOMB_X49_Y19_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4583'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { myArkanoidVHDL:inst|process_0~4582 myArkanoidVHDL:inst|process_0~4583 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 98.618 ns myArkanoidVHDL:inst\|process_0~4599 241 COMB LCCOMB_X49_Y19_N16 2 " "Info: 241: + IC(0.288 ns) + CELL(0.178 ns) = 98.618 ns; Loc. = LCCOMB_X49_Y19_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4599'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { myArkanoidVHDL:inst|process_0~4583 myArkanoidVHDL:inst|process_0~4599 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.322 ns) 99.756 ns myArkanoidVHDL:inst\|process_0~4600 242 COMB LCCOMB_X45_Y18_N2 66 " "Info: 242: + IC(0.816 ns) + CELL(0.322 ns) = 99.756 ns; Loc. = LCCOMB_X45_Y18_N2; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~4600'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { myArkanoidVHDL:inst|process_0~4599 myArkanoidVHDL:inst|process_0~4600 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.495 ns) 101.186 ns myArkanoidVHDL:inst\|Add163~1 243 COMB LCCOMB_X45_Y20_N0 2 " "Info: 243: + IC(0.935 ns) + CELL(0.495 ns) = 101.186 ns; Loc. = LCCOMB_X45_Y20_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { myArkanoidVHDL:inst|process_0~4600 myArkanoidVHDL:inst|Add163~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 101.266 ns myArkanoidVHDL:inst\|Add163~3 244 COMB LCCOMB_X45_Y20_N2 2 " "Info: 244: + IC(0.000 ns) + CELL(0.080 ns) = 101.266 ns; Loc. = LCCOMB_X45_Y20_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 101.724 ns myArkanoidVHDL:inst\|Add163~4 245 COMB LCCOMB_X45_Y20_N4 12 " "Info: 245: + IC(0.000 ns) + CELL(0.458 ns) = 101.724 ns; Loc. = LCCOMB_X45_Y20_N4; Fanout = 12; COMB Node = 'myArkanoidVHDL:inst\|Add163~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.517 ns) 103.449 ns myArkanoidVHDL:inst\|Add165~5 246 COMB LCCOMB_X44_Y18_N4 2 " "Info: 246: + IC(1.208 ns) + CELL(0.517 ns) = 103.449 ns; Loc. = LCCOMB_X44_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add165~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { myArkanoidVHDL:inst|Add163~4 myArkanoidVHDL:inst|Add165~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 103.529 ns myArkanoidVHDL:inst\|Add165~7 247 COMB LCCOMB_X44_Y18_N6 2 " "Info: 247: + IC(0.000 ns) + CELL(0.080 ns) = 103.529 ns; Loc. = LCCOMB_X44_Y18_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add165~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add165~5 myArkanoidVHDL:inst|Add165~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 103.987 ns myArkanoidVHDL:inst\|Add165~8 248 COMB LCCOMB_X44_Y18_N8 4 " "Info: 248: + IC(0.000 ns) + CELL(0.458 ns) = 103.987 ns; Loc. = LCCOMB_X44_Y18_N8; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add165~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add165~7 myArkanoidVHDL:inst|Add165~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.455 ns) 106.764 ns myArkanoidVHDL:inst\|process_0~4603 249 COMB LCCOMB_X9_Y18_N18 2 " "Info: 249: + IC(2.322 ns) + CELL(0.455 ns) = 106.764 ns; Loc. = LCCOMB_X9_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4603'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { myArkanoidVHDL:inst|Add165~8 myArkanoidVHDL:inst|process_0~4603 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.516 ns) 107.589 ns myArkanoidVHDL:inst\|LessThan431~5 250 COMB LCCOMB_X9_Y18_N4 1 " "Info: 250: + IC(0.309 ns) + CELL(0.516 ns) = 107.589 ns; Loc. = LCCOMB_X9_Y18_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan431~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { myArkanoidVHDL:inst|process_0~4603 myArkanoidVHDL:inst|LessThan431~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.521 ns) 108.411 ns myArkanoidVHDL:inst\|LessThan431~7 251 COMB LCCOMB_X9_Y18_N16 1 " "Info: 251: + IC(0.301 ns) + CELL(0.521 ns) = 108.411 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan431~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { myArkanoidVHDL:inst|LessThan431~5 myArkanoidVHDL:inst|LessThan431~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(0.177 ns) 110.593 ns myArkanoidVHDL:inst\|process_0~4604 252 COMB LCCOMB_X40_Y17_N30 2 " "Info: 252: + IC(2.005 ns) + CELL(0.177 ns) = 110.593 ns; Loc. = LCCOMB_X40_Y17_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4604'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { myArkanoidVHDL:inst|LessThan431~7 myArkanoidVHDL:inst|process_0~4604 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.521 ns) 111.422 ns myArkanoidVHDL:inst\|process_0~4625 253 COMB LCCOMB_X40_Y17_N20 2 " "Info: 253: + IC(0.308 ns) + CELL(0.521 ns) = 111.422 ns; Loc. = LCCOMB_X40_Y17_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4625'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { myArkanoidVHDL:inst|process_0~4604 myArkanoidVHDL:inst|process_0~4625 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.319 ns) 112.052 ns myArkanoidVHDL:inst\|process_0~4641 254 COMB LCCOMB_X40_Y17_N14 1 " "Info: 254: + IC(0.311 ns) + CELL(0.319 ns) = 112.052 ns; Loc. = LCCOMB_X40_Y17_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4641'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { myArkanoidVHDL:inst|process_0~4625 myArkanoidVHDL:inst|process_0~4641 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 112.671 ns myArkanoidVHDL:inst\|process_0~4642 255 COMB LCCOMB_X40_Y17_N28 4 " "Info: 255: + IC(0.297 ns) + CELL(0.322 ns) = 112.671 ns; Loc. = LCCOMB_X40_Y17_N28; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~4642'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4642 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.521 ns) 113.504 ns myArkanoidVHDL:inst\|process_0~4658 256 COMB LCCOMB_X40_Y17_N4 64 " "Info: 256: + IC(0.312 ns) + CELL(0.521 ns) = 113.504 ns; Loc. = LCCOMB_X40_Y17_N4; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4658'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { myArkanoidVHDL:inst|process_0~4642 myArkanoidVHDL:inst|process_0~4658 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.517 ns) 115.312 ns myArkanoidVHDL:inst\|Add169~1 257 COMB LCCOMB_X42_Y21_N0 2 " "Info: 257: + IC(1.291 ns) + CELL(0.517 ns) = 115.312 ns; Loc. = LCCOMB_X42_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { myArkanoidVHDL:inst|process_0~4658 myArkanoidVHDL:inst|Add169~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 115.392 ns myArkanoidVHDL:inst\|Add169~3 258 COMB LCCOMB_X42_Y21_N2 2 " "Info: 258: + IC(0.000 ns) + CELL(0.080 ns) = 115.392 ns; Loc. = LCCOMB_X42_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 115.472 ns myArkanoidVHDL:inst\|Add169~5 259 COMB LCCOMB_X42_Y21_N4 2 " "Info: 259: + IC(0.000 ns) + CELL(0.080 ns) = 115.472 ns; Loc. = LCCOMB_X42_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 115.552 ns myArkanoidVHDL:inst\|Add169~7 260 COMB LCCOMB_X42_Y21_N6 2 " "Info: 260: + IC(0.000 ns) + CELL(0.080 ns) = 115.552 ns; Loc. = LCCOMB_X42_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 115.632 ns myArkanoidVHDL:inst\|Add169~9 261 COMB LCCOMB_X42_Y21_N8 2 " "Info: 261: + IC(0.000 ns) + CELL(0.080 ns) = 115.632 ns; Loc. = LCCOMB_X42_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 115.712 ns myArkanoidVHDL:inst\|Add169~11 262 COMB LCCOMB_X42_Y21_N10 2 " "Info: 262: + IC(0.000 ns) + CELL(0.080 ns) = 115.712 ns; Loc. = LCCOMB_X42_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 115.792 ns myArkanoidVHDL:inst\|Add169~13 263 COMB LCCOMB_X42_Y21_N12 2 " "Info: 263: + IC(0.000 ns) + CELL(0.080 ns) = 115.792 ns; Loc. = LCCOMB_X42_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 115.966 ns myArkanoidVHDL:inst\|Add169~15 264 COMB LCCOMB_X42_Y21_N14 2 " "Info: 264: + IC(0.000 ns) + CELL(0.174 ns) = 115.966 ns; Loc. = LCCOMB_X42_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.046 ns myArkanoidVHDL:inst\|Add169~17 265 COMB LCCOMB_X42_Y21_N16 2 " "Info: 265: + IC(0.000 ns) + CELL(0.080 ns) = 116.046 ns; Loc. = LCCOMB_X42_Y21_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.126 ns myArkanoidVHDL:inst\|Add169~19 266 COMB LCCOMB_X42_Y21_N18 2 " "Info: 266: + IC(0.000 ns) + CELL(0.080 ns) = 116.126 ns; Loc. = LCCOMB_X42_Y21_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.206 ns myArkanoidVHDL:inst\|Add169~21 267 COMB LCCOMB_X42_Y21_N20 2 " "Info: 267: + IC(0.000 ns) + CELL(0.080 ns) = 116.206 ns; Loc. = LCCOMB_X42_Y21_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.286 ns myArkanoidVHDL:inst\|Add169~23 268 COMB LCCOMB_X42_Y21_N22 2 " "Info: 268: + IC(0.000 ns) + CELL(0.080 ns) = 116.286 ns; Loc. = LCCOMB_X42_Y21_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.366 ns myArkanoidVHDL:inst\|Add169~25 269 COMB LCCOMB_X42_Y21_N24 2 " "Info: 269: + IC(0.000 ns) + CELL(0.080 ns) = 116.366 ns; Loc. = LCCOMB_X42_Y21_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.446 ns myArkanoidVHDL:inst\|Add169~27 270 COMB LCCOMB_X42_Y21_N26 2 " "Info: 270: + IC(0.000 ns) + CELL(0.080 ns) = 116.446 ns; Loc. = LCCOMB_X42_Y21_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.526 ns myArkanoidVHDL:inst\|Add169~29 271 COMB LCCOMB_X42_Y21_N28 2 " "Info: 271: + IC(0.000 ns) + CELL(0.080 ns) = 116.526 ns; Loc. = LCCOMB_X42_Y21_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 116.687 ns myArkanoidVHDL:inst\|Add169~31 272 COMB LCCOMB_X42_Y21_N30 2 " "Info: 272: + IC(0.000 ns) + CELL(0.161 ns) = 116.687 ns; Loc. = LCCOMB_X42_Y21_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.767 ns myArkanoidVHDL:inst\|Add169~33 273 COMB LCCOMB_X42_Y20_N0 2 " "Info: 273: + IC(0.000 ns) + CELL(0.080 ns) = 116.767 ns; Loc. = LCCOMB_X42_Y20_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.847 ns myArkanoidVHDL:inst\|Add169~35 274 COMB LCCOMB_X42_Y20_N2 2 " "Info: 274: + IC(0.000 ns) + CELL(0.080 ns) = 116.847 ns; Loc. = LCCOMB_X42_Y20_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~33 myArkanoidVHDL:inst|Add169~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 116.927 ns myArkanoidVHDL:inst\|Add169~37 275 COMB LCCOMB_X42_Y20_N4 2 " "Info: 275: + IC(0.000 ns) + CELL(0.080 ns) = 116.927 ns; Loc. = LCCOMB_X42_Y20_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~35 myArkanoidVHDL:inst|Add169~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 117.385 ns myArkanoidVHDL:inst\|Add169~38 276 COMB LCCOMB_X42_Y20_N6 11 " "Info: 276: + IC(0.000 ns) + CELL(0.458 ns) = 117.385 ns; Loc. = LCCOMB_X42_Y20_N6; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add169~38'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add169~37 myArkanoidVHDL:inst|Add169~38 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.517 ns) 118.851 ns myArkanoidVHDL:inst\|Add171~39 277 COMB LCCOMB_X42_Y17_N6 2 " "Info: 277: + IC(0.949 ns) + CELL(0.517 ns) = 118.851 ns; Loc. = LCCOMB_X42_Y17_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { myArkanoidVHDL:inst|Add169~38 myArkanoidVHDL:inst|Add171~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 118.931 ns myArkanoidVHDL:inst\|Add171~41 278 COMB LCCOMB_X42_Y17_N8 2 " "Info: 278: + IC(0.000 ns) + CELL(0.080 ns) = 118.931 ns; Loc. = LCCOMB_X42_Y17_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add171~39 myArkanoidVHDL:inst|Add171~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.011 ns myArkanoidVHDL:inst\|Add171~43 279 COMB LCCOMB_X42_Y17_N10 2 " "Info: 279: + IC(0.000 ns) + CELL(0.080 ns) = 119.011 ns; Loc. = LCCOMB_X42_Y17_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add171~41 myArkanoidVHDL:inst|Add171~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.091 ns myArkanoidVHDL:inst\|Add171~45 280 COMB LCCOMB_X42_Y17_N12 2 " "Info: 280: + IC(0.000 ns) + CELL(0.080 ns) = 119.091 ns; Loc. = LCCOMB_X42_Y17_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add171~43 myArkanoidVHDL:inst|Add171~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 119.265 ns myArkanoidVHDL:inst\|Add171~47 281 COMB LCCOMB_X42_Y17_N14 2 " "Info: 281: + IC(0.000 ns) + CELL(0.174 ns) = 119.265 ns; Loc. = LCCOMB_X42_Y17_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add171~45 myArkanoidVHDL:inst|Add171~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.345 ns myArkanoidVHDL:inst\|Add171~49 282 COMB LCCOMB_X42_Y17_N16 2 " "Info: 282: + IC(0.000 ns) + CELL(0.080 ns) = 119.345 ns; Loc. = LCCOMB_X42_Y17_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add171~47 myArkanoidVHDL:inst|Add171~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.425 ns myArkanoidVHDL:inst\|Add171~51 283 COMB LCCOMB_X42_Y17_N18 2 " "Info: 283: + IC(0.000 ns) + CELL(0.080 ns) = 119.425 ns; Loc. = LCCOMB_X42_Y17_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add171~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add171~49 myArkanoidVHDL:inst|Add171~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 119.883 ns myArkanoidVHDL:inst\|Add171~52 284 COMB LCCOMB_X42_Y17_N20 1 " "Info: 284: + IC(0.000 ns) + CELL(0.458 ns) = 119.883 ns; Loc. = LCCOMB_X42_Y17_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add171~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add171~51 myArkanoidVHDL:inst|Add171~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.455 ns) 121.663 ns myArkanoidVHDL:inst\|process_0~4660 285 COMB LCCOMB_X49_Y17_N0 1 " "Info: 285: + IC(1.325 ns) + CELL(0.455 ns) = 121.663 ns; Loc. = LCCOMB_X49_Y17_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4660'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { myArkanoidVHDL:inst|Add171~52 myArkanoidVHDL:inst|process_0~4660 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.178 ns) 122.157 ns myArkanoidVHDL:inst\|process_0~4663 286 COMB LCCOMB_X49_Y17_N22 2 " "Info: 286: + IC(0.316 ns) + CELL(0.178 ns) = 122.157 ns; Loc. = LCCOMB_X49_Y17_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4663'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { myArkanoidVHDL:inst|process_0~4660 myArkanoidVHDL:inst|process_0~4663 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.178 ns) 123.796 ns myArkanoidVHDL:inst\|process_0~4715 287 COMB LCCOMB_X40_Y19_N14 2 " "Info: 287: + IC(1.461 ns) + CELL(0.178 ns) = 123.796 ns; Loc. = LCCOMB_X40_Y19_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4715'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { myArkanoidVHDL:inst|process_0~4663 myArkanoidVHDL:inst|process_0~4715 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.319 ns) 124.424 ns myArkanoidVHDL:inst\|process_0~4716 288 COMB LCCOMB_X40_Y19_N4 1 " "Info: 288: + IC(0.309 ns) + CELL(0.319 ns) = 124.424 ns; Loc. = LCCOMB_X40_Y19_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4716'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { myArkanoidVHDL:inst|process_0~4715 myArkanoidVHDL:inst|process_0~4716 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 125.054 ns myArkanoidVHDL:inst\|process_0~4718 289 COMB LCCOMB_X40_Y19_N28 1 " "Info: 289: + IC(0.308 ns) + CELL(0.322 ns) = 125.054 ns; Loc. = LCCOMB_X40_Y19_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4718'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { myArkanoidVHDL:inst|process_0~4716 myArkanoidVHDL:inst|process_0~4718 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.512 ns) 126.118 ns myArkanoidVHDL:inst\|process_0~4719 290 COMB LCCOMB_X40_Y19_N2 2 " "Info: 290: + IC(0.552 ns) + CELL(0.512 ns) = 126.118 ns; Loc. = LCCOMB_X40_Y19_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4719'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { myArkanoidVHDL:inst|process_0~4718 myArkanoidVHDL:inst|process_0~4719 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.177 ns) 126.598 ns myArkanoidVHDL:inst\|process_0~4720 291 COMB LCCOMB_X40_Y19_N12 66 " "Info: 291: + IC(0.303 ns) + CELL(0.177 ns) = 126.598 ns; Loc. = LCCOMB_X40_Y19_N12; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~4720'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4719 myArkanoidVHDL:inst|process_0~4720 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.517 ns) 129.006 ns myArkanoidVHDL:inst\|Add175~1 292 COMB LCCOMB_X19_Y22_N0 2 " "Info: 292: + IC(1.891 ns) + CELL(0.517 ns) = 129.006 ns; Loc. = LCCOMB_X19_Y22_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { myArkanoidVHDL:inst|process_0~4720 myArkanoidVHDL:inst|Add175~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.086 ns myArkanoidVHDL:inst\|Add175~3 293 COMB LCCOMB_X19_Y22_N2 2 " "Info: 293: + IC(0.000 ns) + CELL(0.080 ns) = 129.086 ns; Loc. = LCCOMB_X19_Y22_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.166 ns myArkanoidVHDL:inst\|Add175~5 294 COMB LCCOMB_X19_Y22_N4 2 " "Info: 294: + IC(0.000 ns) + CELL(0.080 ns) = 129.166 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.246 ns myArkanoidVHDL:inst\|Add175~7 295 COMB LCCOMB_X19_Y22_N6 2 " "Info: 295: + IC(0.000 ns) + CELL(0.080 ns) = 129.246 ns; Loc. = LCCOMB_X19_Y22_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 129.326 ns myArkanoidVHDL:inst\|Add175~9 296 COMB LCCOMB_X19_Y22_N8 2 " "Info: 296: + IC(0.000 ns) + CELL(0.080 ns) = 129.326 ns; Loc. = LCCOMB_X19_Y22_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 129.784 ns myArkanoidVHDL:inst\|Add175~10 297 COMB LCCOMB_X19_Y22_N10 13 " "Info: 297: + IC(0.000 ns) + CELL(0.458 ns) = 129.784 ns; Loc. = LCCOMB_X19_Y22_N10; Fanout = 13; COMB Node = 'myArkanoidVHDL:inst\|Add175~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.517 ns) 130.877 ns myArkanoidVHDL:inst\|Add179~11 298 COMB LCCOMB_X20_Y22_N10 2 " "Info: 298: + IC(0.576 ns) + CELL(0.517 ns) = 130.877 ns; Loc. = LCCOMB_X20_Y22_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { myArkanoidVHDL:inst|Add175~10 myArkanoidVHDL:inst|Add179~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 130.957 ns myArkanoidVHDL:inst\|Add179~13 299 COMB LCCOMB_X20_Y22_N12 2 " "Info: 299: + IC(0.000 ns) + CELL(0.080 ns) = 130.957 ns; Loc. = LCCOMB_X20_Y22_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~11 myArkanoidVHDL:inst|Add179~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 131.131 ns myArkanoidVHDL:inst\|Add179~15 300 COMB LCCOMB_X20_Y22_N14 2 " "Info: 300: + IC(0.000 ns) + CELL(0.174 ns) = 131.131 ns; Loc. = LCCOMB_X20_Y22_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add179~13 myArkanoidVHDL:inst|Add179~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 131.211 ns myArkanoidVHDL:inst\|Add179~17 301 COMB LCCOMB_X20_Y22_N16 2 " "Info: 301: + IC(0.000 ns) + CELL(0.080 ns) = 131.211 ns; Loc. = LCCOMB_X20_Y22_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~15 myArkanoidVHDL:inst|Add179~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 131.291 ns myArkanoidVHDL:inst\|Add179~19 302 COMB LCCOMB_X20_Y22_N18 2 " "Info: 302: + IC(0.000 ns) + CELL(0.080 ns) = 131.291 ns; Loc. = LCCOMB_X20_Y22_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~17 myArkanoidVHDL:inst|Add179~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 131.371 ns myArkanoidVHDL:inst\|Add179~21 303 COMB LCCOMB_X20_Y22_N20 2 " "Info: 303: + IC(0.000 ns) + CELL(0.080 ns) = 131.371 ns; Loc. = LCCOMB_X20_Y22_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~19 myArkanoidVHDL:inst|Add179~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 131.451 ns myArkanoidVHDL:inst\|Add179~23 304 COMB LCCOMB_X20_Y22_N22 2 " "Info: 304: + IC(0.000 ns) + CELL(0.080 ns) = 131.451 ns; Loc. = LCCOMB_X20_Y22_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~21 myArkanoidVHDL:inst|Add179~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 131.531 ns myArkanoidVHDL:inst\|Add179~25 305 COMB LCCOMB_X20_Y22_N24 2 " "Info: 305: + IC(0.000 ns) + CELL(0.080 ns) = 131.531 ns; Loc. = LCCOMB_X20_Y22_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~23 myArkanoidVHDL:inst|Add179~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 131.611 ns myArkanoidVHDL:inst\|Add179~27 306 COMB LCCOMB_X20_Y22_N26 2 " "Info: 306: + IC(0.000 ns) + CELL(0.080 ns) = 131.611 ns; Loc. = LCCOMB_X20_Y22_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~25 myArkanoidVHDL:inst|Add179~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 131.691 ns myArkanoidVHDL:inst\|Add179~29 307 COMB LCCOMB_X20_Y22_N28 2 " "Info: 307: + IC(0.000 ns) + CELL(0.080 ns) = 131.691 ns; Loc. = LCCOMB_X20_Y22_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~27 myArkanoidVHDL:inst|Add179~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 131.852 ns myArkanoidVHDL:inst\|Add179~31 308 COMB LCCOMB_X20_Y22_N30 2 " "Info: 308: + IC(0.000 ns) + CELL(0.161 ns) = 131.852 ns; Loc. = LCCOMB_X20_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add179~29 myArkanoidVHDL:inst|Add179~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 131.932 ns myArkanoidVHDL:inst\|Add179~33 309 COMB LCCOMB_X20_Y21_N0 2 " "Info: 309: + IC(0.000 ns) + CELL(0.080 ns) = 131.932 ns; Loc. = LCCOMB_X20_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~31 myArkanoidVHDL:inst|Add179~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.012 ns myArkanoidVHDL:inst\|Add179~35 310 COMB LCCOMB_X20_Y21_N2 2 " "Info: 310: + IC(0.000 ns) + CELL(0.080 ns) = 132.012 ns; Loc. = LCCOMB_X20_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~33 myArkanoidVHDL:inst|Add179~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.092 ns myArkanoidVHDL:inst\|Add179~37 311 COMB LCCOMB_X20_Y21_N4 2 " "Info: 311: + IC(0.000 ns) + CELL(0.080 ns) = 132.092 ns; Loc. = LCCOMB_X20_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~35 myArkanoidVHDL:inst|Add179~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.172 ns myArkanoidVHDL:inst\|Add179~39 312 COMB LCCOMB_X20_Y21_N6 2 " "Info: 312: + IC(0.000 ns) + CELL(0.080 ns) = 132.172 ns; Loc. = LCCOMB_X20_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~37 myArkanoidVHDL:inst|Add179~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.252 ns myArkanoidVHDL:inst\|Add179~41 313 COMB LCCOMB_X20_Y21_N8 2 " "Info: 313: + IC(0.000 ns) + CELL(0.080 ns) = 132.252 ns; Loc. = LCCOMB_X20_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~39 myArkanoidVHDL:inst|Add179~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.332 ns myArkanoidVHDL:inst\|Add179~43 314 COMB LCCOMB_X20_Y21_N10 2 " "Info: 314: + IC(0.000 ns) + CELL(0.080 ns) = 132.332 ns; Loc. = LCCOMB_X20_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~41 myArkanoidVHDL:inst|Add179~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.412 ns myArkanoidVHDL:inst\|Add179~45 315 COMB LCCOMB_X20_Y21_N12 2 " "Info: 315: + IC(0.000 ns) + CELL(0.080 ns) = 132.412 ns; Loc. = LCCOMB_X20_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~43 myArkanoidVHDL:inst|Add179~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 132.586 ns myArkanoidVHDL:inst\|Add179~47 316 COMB LCCOMB_X20_Y21_N14 2 " "Info: 316: + IC(0.000 ns) + CELL(0.174 ns) = 132.586 ns; Loc. = LCCOMB_X20_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add179~45 myArkanoidVHDL:inst|Add179~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.666 ns myArkanoidVHDL:inst\|Add179~49 317 COMB LCCOMB_X20_Y21_N16 2 " "Info: 317: + IC(0.000 ns) + CELL(0.080 ns) = 132.666 ns; Loc. = LCCOMB_X20_Y21_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~47 myArkanoidVHDL:inst|Add179~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.746 ns myArkanoidVHDL:inst\|Add179~51 318 COMB LCCOMB_X20_Y21_N18 2 " "Info: 318: + IC(0.000 ns) + CELL(0.080 ns) = 132.746 ns; Loc. = LCCOMB_X20_Y21_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~49 myArkanoidVHDL:inst|Add179~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.826 ns myArkanoidVHDL:inst\|Add179~53 319 COMB LCCOMB_X20_Y21_N20 2 " "Info: 319: + IC(0.000 ns) + CELL(0.080 ns) = 132.826 ns; Loc. = LCCOMB_X20_Y21_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~51 myArkanoidVHDL:inst|Add179~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.906 ns myArkanoidVHDL:inst\|Add179~55 320 COMB LCCOMB_X20_Y21_N22 2 " "Info: 320: + IC(0.000 ns) + CELL(0.080 ns) = 132.906 ns; Loc. = LCCOMB_X20_Y21_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~53 myArkanoidVHDL:inst|Add179~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.986 ns myArkanoidVHDL:inst\|Add179~57 321 COMB LCCOMB_X20_Y21_N24 2 " "Info: 321: + IC(0.000 ns) + CELL(0.080 ns) = 132.986 ns; Loc. = LCCOMB_X20_Y21_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~55 myArkanoidVHDL:inst|Add179~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 133.066 ns myArkanoidVHDL:inst\|Add179~59 322 COMB LCCOMB_X20_Y21_N26 2 " "Info: 322: + IC(0.000 ns) + CELL(0.080 ns) = 133.066 ns; Loc. = LCCOMB_X20_Y21_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add179~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add179~57 myArkanoidVHDL:inst|Add179~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 133.524 ns myArkanoidVHDL:inst\|Add179~60 323 COMB LCCOMB_X20_Y21_N28 1 " "Info: 323: + IC(0.000 ns) + CELL(0.458 ns) = 133.524 ns; Loc. = LCCOMB_X20_Y21_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add179~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add179~59 myArkanoidVHDL:inst|Add179~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.521 ns) 134.579 ns myArkanoidVHDL:inst\|process_0~4763 324 COMB LCCOMB_X21_Y21_N4 1 " "Info: 324: + IC(0.534 ns) + CELL(0.521 ns) = 134.579 ns; Loc. = LCCOMB_X21_Y21_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4763'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { myArkanoidVHDL:inst|Add179~60 myArkanoidVHDL:inst|process_0~4763 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.278 ns) 135.156 ns myArkanoidVHDL:inst\|process_0~4764 325 COMB LCCOMB_X21_Y21_N26 1 " "Info: 325: + IC(0.299 ns) + CELL(0.278 ns) = 135.156 ns; Loc. = LCCOMB_X21_Y21_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4764'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { myArkanoidVHDL:inst|process_0~4763 myArkanoidVHDL:inst|process_0~4764 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.178 ns) 136.526 ns myArkanoidVHDL:inst\|process_0~4771 326 COMB LCCOMB_X19_Y24_N14 1 " "Info: 326: + IC(1.192 ns) + CELL(0.178 ns) = 136.526 ns; Loc. = LCCOMB_X19_Y24_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4771'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { myArkanoidVHDL:inst|process_0~4764 myArkanoidVHDL:inst|process_0~4771 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.319 ns) 137.144 ns myArkanoidVHDL:inst\|process_0~4791 327 COMB LCCOMB_X19_Y24_N16 1 " "Info: 327: + IC(0.299 ns) + CELL(0.319 ns) = 137.144 ns; Loc. = LCCOMB_X19_Y24_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4791'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { myArkanoidVHDL:inst|process_0~4771 myArkanoidVHDL:inst|process_0~4791 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.319 ns) 137.765 ns myArkanoidVHDL:inst\|process_0~4792 328 COMB LCCOMB_X19_Y24_N26 1 " "Info: 328: + IC(0.302 ns) + CELL(0.319 ns) = 137.765 ns; Loc. = LCCOMB_X19_Y24_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4792'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { myArkanoidVHDL:inst|process_0~4791 myArkanoidVHDL:inst|process_0~4792 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 138.238 ns myArkanoidVHDL:inst\|process_0~4793 329 COMB LCCOMB_X19_Y24_N4 1 " "Info: 329: + IC(0.295 ns) + CELL(0.178 ns) = 138.238 ns; Loc. = LCCOMB_X19_Y24_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4793'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.322 ns) 138.859 ns myArkanoidVHDL:inst\|process_0~4795 330 COMB LCCOMB_X19_Y24_N22 4 " "Info: 330: + IC(0.299 ns) + CELL(0.322 ns) = 138.859 ns; Loc. = LCCOMB_X19_Y24_N22; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~4795'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|process_0~4795 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.177 ns) 139.335 ns myArkanoidVHDL:inst\|process_0~4796 331 COMB LCCOMB_X19_Y24_N8 64 " "Info: 331: + IC(0.299 ns) + CELL(0.177 ns) = 139.335 ns; Loc. = LCCOMB_X19_Y24_N8; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4796'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { myArkanoidVHDL:inst|process_0~4795 myArkanoidVHDL:inst|process_0~4796 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.495 ns) 141.051 ns myArkanoidVHDL:inst\|Add181~1 332 COMB LCCOMB_X16_Y22_N0 2 " "Info: 332: + IC(1.221 ns) + CELL(0.495 ns) = 141.051 ns; Loc. = LCCOMB_X16_Y22_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { myArkanoidVHDL:inst|process_0~4796 myArkanoidVHDL:inst|Add181~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.131 ns myArkanoidVHDL:inst\|Add181~3 333 COMB LCCOMB_X16_Y22_N2 2 " "Info: 333: + IC(0.000 ns) + CELL(0.080 ns) = 141.131 ns; Loc. = LCCOMB_X16_Y22_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.211 ns myArkanoidVHDL:inst\|Add181~5 334 COMB LCCOMB_X16_Y22_N4 2 " "Info: 334: + IC(0.000 ns) + CELL(0.080 ns) = 141.211 ns; Loc. = LCCOMB_X16_Y22_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.291 ns myArkanoidVHDL:inst\|Add181~7 335 COMB LCCOMB_X16_Y22_N6 2 " "Info: 335: + IC(0.000 ns) + CELL(0.080 ns) = 141.291 ns; Loc. = LCCOMB_X16_Y22_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.371 ns myArkanoidVHDL:inst\|Add181~9 336 COMB LCCOMB_X16_Y22_N8 2 " "Info: 336: + IC(0.000 ns) + CELL(0.080 ns) = 141.371 ns; Loc. = LCCOMB_X16_Y22_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.451 ns myArkanoidVHDL:inst\|Add181~11 337 COMB LCCOMB_X16_Y22_N10 2 " "Info: 337: + IC(0.000 ns) + CELL(0.080 ns) = 141.451 ns; Loc. = LCCOMB_X16_Y22_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.531 ns myArkanoidVHDL:inst\|Add181~13 338 COMB LCCOMB_X16_Y22_N12 2 " "Info: 338: + IC(0.000 ns) + CELL(0.080 ns) = 141.531 ns; Loc. = LCCOMB_X16_Y22_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 141.705 ns myArkanoidVHDL:inst\|Add181~15 339 COMB LCCOMB_X16_Y22_N14 2 " "Info: 339: + IC(0.000 ns) + CELL(0.174 ns) = 141.705 ns; Loc. = LCCOMB_X16_Y22_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.785 ns myArkanoidVHDL:inst\|Add181~17 340 COMB LCCOMB_X16_Y22_N16 2 " "Info: 340: + IC(0.000 ns) + CELL(0.080 ns) = 141.785 ns; Loc. = LCCOMB_X16_Y22_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.865 ns myArkanoidVHDL:inst\|Add181~19 341 COMB LCCOMB_X16_Y22_N18 2 " "Info: 341: + IC(0.000 ns) + CELL(0.080 ns) = 141.865 ns; Loc. = LCCOMB_X16_Y22_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 141.945 ns myArkanoidVHDL:inst\|Add181~21 342 COMB LCCOMB_X16_Y22_N20 2 " "Info: 342: + IC(0.000 ns) + CELL(0.080 ns) = 141.945 ns; Loc. = LCCOMB_X16_Y22_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 142.025 ns myArkanoidVHDL:inst\|Add181~23 343 COMB LCCOMB_X16_Y22_N22 2 " "Info: 343: + IC(0.000 ns) + CELL(0.080 ns) = 142.025 ns; Loc. = LCCOMB_X16_Y22_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 142.105 ns myArkanoidVHDL:inst\|Add181~25 344 COMB LCCOMB_X16_Y22_N24 2 " "Info: 344: + IC(0.000 ns) + CELL(0.080 ns) = 142.105 ns; Loc. = LCCOMB_X16_Y22_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 142.185 ns myArkanoidVHDL:inst\|Add181~27 345 COMB LCCOMB_X16_Y22_N26 2 " "Info: 345: + IC(0.000 ns) + CELL(0.080 ns) = 142.185 ns; Loc. = LCCOMB_X16_Y22_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 142.265 ns myArkanoidVHDL:inst\|Add181~29 346 COMB LCCOMB_X16_Y22_N28 2 " "Info: 346: + IC(0.000 ns) + CELL(0.080 ns) = 142.265 ns; Loc. = LCCOMB_X16_Y22_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 142.426 ns myArkanoidVHDL:inst\|Add181~31 347 COMB LCCOMB_X16_Y22_N30 2 " "Info: 347: + IC(0.000 ns) + CELL(0.161 ns) = 142.426 ns; Loc. = LCCOMB_X16_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 142.884 ns myArkanoidVHDL:inst\|Add181~32 348 COMB LCCOMB_X16_Y21_N0 11 " "Info: 348: + IC(0.000 ns) + CELL(0.458 ns) = 142.884 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add181~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.609 ns) 144.326 ns myArkanoidVHDL:inst\|Add184~29 349 COMB LCCOMB_X15_Y22_N30 2 " "Info: 349: + IC(0.833 ns) + CELL(0.609 ns) = 144.326 ns; Loc. = LCCOMB_X15_Y22_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add184~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add184~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.406 ns myArkanoidVHDL:inst\|Add184~31 350 COMB LCCOMB_X15_Y21_N0 2 " "Info: 350: + IC(0.000 ns) + CELL(0.080 ns) = 144.406 ns; Loc. = LCCOMB_X15_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add184~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add184~29 myArkanoidVHDL:inst|Add184~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.486 ns myArkanoidVHDL:inst\|Add184~33 351 COMB LCCOMB_X15_Y21_N2 2 " "Info: 351: + IC(0.000 ns) + CELL(0.080 ns) = 144.486 ns; Loc. = LCCOMB_X15_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add184~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add184~31 myArkanoidVHDL:inst|Add184~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 144.944 ns myArkanoidVHDL:inst\|Add184~34 352 COMB LCCOMB_X15_Y21_N4 1 " "Info: 352: + IC(0.000 ns) + CELL(0.458 ns) = 144.944 ns; Loc. = LCCOMB_X15_Y21_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add184~34'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add184~33 myArkanoidVHDL:inst|Add184~34 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(0.455 ns) 148.012 ns myArkanoidVHDL:inst\|LessThan517~8 353 COMB LCCOMB_X42_Y23_N18 1 " "Info: 353: + IC(2.613 ns) + CELL(0.455 ns) = 148.012 ns; Loc. = LCCOMB_X42_Y23_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan517~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { myArkanoidVHDL:inst|Add184~34 myArkanoidVHDL:inst|LessThan517~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.491 ns) 148.795 ns myArkanoidVHDL:inst\|LessThan517~9 354 COMB LCCOMB_X42_Y23_N4 1 " "Info: 354: + IC(0.292 ns) + CELL(0.491 ns) = 148.795 ns; Loc. = LCCOMB_X42_Y23_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan517~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { myArkanoidVHDL:inst|LessThan517~8 myArkanoidVHDL:inst|LessThan517~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.319 ns) 151.167 ns myArkanoidVHDL:inst\|process_0~4803 355 COMB LCCOMB_X13_Y21_N22 2 " "Info: 355: + IC(2.053 ns) + CELL(0.319 ns) = 151.167 ns; Loc. = LCCOMB_X13_Y21_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4803'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { myArkanoidVHDL:inst|LessThan517~9 myArkanoidVHDL:inst|process_0~4803 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 151.647 ns myArkanoidVHDL:inst\|process_0~4838 356 COMB LCCOMB_X13_Y21_N28 1 " "Info: 356: + IC(0.302 ns) + CELL(0.178 ns) = 151.647 ns; Loc. = LCCOMB_X13_Y21_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4838'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4803 myArkanoidVHDL:inst|process_0~4838 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.491 ns) 152.446 ns myArkanoidVHDL:inst\|process_0~4857 357 COMB LCCOMB_X13_Y21_N14 3 " "Info: 357: + IC(0.308 ns) + CELL(0.491 ns) = 152.446 ns; Loc. = LCCOMB_X13_Y21_N14; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~4857'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { myArkanoidVHDL:inst|process_0~4838 myArkanoidVHDL:inst|process_0~4857 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.177 ns) 154.130 ns myArkanoidVHDL:inst\|process_0~4858 358 COMB LCCOMB_X19_Y20_N30 64 " "Info: 358: + IC(1.507 ns) + CELL(0.177 ns) = 154.130 ns; Loc. = LCCOMB_X19_Y20_N30; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4858'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { myArkanoidVHDL:inst|process_0~4857 myArkanoidVHDL:inst|process_0~4858 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.517 ns) 155.235 ns myArkanoidVHDL:inst\|Add187~1 359 COMB LCCOMB_X20_Y20_N0 2 " "Info: 359: + IC(0.588 ns) + CELL(0.517 ns) = 155.235 ns; Loc. = LCCOMB_X20_Y20_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { myArkanoidVHDL:inst|process_0~4858 myArkanoidVHDL:inst|Add187~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 155.315 ns myArkanoidVHDL:inst\|Add187~3 360 COMB LCCOMB_X20_Y20_N2 2 " "Info: 360: + IC(0.000 ns) + CELL(0.080 ns) = 155.315 ns; Loc. = LCCOMB_X20_Y20_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 155.395 ns myArkanoidVHDL:inst\|Add187~5 361 COMB LCCOMB_X20_Y20_N4 2 " "Info: 361: + IC(0.000 ns) + CELL(0.080 ns) = 155.395 ns; Loc. = LCCOMB_X20_Y20_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 155.853 ns myArkanoidVHDL:inst\|Add187~6 362 COMB LCCOMB_X20_Y20_N6 5 " "Info: 362: + IC(0.000 ns) + CELL(0.458 ns) = 155.853 ns; Loc. = LCCOMB_X20_Y20_N6; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|Add187~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~6 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(0.545 ns) 158.181 ns myArkanoidVHDL:inst\|process_0~3752 363 COMB LCCOMB_X45_Y24_N14 1 " "Info: 363: + IC(1.783 ns) + CELL(0.545 ns) = 158.181 ns; Loc. = LCCOMB_X45_Y24_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3752'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { myArkanoidVHDL:inst|Add187~6 myArkanoidVHDL:inst|process_0~3752 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 158.801 ns myArkanoidVHDL:inst\|process_0~3750 364 COMB LCCOMB_X45_Y24_N24 1 " "Info: 364: + IC(0.298 ns) + CELL(0.322 ns) = 158.801 ns; Loc. = LCCOMB_X45_Y24_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3750'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { myArkanoidVHDL:inst|process_0~3752 myArkanoidVHDL:inst|process_0~3750 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 159.424 ns myArkanoidVHDL:inst\|process_0~6418 365 COMB LCCOMB_X45_Y24_N26 1 " "Info: 365: + IC(0.301 ns) + CELL(0.322 ns) = 159.424 ns; Loc. = LCCOMB_X45_Y24_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6418'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { myArkanoidVHDL:inst|process_0~3750 myArkanoidVHDL:inst|process_0~6418 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(0.178 ns) 161.922 ns myArkanoidVHDL:inst\|process_0~5408 366 COMB LCCOMB_X23_Y22_N12 1 " "Info: 366: + IC(2.320 ns) + CELL(0.178 ns) = 161.922 ns; Loc. = LCCOMB_X23_Y22_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5408'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { myArkanoidVHDL:inst|process_0~6418 myArkanoidVHDL:inst|process_0~5408 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.178 ns) 163.271 ns myArkanoidVHDL:inst\|process_0~5416 367 COMB LCCOMB_X19_Y19_N12 2 " "Info: 367: + IC(1.171 ns) + CELL(0.178 ns) = 163.271 ns; Loc. = LCCOMB_X19_Y19_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~5416'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { myArkanoidVHDL:inst|process_0~5408 myArkanoidVHDL:inst|process_0~5416 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.178 ns) 164.871 ns myArkanoidVHDL:inst\|ballPositionV~1213 368 COMB LCCOMB_X26_Y19_N0 32 " "Info: 368: + IC(1.422 ns) + CELL(0.178 ns) = 164.871 ns; Loc. = LCCOMB_X26_Y19_N0; Fanout = 32; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1213'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { myArkanoidVHDL:inst|process_0~5416 myArkanoidVHDL:inst|ballPositionV~1213 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.516 ns) 166.371 ns myArkanoidVHDL:inst\|ballPositionV~1241 369 COMB LCCOMB_X27_Y17_N28 1 " "Info: 369: + IC(0.984 ns) + CELL(0.516 ns) = 166.371 ns; Loc. = LCCOMB_X27_Y17_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1241'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { myArkanoidVHDL:inst|ballPositionV~1213 myArkanoidVHDL:inst|ballPositionV~1241 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 166.844 ns myArkanoidVHDL:inst\|ballPositionV~971 370 COMB LCCOMB_X27_Y17_N10 4 " "Info: 370: + IC(0.295 ns) + CELL(0.178 ns) = 166.844 ns; Loc. = LCCOMB_X27_Y17_N10; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~971'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { myArkanoidVHDL:inst|ballPositionV~1241 myArkanoidVHDL:inst|ballPositionV~971 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.450 ns) 168.195 ns myArkanoidVHDL:inst\|process_0~5429 371 COMB LCCOMB_X26_Y19_N18 1 " "Info: 371: + IC(0.901 ns) + CELL(0.450 ns) = 168.195 ns; Loc. = LCCOMB_X26_Y19_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5429'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { myArkanoidVHDL:inst|ballPositionV~971 myArkanoidVHDL:inst|process_0~5429 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.544 ns) 169.306 ns myArkanoidVHDL:inst\|process_0~5430 372 COMB LCCOMB_X26_Y19_N28 1 " "Info: 372: + IC(0.567 ns) + CELL(0.544 ns) = 169.306 ns; Loc. = LCCOMB_X26_Y19_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5430'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { myArkanoidVHDL:inst|process_0~5429 myArkanoidVHDL:inst|process_0~5430 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 169.773 ns myArkanoidVHDL:inst\|process_0~5431 373 COMB LCCOMB_X26_Y19_N30 2 " "Info: 373: + IC(0.289 ns) + CELL(0.178 ns) = 169.773 ns; Loc. = LCCOMB_X26_Y19_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~5431'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { myArkanoidVHDL:inst|process_0~5430 myArkanoidVHDL:inst|process_0~5431 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.178 ns) 170.869 ns myArkanoidVHDL:inst\|process_0~5476 374 COMB LCCOMB_X27_Y20_N6 5 " "Info: 374: + IC(0.918 ns) + CELL(0.178 ns) = 170.869 ns; Loc. = LCCOMB_X27_Y20_N6; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~5476'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { myArkanoidVHDL:inst|process_0~5431 myArkanoidVHDL:inst|process_0~5476 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.177 ns) 171.372 ns myArkanoidVHDL:inst\|process_0~1396 375 COMB LCCOMB_X27_Y20_N16 96 " "Info: 375: + IC(0.326 ns) + CELL(0.177 ns) = 171.372 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 96; COMB Node = 'myArkanoidVHDL:inst\|process_0~1396'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { myArkanoidVHDL:inst|process_0~5476 myArkanoidVHDL:inst|process_0~1396 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.236 ns) + CELL(0.495 ns) 174.103 ns myArkanoidVHDL:inst\|Add227~1 376 COMB LCCOMB_X47_Y12_N0 2 " "Info: 376: + IC(2.236 ns) + CELL(0.495 ns) = 174.103 ns; Loc. = LCCOMB_X47_Y12_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { myArkanoidVHDL:inst|process_0~1396 myArkanoidVHDL:inst|Add227~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.183 ns myArkanoidVHDL:inst\|Add227~3 377 COMB LCCOMB_X47_Y12_N2 2 " "Info: 377: + IC(0.000 ns) + CELL(0.080 ns) = 174.183 ns; Loc. = LCCOMB_X47_Y12_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~1 myArkanoidVHDL:inst|Add227~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.263 ns myArkanoidVHDL:inst\|Add227~5 378 COMB LCCOMB_X47_Y12_N4 2 " "Info: 378: + IC(0.000 ns) + CELL(0.080 ns) = 174.263 ns; Loc. = LCCOMB_X47_Y12_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~3 myArkanoidVHDL:inst|Add227~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.343 ns myArkanoidVHDL:inst\|Add227~7 379 COMB LCCOMB_X47_Y12_N6 2 " "Info: 379: + IC(0.000 ns) + CELL(0.080 ns) = 174.343 ns; Loc. = LCCOMB_X47_Y12_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~5 myArkanoidVHDL:inst|Add227~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.423 ns myArkanoidVHDL:inst\|Add227~9 380 COMB LCCOMB_X47_Y12_N8 2 " "Info: 380: + IC(0.000 ns) + CELL(0.080 ns) = 174.423 ns; Loc. = LCCOMB_X47_Y12_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~7 myArkanoidVHDL:inst|Add227~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.503 ns myArkanoidVHDL:inst\|Add227~11 381 COMB LCCOMB_X47_Y12_N10 2 " "Info: 381: + IC(0.000 ns) + CELL(0.080 ns) = 174.503 ns; Loc. = LCCOMB_X47_Y12_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~9 myArkanoidVHDL:inst|Add227~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.583 ns myArkanoidVHDL:inst\|Add227~13 382 COMB LCCOMB_X47_Y12_N12 2 " "Info: 382: + IC(0.000 ns) + CELL(0.080 ns) = 174.583 ns; Loc. = LCCOMB_X47_Y12_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~11 myArkanoidVHDL:inst|Add227~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 174.757 ns myArkanoidVHDL:inst\|Add227~15 383 COMB LCCOMB_X47_Y12_N14 2 " "Info: 383: + IC(0.000 ns) + CELL(0.174 ns) = 174.757 ns; Loc. = LCCOMB_X47_Y12_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add227~13 myArkanoidVHDL:inst|Add227~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.837 ns myArkanoidVHDL:inst\|Add227~17 384 COMB LCCOMB_X47_Y12_N16 2 " "Info: 384: + IC(0.000 ns) + CELL(0.080 ns) = 174.837 ns; Loc. = LCCOMB_X47_Y12_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~15 myArkanoidVHDL:inst|Add227~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.917 ns myArkanoidVHDL:inst\|Add227~19 385 COMB LCCOMB_X47_Y12_N18 2 " "Info: 385: + IC(0.000 ns) + CELL(0.080 ns) = 174.917 ns; Loc. = LCCOMB_X47_Y12_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~17 myArkanoidVHDL:inst|Add227~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 174.997 ns myArkanoidVHDL:inst\|Add227~21 386 COMB LCCOMB_X47_Y12_N20 2 " "Info: 386: + IC(0.000 ns) + CELL(0.080 ns) = 174.997 ns; Loc. = LCCOMB_X47_Y12_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~19 myArkanoidVHDL:inst|Add227~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.077 ns myArkanoidVHDL:inst\|Add227~23 387 COMB LCCOMB_X47_Y12_N22 2 " "Info: 387: + IC(0.000 ns) + CELL(0.080 ns) = 175.077 ns; Loc. = LCCOMB_X47_Y12_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~21 myArkanoidVHDL:inst|Add227~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.157 ns myArkanoidVHDL:inst\|Add227~25 388 COMB LCCOMB_X47_Y12_N24 2 " "Info: 388: + IC(0.000 ns) + CELL(0.080 ns) = 175.157 ns; Loc. = LCCOMB_X47_Y12_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~23 myArkanoidVHDL:inst|Add227~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.237 ns myArkanoidVHDL:inst\|Add227~27 389 COMB LCCOMB_X47_Y12_N26 2 " "Info: 389: + IC(0.000 ns) + CELL(0.080 ns) = 175.237 ns; Loc. = LCCOMB_X47_Y12_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~25 myArkanoidVHDL:inst|Add227~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 175.317 ns myArkanoidVHDL:inst\|Add227~29 390 COMB LCCOMB_X47_Y12_N28 2 " "Info: 390: + IC(0.000 ns) + CELL(0.080 ns) = 175.317 ns; Loc. = LCCOMB_X47_Y12_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add227~27 myArkanoidVHDL:inst|Add227~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 175.478 ns myArkanoidVHDL:inst\|Add227~31 391 COMB LCCOMB_X47_Y12_N30 2 " "Info: 391: + IC(0.000 ns) + CELL(0.161 ns) = 175.478 ns; Loc. = LCCOMB_X47_Y12_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add227~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add227~29 myArkanoidVHDL:inst|Add227~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 175.936 ns myArkanoidVHDL:inst\|Add227~32 392 COMB LCCOMB_X47_Y11_N0 4 " "Info: 392: + IC(0.000 ns) + CELL(0.458 ns) = 175.936 ns; Loc. = LCCOMB_X47_Y11_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add227~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add227~31 myArkanoidVHDL:inst|Add227~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.595 ns) 177.399 ns myArkanoidVHDL:inst\|Add229~29 393 COMB LCCOMB_X48_Y12_N30 2 " "Info: 393: + IC(0.868 ns) + CELL(0.595 ns) = 177.399 ns; Loc. = LCCOMB_X48_Y12_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { myArkanoidVHDL:inst|Add227~32 myArkanoidVHDL:inst|Add229~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.479 ns myArkanoidVHDL:inst\|Add229~31 394 COMB LCCOMB_X48_Y11_N0 2 " "Info: 394: + IC(0.000 ns) + CELL(0.080 ns) = 177.479 ns; Loc. = LCCOMB_X48_Y11_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~29 myArkanoidVHDL:inst|Add229~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.559 ns myArkanoidVHDL:inst\|Add229~33 395 COMB LCCOMB_X48_Y11_N2 2 " "Info: 395: + IC(0.000 ns) + CELL(0.080 ns) = 177.559 ns; Loc. = LCCOMB_X48_Y11_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~31 myArkanoidVHDL:inst|Add229~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.639 ns myArkanoidVHDL:inst\|Add229~35 396 COMB LCCOMB_X48_Y11_N4 2 " "Info: 396: + IC(0.000 ns) + CELL(0.080 ns) = 177.639 ns; Loc. = LCCOMB_X48_Y11_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~33 myArkanoidVHDL:inst|Add229~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.719 ns myArkanoidVHDL:inst\|Add229~37 397 COMB LCCOMB_X48_Y11_N6 2 " "Info: 397: + IC(0.000 ns) + CELL(0.080 ns) = 177.719 ns; Loc. = LCCOMB_X48_Y11_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~35 myArkanoidVHDL:inst|Add229~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.799 ns myArkanoidVHDL:inst\|Add229~39 398 COMB LCCOMB_X48_Y11_N8 2 " "Info: 398: + IC(0.000 ns) + CELL(0.080 ns) = 177.799 ns; Loc. = LCCOMB_X48_Y11_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~37 myArkanoidVHDL:inst|Add229~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.879 ns myArkanoidVHDL:inst\|Add229~41 399 COMB LCCOMB_X48_Y11_N10 2 " "Info: 399: + IC(0.000 ns) + CELL(0.080 ns) = 177.879 ns; Loc. = LCCOMB_X48_Y11_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~39 myArkanoidVHDL:inst|Add229~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.959 ns myArkanoidVHDL:inst\|Add229~43 400 COMB LCCOMB_X48_Y11_N12 2 " "Info: 400: + IC(0.000 ns) + CELL(0.080 ns) = 177.959 ns; Loc. = LCCOMB_X48_Y11_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~41 myArkanoidVHDL:inst|Add229~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 178.133 ns myArkanoidVHDL:inst\|Add229~45 401 COMB LCCOMB_X48_Y11_N14 2 " "Info: 401: + IC(0.000 ns) + CELL(0.174 ns) = 178.133 ns; Loc. = LCCOMB_X48_Y11_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add229~43 myArkanoidVHDL:inst|Add229~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.213 ns myArkanoidVHDL:inst\|Add229~47 402 COMB LCCOMB_X48_Y11_N16 2 " "Info: 402: + IC(0.000 ns) + CELL(0.080 ns) = 178.213 ns; Loc. = LCCOMB_X48_Y11_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~45 myArkanoidVHDL:inst|Add229~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.293 ns myArkanoidVHDL:inst\|Add229~49 403 COMB LCCOMB_X48_Y11_N18 2 " "Info: 403: + IC(0.000 ns) + CELL(0.080 ns) = 178.293 ns; Loc. = LCCOMB_X48_Y11_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~47 myArkanoidVHDL:inst|Add229~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.373 ns myArkanoidVHDL:inst\|Add229~51 404 COMB LCCOMB_X48_Y11_N20 2 " "Info: 404: + IC(0.000 ns) + CELL(0.080 ns) = 178.373 ns; Loc. = LCCOMB_X48_Y11_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~49 myArkanoidVHDL:inst|Add229~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.453 ns myArkanoidVHDL:inst\|Add229~53 405 COMB LCCOMB_X48_Y11_N22 2 " "Info: 405: + IC(0.000 ns) + CELL(0.080 ns) = 178.453 ns; Loc. = LCCOMB_X48_Y11_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~51 myArkanoidVHDL:inst|Add229~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.533 ns myArkanoidVHDL:inst\|Add229~55 406 COMB LCCOMB_X48_Y11_N24 2 " "Info: 406: + IC(0.000 ns) + CELL(0.080 ns) = 178.533 ns; Loc. = LCCOMB_X48_Y11_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add229~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~53 myArkanoidVHDL:inst|Add229~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.613 ns myArkanoidVHDL:inst\|Add229~57 407 COMB LCCOMB_X48_Y11_N26 1 " "Info: 407: + IC(0.000 ns) + CELL(0.080 ns) = 178.613 ns; Loc. = LCCOMB_X48_Y11_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add229~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add229~55 myArkanoidVHDL:inst|Add229~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 179.071 ns myArkanoidVHDL:inst\|Add229~58 408 COMB LCCOMB_X48_Y11_N28 1 " "Info: 408: + IC(0.000 ns) + CELL(0.458 ns) = 179.071 ns; Loc. = LCCOMB_X48_Y11_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add229~58'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add229~57 myArkanoidVHDL:inst|Add229~58 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.178 ns) 180.365 ns myArkanoidVHDL:inst\|Equal78~2 409 COMB LCCOMB_X49_Y12_N6 1 " "Info: 409: + IC(1.116 ns) + CELL(0.178 ns) = 180.365 ns; Loc. = LCCOMB_X49_Y12_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal78~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { myArkanoidVHDL:inst|Add229~58 myArkanoidVHDL:inst|Equal78~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 180.839 ns myArkanoidVHDL:inst\|Equal78~5 410 COMB LCCOMB_X49_Y12_N24 2 " "Info: 410: + IC(0.296 ns) + CELL(0.178 ns) = 180.839 ns; Loc. = LCCOMB_X49_Y12_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal78~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|Equal78~2 myArkanoidVHDL:inst|Equal78~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.322 ns) 181.470 ns myArkanoidVHDL:inst\|process_0~1399 411 COMB LCCOMB_X49_Y12_N28 66 " "Info: 411: + IC(0.309 ns) + CELL(0.322 ns) = 181.470 ns; Loc. = LCCOMB_X49_Y12_N28; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~1399'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { myArkanoidVHDL:inst|Equal78~5 myArkanoidVHDL:inst|process_0~1399 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.517 ns) 182.971 ns myArkanoidVHDL:inst\|Add230~1 412 COMB LCCOMB_X48_Y9_N0 2 " "Info: 412: + IC(0.984 ns) + CELL(0.517 ns) = 182.971 ns; Loc. = LCCOMB_X48_Y9_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { myArkanoidVHDL:inst|process_0~1399 myArkanoidVHDL:inst|Add230~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.051 ns myArkanoidVHDL:inst\|Add230~3 413 COMB LCCOMB_X48_Y9_N2 2 " "Info: 413: + IC(0.000 ns) + CELL(0.080 ns) = 183.051 ns; Loc. = LCCOMB_X48_Y9_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~1 myArkanoidVHDL:inst|Add230~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.131 ns myArkanoidVHDL:inst\|Add230~5 414 COMB LCCOMB_X48_Y9_N4 2 " "Info: 414: + IC(0.000 ns) + CELL(0.080 ns) = 183.131 ns; Loc. = LCCOMB_X48_Y9_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~3 myArkanoidVHDL:inst|Add230~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.211 ns myArkanoidVHDL:inst\|Add230~7 415 COMB LCCOMB_X48_Y9_N6 2 " "Info: 415: + IC(0.000 ns) + CELL(0.080 ns) = 183.211 ns; Loc. = LCCOMB_X48_Y9_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~5 myArkanoidVHDL:inst|Add230~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.291 ns myArkanoidVHDL:inst\|Add230~9 416 COMB LCCOMB_X48_Y9_N8 2 " "Info: 416: + IC(0.000 ns) + CELL(0.080 ns) = 183.291 ns; Loc. = LCCOMB_X48_Y9_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~7 myArkanoidVHDL:inst|Add230~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.371 ns myArkanoidVHDL:inst\|Add230~11 417 COMB LCCOMB_X48_Y9_N10 2 " "Info: 417: + IC(0.000 ns) + CELL(0.080 ns) = 183.371 ns; Loc. = LCCOMB_X48_Y9_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~9 myArkanoidVHDL:inst|Add230~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.451 ns myArkanoidVHDL:inst\|Add230~13 418 COMB LCCOMB_X48_Y9_N12 2 " "Info: 418: + IC(0.000 ns) + CELL(0.080 ns) = 183.451 ns; Loc. = LCCOMB_X48_Y9_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add230~11 myArkanoidVHDL:inst|Add230~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 183.625 ns myArkanoidVHDL:inst\|Add230~15 419 COMB LCCOMB_X48_Y9_N14 2 " "Info: 419: + IC(0.000 ns) + CELL(0.174 ns) = 183.625 ns; Loc. = LCCOMB_X48_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add230~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add230~13 myArkanoidVHDL:inst|Add230~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 184.083 ns myArkanoidVHDL:inst\|Add230~16 420 COMB LCCOMB_X48_Y9_N16 4 " "Info: 420: + IC(0.000 ns) + CELL(0.458 ns) = 184.083 ns; Loc. = LCCOMB_X48_Y9_N16; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add230~16'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add230~15 myArkanoidVHDL:inst|Add230~16 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.620 ns) 185.847 ns myArkanoidVHDL:inst\|Add232~13 421 COMB LCCOMB_X49_Y11_N14 2 " "Info: 421: + IC(1.144 ns) + CELL(0.620 ns) = 185.847 ns; Loc. = LCCOMB_X49_Y11_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { myArkanoidVHDL:inst|Add230~16 myArkanoidVHDL:inst|Add232~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 185.927 ns myArkanoidVHDL:inst\|Add232~15 422 COMB LCCOMB_X49_Y11_N16 2 " "Info: 422: + IC(0.000 ns) + CELL(0.080 ns) = 185.927 ns; Loc. = LCCOMB_X49_Y11_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~13 myArkanoidVHDL:inst|Add232~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 186.007 ns myArkanoidVHDL:inst\|Add232~17 423 COMB LCCOMB_X49_Y11_N18 2 " "Info: 423: + IC(0.000 ns) + CELL(0.080 ns) = 186.007 ns; Loc. = LCCOMB_X49_Y11_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~15 myArkanoidVHDL:inst|Add232~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 186.087 ns myArkanoidVHDL:inst\|Add232~19 424 COMB LCCOMB_X49_Y11_N20 2 " "Info: 424: + IC(0.000 ns) + CELL(0.080 ns) = 186.087 ns; Loc. = LCCOMB_X49_Y11_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~17 myArkanoidVHDL:inst|Add232~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 186.167 ns myArkanoidVHDL:inst\|Add232~21 425 COMB LCCOMB_X49_Y11_N22 2 " "Info: 425: + IC(0.000 ns) + CELL(0.080 ns) = 186.167 ns; Loc. = LCCOMB_X49_Y11_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~19 myArkanoidVHDL:inst|Add232~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 186.247 ns myArkanoidVHDL:inst\|Add232~23 426 COMB LCCOMB_X49_Y11_N24 2 " "Info: 426: + IC(0.000 ns) + CELL(0.080 ns) = 186.247 ns; Loc. = LCCOMB_X49_Y11_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~21 myArkanoidVHDL:inst|Add232~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 186.327 ns myArkanoidVHDL:inst\|Add232~25 427 COMB LCCOMB_X49_Y11_N26 2 " "Info: 427: + IC(0.000 ns) + CELL(0.080 ns) = 186.327 ns; Loc. = LCCOMB_X49_Y11_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~23 myArkanoidVHDL:inst|Add232~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 186.407 ns myArkanoidVHDL:inst\|Add232~27 428 COMB LCCOMB_X49_Y11_N28 2 " "Info: 428: + IC(0.000 ns) + CELL(0.080 ns) = 186.407 ns; Loc. = LCCOMB_X49_Y11_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add232~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add232~25 myArkanoidVHDL:inst|Add232~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 186.865 ns myArkanoidVHDL:inst\|Add232~28 429 COMB LCCOMB_X49_Y11_N30 1 " "Info: 429: + IC(0.000 ns) + CELL(0.458 ns) = 186.865 ns; Loc. = LCCOMB_X49_Y11_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add232~28'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add232~27 myArkanoidVHDL:inst|Add232~28 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.322 ns) 188.407 ns myArkanoidVHDL:inst\|Equal79~8 430 COMB LCCOMB_X48_Y10_N8 1 " "Info: 430: + IC(1.220 ns) + CELL(0.322 ns) = 188.407 ns; Loc. = LCCOMB_X48_Y10_N8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal79~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { myArkanoidVHDL:inst|Add232~28 myArkanoidVHDL:inst|Equal79~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.491 ns) 189.201 ns myArkanoidVHDL:inst\|Equal79~10 431 COMB LCCOMB_X48_Y10_N14 1 " "Info: 431: + IC(0.303 ns) + CELL(0.491 ns) = 189.201 ns; Loc. = LCCOMB_X48_Y10_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal79~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { myArkanoidVHDL:inst|Equal79~8 myArkanoidVHDL:inst|Equal79~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.491 ns) 189.997 ns myArkanoidVHDL:inst\|Equal79~13 432 COMB LCCOMB_X48_Y10_N16 2 " "Info: 432: + IC(0.305 ns) + CELL(0.491 ns) = 189.997 ns; Loc. = LCCOMB_X48_Y10_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal79~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { myArkanoidVHDL:inst|Equal79~10 myArkanoidVHDL:inst|Equal79~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 190.625 ns myArkanoidVHDL:inst\|process_0~5480 433 COMB LCCOMB_X48_Y10_N26 65 " "Info: 433: + IC(0.306 ns) + CELL(0.322 ns) = 190.625 ns; Loc. = LCCOMB_X48_Y10_N26; Fanout = 65; COMB Node = 'myArkanoidVHDL:inst\|process_0~5480'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { myArkanoidVHDL:inst|Equal79~13 myArkanoidVHDL:inst|process_0~5480 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.495 ns) 192.098 ns myArkanoidVHDL:inst\|Add233~1 434 COMB LCCOMB_X49_Y9_N0 2 " "Info: 434: + IC(0.978 ns) + CELL(0.495 ns) = 192.098 ns; Loc. = LCCOMB_X49_Y9_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { myArkanoidVHDL:inst|process_0~5480 myArkanoidVHDL:inst|Add233~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.178 ns myArkanoidVHDL:inst\|Add233~3 435 COMB LCCOMB_X49_Y9_N2 2 " "Info: 435: + IC(0.000 ns) + CELL(0.080 ns) = 192.178 ns; Loc. = LCCOMB_X49_Y9_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~1 myArkanoidVHDL:inst|Add233~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.258 ns myArkanoidVHDL:inst\|Add233~5 436 COMB LCCOMB_X49_Y9_N4 2 " "Info: 436: + IC(0.000 ns) + CELL(0.080 ns) = 192.258 ns; Loc. = LCCOMB_X49_Y9_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~3 myArkanoidVHDL:inst|Add233~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.338 ns myArkanoidVHDL:inst\|Add233~7 437 COMB LCCOMB_X49_Y9_N6 2 " "Info: 437: + IC(0.000 ns) + CELL(0.080 ns) = 192.338 ns; Loc. = LCCOMB_X49_Y9_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~5 myArkanoidVHDL:inst|Add233~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.418 ns myArkanoidVHDL:inst\|Add233~9 438 COMB LCCOMB_X49_Y9_N8 2 " "Info: 438: + IC(0.000 ns) + CELL(0.080 ns) = 192.418 ns; Loc. = LCCOMB_X49_Y9_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~7 myArkanoidVHDL:inst|Add233~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.498 ns myArkanoidVHDL:inst\|Add233~11 439 COMB LCCOMB_X49_Y9_N10 2 " "Info: 439: + IC(0.000 ns) + CELL(0.080 ns) = 192.498 ns; Loc. = LCCOMB_X49_Y9_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~9 myArkanoidVHDL:inst|Add233~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 192.578 ns myArkanoidVHDL:inst\|Add233~13 440 COMB LCCOMB_X49_Y9_N12 2 " "Info: 440: + IC(0.000 ns) + CELL(0.080 ns) = 192.578 ns; Loc. = LCCOMB_X49_Y9_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add233~11 myArkanoidVHDL:inst|Add233~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 192.752 ns myArkanoidVHDL:inst\|Add233~15 441 COMB LCCOMB_X49_Y9_N14 2 " "Info: 441: + IC(0.000 ns) + CELL(0.174 ns) = 192.752 ns; Loc. = LCCOMB_X49_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add233~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add233~13 myArkanoidVHDL:inst|Add233~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 193.210 ns myArkanoidVHDL:inst\|Add233~16 442 COMB LCCOMB_X49_Y9_N16 4 " "Info: 442: + IC(0.000 ns) + CELL(0.458 ns) = 193.210 ns; Loc. = LCCOMB_X49_Y9_N16; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add233~16'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add233~15 myArkanoidVHDL:inst|Add233~16 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.596 ns) 194.895 ns myArkanoidVHDL:inst\|Add235~13 443 COMB LCCOMB_X45_Y9_N14 2 " "Info: 443: + IC(1.089 ns) + CELL(0.596 ns) = 194.895 ns; Loc. = LCCOMB_X45_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { myArkanoidVHDL:inst|Add233~16 myArkanoidVHDL:inst|Add235~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 194.975 ns myArkanoidVHDL:inst\|Add235~15 444 COMB LCCOMB_X45_Y9_N16 2 " "Info: 444: + IC(0.000 ns) + CELL(0.080 ns) = 194.975 ns; Loc. = LCCOMB_X45_Y9_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~13 myArkanoidVHDL:inst|Add235~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.055 ns myArkanoidVHDL:inst\|Add235~17 445 COMB LCCOMB_X45_Y9_N18 2 " "Info: 445: + IC(0.000 ns) + CELL(0.080 ns) = 195.055 ns; Loc. = LCCOMB_X45_Y9_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~15 myArkanoidVHDL:inst|Add235~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.135 ns myArkanoidVHDL:inst\|Add235~19 446 COMB LCCOMB_X45_Y9_N20 2 " "Info: 446: + IC(0.000 ns) + CELL(0.080 ns) = 195.135 ns; Loc. = LCCOMB_X45_Y9_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~17 myArkanoidVHDL:inst|Add235~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.215 ns myArkanoidVHDL:inst\|Add235~21 447 COMB LCCOMB_X45_Y9_N22 2 " "Info: 447: + IC(0.000 ns) + CELL(0.080 ns) = 195.215 ns; Loc. = LCCOMB_X45_Y9_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~19 myArkanoidVHDL:inst|Add235~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.295 ns myArkanoidVHDL:inst\|Add235~23 448 COMB LCCOMB_X45_Y9_N24 2 " "Info: 448: + IC(0.000 ns) + CELL(0.080 ns) = 195.295 ns; Loc. = LCCOMB_X45_Y9_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~21 myArkanoidVHDL:inst|Add235~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.375 ns myArkanoidVHDL:inst\|Add235~25 449 COMB LCCOMB_X45_Y9_N26 2 " "Info: 449: + IC(0.000 ns) + CELL(0.080 ns) = 195.375 ns; Loc. = LCCOMB_X45_Y9_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~23 myArkanoidVHDL:inst|Add235~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.455 ns myArkanoidVHDL:inst\|Add235~27 450 COMB LCCOMB_X45_Y9_N28 2 " "Info: 450: + IC(0.000 ns) + CELL(0.080 ns) = 195.455 ns; Loc. = LCCOMB_X45_Y9_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~25 myArkanoidVHDL:inst|Add235~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 195.616 ns myArkanoidVHDL:inst\|Add235~29 451 COMB LCCOMB_X45_Y9_N30 2 " "Info: 451: + IC(0.000 ns) + CELL(0.161 ns) = 195.616 ns; Loc. = LCCOMB_X45_Y9_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add235~27 myArkanoidVHDL:inst|Add235~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.696 ns myArkanoidVHDL:inst\|Add235~31 452 COMB LCCOMB_X45_Y8_N0 2 " "Info: 452: + IC(0.000 ns) + CELL(0.080 ns) = 195.696 ns; Loc. = LCCOMB_X45_Y8_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~29 myArkanoidVHDL:inst|Add235~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.776 ns myArkanoidVHDL:inst\|Add235~33 453 COMB LCCOMB_X45_Y8_N2 2 " "Info: 453: + IC(0.000 ns) + CELL(0.080 ns) = 195.776 ns; Loc. = LCCOMB_X45_Y8_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~31 myArkanoidVHDL:inst|Add235~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.856 ns myArkanoidVHDL:inst\|Add235~35 454 COMB LCCOMB_X45_Y8_N4 2 " "Info: 454: + IC(0.000 ns) + CELL(0.080 ns) = 195.856 ns; Loc. = LCCOMB_X45_Y8_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~33 myArkanoidVHDL:inst|Add235~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.936 ns myArkanoidVHDL:inst\|Add235~37 455 COMB LCCOMB_X45_Y8_N6 2 " "Info: 455: + IC(0.000 ns) + CELL(0.080 ns) = 195.936 ns; Loc. = LCCOMB_X45_Y8_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~35 myArkanoidVHDL:inst|Add235~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.016 ns myArkanoidVHDL:inst\|Add235~39 456 COMB LCCOMB_X45_Y8_N8 2 " "Info: 456: + IC(0.000 ns) + CELL(0.080 ns) = 196.016 ns; Loc. = LCCOMB_X45_Y8_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add235~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add235~37 myArkanoidVHDL:inst|Add235~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 196.474 ns myArkanoidVHDL:inst\|Add235~40 457 COMB LCCOMB_X45_Y8_N10 1 " "Info: 457: + IC(0.000 ns) + CELL(0.458 ns) = 196.474 ns; Loc. = LCCOMB_X45_Y8_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add235~40'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add235~39 myArkanoidVHDL:inst|Add235~40 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.450 ns) 197.729 ns myArkanoidVHDL:inst\|Equal80~8 458 COMB LCCOMB_X46_Y8_N22 1 " "Info: 458: + IC(0.805 ns) + CELL(0.450 ns) = 197.729 ns; Loc. = LCCOMB_X46_Y8_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal80~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { myArkanoidVHDL:inst|Add235~40 myArkanoidVHDL:inst|Equal80~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 198.199 ns myArkanoidVHDL:inst\|Equal80~9 459 COMB LCCOMB_X46_Y8_N4 1 " "Info: 459: + IC(0.292 ns) + CELL(0.178 ns) = 198.199 ns; Loc. = LCCOMB_X46_Y8_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal80~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { myArkanoidVHDL:inst|Equal80~8 myArkanoidVHDL:inst|Equal80~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.491 ns) 198.985 ns myArkanoidVHDL:inst\|Equal80~12 460 COMB LCCOMB_X46_Y8_N28 4 " "Info: 460: + IC(0.295 ns) + CELL(0.491 ns) = 198.985 ns; Loc. = LCCOMB_X46_Y8_N28; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Equal80~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { myArkanoidVHDL:inst|Equal80~9 myArkanoidVHDL:inst|Equal80~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 199.474 ns myArkanoidVHDL:inst\|process_0~5490 461 COMB LCCOMB_X46_Y8_N18 65 " "Info: 461: + IC(0.311 ns) + CELL(0.178 ns) = 199.474 ns; Loc. = LCCOMB_X46_Y8_N18; Fanout = 65; COMB Node = 'myArkanoidVHDL:inst\|process_0~5490'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { myArkanoidVHDL:inst|Equal80~12 myArkanoidVHDL:inst|process_0~5490 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.495 ns) 201.156 ns myArkanoidVHDL:inst\|Add236~1 462 COMB LCCOMB_X48_Y7_N0 2 " "Info: 462: + IC(1.187 ns) + CELL(0.495 ns) = 201.156 ns; Loc. = LCCOMB_X48_Y7_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { myArkanoidVHDL:inst|process_0~5490 myArkanoidVHDL:inst|Add236~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.236 ns myArkanoidVHDL:inst\|Add236~3 463 COMB LCCOMB_X48_Y7_N2 2 " "Info: 463: + IC(0.000 ns) + CELL(0.080 ns) = 201.236 ns; Loc. = LCCOMB_X48_Y7_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~1 myArkanoidVHDL:inst|Add236~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.316 ns myArkanoidVHDL:inst\|Add236~5 464 COMB LCCOMB_X48_Y7_N4 2 " "Info: 464: + IC(0.000 ns) + CELL(0.080 ns) = 201.316 ns; Loc. = LCCOMB_X48_Y7_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~3 myArkanoidVHDL:inst|Add236~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.396 ns myArkanoidVHDL:inst\|Add236~7 465 COMB LCCOMB_X48_Y7_N6 2 " "Info: 465: + IC(0.000 ns) + CELL(0.080 ns) = 201.396 ns; Loc. = LCCOMB_X48_Y7_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~5 myArkanoidVHDL:inst|Add236~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.476 ns myArkanoidVHDL:inst\|Add236~9 466 COMB LCCOMB_X48_Y7_N8 2 " "Info: 466: + IC(0.000 ns) + CELL(0.080 ns) = 201.476 ns; Loc. = LCCOMB_X48_Y7_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~7 myArkanoidVHDL:inst|Add236~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.556 ns myArkanoidVHDL:inst\|Add236~11 467 COMB LCCOMB_X48_Y7_N10 2 " "Info: 467: + IC(0.000 ns) + CELL(0.080 ns) = 201.556 ns; Loc. = LCCOMB_X48_Y7_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~9 myArkanoidVHDL:inst|Add236~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.636 ns myArkanoidVHDL:inst\|Add236~13 468 COMB LCCOMB_X48_Y7_N12 2 " "Info: 468: + IC(0.000 ns) + CELL(0.080 ns) = 201.636 ns; Loc. = LCCOMB_X48_Y7_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~11 myArkanoidVHDL:inst|Add236~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 201.810 ns myArkanoidVHDL:inst\|Add236~15 469 COMB LCCOMB_X48_Y7_N14 2 " "Info: 469: + IC(0.000 ns) + CELL(0.174 ns) = 201.810 ns; Loc. = LCCOMB_X48_Y7_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add236~13 myArkanoidVHDL:inst|Add236~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.890 ns myArkanoidVHDL:inst\|Add236~17 470 COMB LCCOMB_X48_Y7_N16 2 " "Info: 470: + IC(0.000 ns) + CELL(0.080 ns) = 201.890 ns; Loc. = LCCOMB_X48_Y7_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~15 myArkanoidVHDL:inst|Add236~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.970 ns myArkanoidVHDL:inst\|Add236~19 471 COMB LCCOMB_X48_Y7_N18 2 " "Info: 471: + IC(0.000 ns) + CELL(0.080 ns) = 201.970 ns; Loc. = LCCOMB_X48_Y7_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~17 myArkanoidVHDL:inst|Add236~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.050 ns myArkanoidVHDL:inst\|Add236~21 472 COMB LCCOMB_X48_Y7_N20 2 " "Info: 472: + IC(0.000 ns) + CELL(0.080 ns) = 202.050 ns; Loc. = LCCOMB_X48_Y7_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~19 myArkanoidVHDL:inst|Add236~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.130 ns myArkanoidVHDL:inst\|Add236~23 473 COMB LCCOMB_X48_Y7_N22 2 " "Info: 473: + IC(0.000 ns) + CELL(0.080 ns) = 202.130 ns; Loc. = LCCOMB_X48_Y7_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~21 myArkanoidVHDL:inst|Add236~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.210 ns myArkanoidVHDL:inst\|Add236~25 474 COMB LCCOMB_X48_Y7_N24 2 " "Info: 474: + IC(0.000 ns) + CELL(0.080 ns) = 202.210 ns; Loc. = LCCOMB_X48_Y7_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~23 myArkanoidVHDL:inst|Add236~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.290 ns myArkanoidVHDL:inst\|Add236~27 475 COMB LCCOMB_X48_Y7_N26 2 " "Info: 475: + IC(0.000 ns) + CELL(0.080 ns) = 202.290 ns; Loc. = LCCOMB_X48_Y7_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~25 myArkanoidVHDL:inst|Add236~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.370 ns myArkanoidVHDL:inst\|Add236~29 476 COMB LCCOMB_X48_Y7_N28 2 " "Info: 476: + IC(0.000 ns) + CELL(0.080 ns) = 202.370 ns; Loc. = LCCOMB_X48_Y7_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add236~27 myArkanoidVHDL:inst|Add236~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 202.531 ns myArkanoidVHDL:inst\|Add236~31 477 COMB LCCOMB_X48_Y7_N30 2 " "Info: 477: + IC(0.000 ns) + CELL(0.161 ns) = 202.531 ns; Loc. = LCCOMB_X48_Y7_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add236~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add236~29 myArkanoidVHDL:inst|Add236~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 202.989 ns myArkanoidVHDL:inst\|Add236~32 478 COMB LCCOMB_X48_Y6_N0 4 " "Info: 478: + IC(0.000 ns) + CELL(0.458 ns) = 202.989 ns; Loc. = LCCOMB_X48_Y6_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add236~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add236~31 myArkanoidVHDL:inst|Add236~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.609 ns) 204.477 ns myArkanoidVHDL:inst\|Add238~29 479 COMB LCCOMB_X49_Y7_N30 2 " "Info: 479: + IC(0.879 ns) + CELL(0.609 ns) = 204.477 ns; Loc. = LCCOMB_X49_Y7_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { myArkanoidVHDL:inst|Add236~32 myArkanoidVHDL:inst|Add238~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.557 ns myArkanoidVHDL:inst\|Add238~31 480 COMB LCCOMB_X49_Y6_N0 2 " "Info: 480: + IC(0.000 ns) + CELL(0.080 ns) = 204.557 ns; Loc. = LCCOMB_X49_Y6_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~29 myArkanoidVHDL:inst|Add238~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.637 ns myArkanoidVHDL:inst\|Add238~33 481 COMB LCCOMB_X49_Y6_N2 2 " "Info: 481: + IC(0.000 ns) + CELL(0.080 ns) = 204.637 ns; Loc. = LCCOMB_X49_Y6_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~31 myArkanoidVHDL:inst|Add238~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.717 ns myArkanoidVHDL:inst\|Add238~35 482 COMB LCCOMB_X49_Y6_N4 2 " "Info: 482: + IC(0.000 ns) + CELL(0.080 ns) = 204.717 ns; Loc. = LCCOMB_X49_Y6_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~33 myArkanoidVHDL:inst|Add238~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.797 ns myArkanoidVHDL:inst\|Add238~37 483 COMB LCCOMB_X49_Y6_N6 2 " "Info: 483: + IC(0.000 ns) + CELL(0.080 ns) = 204.797 ns; Loc. = LCCOMB_X49_Y6_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~35 myArkanoidVHDL:inst|Add238~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.877 ns myArkanoidVHDL:inst\|Add238~39 484 COMB LCCOMB_X49_Y6_N8 2 " "Info: 484: + IC(0.000 ns) + CELL(0.080 ns) = 204.877 ns; Loc. = LCCOMB_X49_Y6_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~37 myArkanoidVHDL:inst|Add238~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.957 ns myArkanoidVHDL:inst\|Add238~41 485 COMB LCCOMB_X49_Y6_N10 2 " "Info: 485: + IC(0.000 ns) + CELL(0.080 ns) = 204.957 ns; Loc. = LCCOMB_X49_Y6_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~39 myArkanoidVHDL:inst|Add238~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.037 ns myArkanoidVHDL:inst\|Add238~43 486 COMB LCCOMB_X49_Y6_N12 2 " "Info: 486: + IC(0.000 ns) + CELL(0.080 ns) = 205.037 ns; Loc. = LCCOMB_X49_Y6_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~41 myArkanoidVHDL:inst|Add238~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 205.211 ns myArkanoidVHDL:inst\|Add238~45 487 COMB LCCOMB_X49_Y6_N14 2 " "Info: 487: + IC(0.000 ns) + CELL(0.174 ns) = 205.211 ns; Loc. = LCCOMB_X49_Y6_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add238~43 myArkanoidVHDL:inst|Add238~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.291 ns myArkanoidVHDL:inst\|Add238~47 488 COMB LCCOMB_X49_Y6_N16 2 " "Info: 488: + IC(0.000 ns) + CELL(0.080 ns) = 205.291 ns; Loc. = LCCOMB_X49_Y6_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~45 myArkanoidVHDL:inst|Add238~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.371 ns myArkanoidVHDL:inst\|Add238~49 489 COMB LCCOMB_X49_Y6_N18 2 " "Info: 489: + IC(0.000 ns) + CELL(0.080 ns) = 205.371 ns; Loc. = LCCOMB_X49_Y6_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~47 myArkanoidVHDL:inst|Add238~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.451 ns myArkanoidVHDL:inst\|Add238~51 490 COMB LCCOMB_X49_Y6_N20 2 " "Info: 490: + IC(0.000 ns) + CELL(0.080 ns) = 205.451 ns; Loc. = LCCOMB_X49_Y6_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~49 myArkanoidVHDL:inst|Add238~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 205.531 ns myArkanoidVHDL:inst\|Add238~53 491 COMB LCCOMB_X49_Y6_N22 2 " "Info: 491: + IC(0.000 ns) + CELL(0.080 ns) = 205.531 ns; Loc. = LCCOMB_X49_Y6_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add238~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add238~51 myArkanoidVHDL:inst|Add238~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 205.989 ns myArkanoidVHDL:inst\|Add238~54 492 COMB LCCOMB_X49_Y6_N24 1 " "Info: 492: + IC(0.000 ns) + CELL(0.458 ns) = 205.989 ns; Loc. = LCCOMB_X49_Y6_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add238~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add238~53 myArkanoidVHDL:inst|Add238~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.455 ns) 207.819 ns myArkanoidVHDL:inst\|Equal81~12 493 COMB LCCOMB_X48_Y5_N24 1 " "Info: 493: + IC(1.375 ns) + CELL(0.455 ns) = 207.819 ns; Loc. = LCCOMB_X48_Y5_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal81~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { myArkanoidVHDL:inst|Add238~54 myArkanoidVHDL:inst|Equal81~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 208.437 ns myArkanoidVHDL:inst\|Equal81~13 494 COMB LCCOMB_X48_Y5_N18 2 " "Info: 494: + IC(0.296 ns) + CELL(0.322 ns) = 208.437 ns; Loc. = LCCOMB_X48_Y5_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal81~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { myArkanoidVHDL:inst|Equal81~12 myArkanoidVHDL:inst|Equal81~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.178 ns) 209.454 ns myArkanoidVHDL:inst\|process_0~1408 495 COMB LCCOMB_X47_Y4_N28 67 " "Info: 495: + IC(0.839 ns) + CELL(0.178 ns) = 209.454 ns; Loc. = LCCOMB_X47_Y4_N28; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~1408'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { myArkanoidVHDL:inst|Equal81~13 myArkanoidVHDL:inst|process_0~1408 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.517 ns) 210.996 ns myArkanoidVHDL:inst\|Add239~1 496 COMB LCCOMB_X47_Y7_N0 2 " "Info: 496: + IC(1.025 ns) + CELL(0.517 ns) = 210.996 ns; Loc. = LCCOMB_X47_Y7_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { myArkanoidVHDL:inst|process_0~1408 myArkanoidVHDL:inst|Add239~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.076 ns myArkanoidVHDL:inst\|Add239~3 497 COMB LCCOMB_X47_Y7_N2 2 " "Info: 497: + IC(0.000 ns) + CELL(0.080 ns) = 211.076 ns; Loc. = LCCOMB_X47_Y7_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~1 myArkanoidVHDL:inst|Add239~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.156 ns myArkanoidVHDL:inst\|Add239~5 498 COMB LCCOMB_X47_Y7_N4 2 " "Info: 498: + IC(0.000 ns) + CELL(0.080 ns) = 211.156 ns; Loc. = LCCOMB_X47_Y7_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~3 myArkanoidVHDL:inst|Add239~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.236 ns myArkanoidVHDL:inst\|Add239~7 499 COMB LCCOMB_X47_Y7_N6 2 " "Info: 499: + IC(0.000 ns) + CELL(0.080 ns) = 211.236 ns; Loc. = LCCOMB_X47_Y7_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~5 myArkanoidVHDL:inst|Add239~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.316 ns myArkanoidVHDL:inst\|Add239~9 500 COMB LCCOMB_X47_Y7_N8 2 " "Info: 500: + IC(0.000 ns) + CELL(0.080 ns) = 211.316 ns; Loc. = LCCOMB_X47_Y7_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~7 myArkanoidVHDL:inst|Add239~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.396 ns myArkanoidVHDL:inst\|Add239~11 501 COMB LCCOMB_X47_Y7_N10 2 " "Info: 501: + IC(0.000 ns) + CELL(0.080 ns) = 211.396 ns; Loc. = LCCOMB_X47_Y7_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~9 myArkanoidVHDL:inst|Add239~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.476 ns myArkanoidVHDL:inst\|Add239~13 502 COMB LCCOMB_X47_Y7_N12 2 " "Info: 502: + IC(0.000 ns) + CELL(0.080 ns) = 211.476 ns; Loc. = LCCOMB_X47_Y7_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~11 myArkanoidVHDL:inst|Add239~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 211.650 ns myArkanoidVHDL:inst\|Add239~15 503 COMB LCCOMB_X47_Y7_N14 2 " "Info: 503: + IC(0.000 ns) + CELL(0.174 ns) = 211.650 ns; Loc. = LCCOMB_X47_Y7_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add239~13 myArkanoidVHDL:inst|Add239~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.730 ns myArkanoidVHDL:inst\|Add239~17 504 COMB LCCOMB_X47_Y7_N16 2 " "Info: 504: + IC(0.000 ns) + CELL(0.080 ns) = 211.730 ns; Loc. = LCCOMB_X47_Y7_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~15 myArkanoidVHDL:inst|Add239~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.810 ns myArkanoidVHDL:inst\|Add239~19 505 COMB LCCOMB_X47_Y7_N18 2 " "Info: 505: + IC(0.000 ns) + CELL(0.080 ns) = 211.810 ns; Loc. = LCCOMB_X47_Y7_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~17 myArkanoidVHDL:inst|Add239~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.890 ns myArkanoidVHDL:inst\|Add239~21 506 COMB LCCOMB_X47_Y7_N20 2 " "Info: 506: + IC(0.000 ns) + CELL(0.080 ns) = 211.890 ns; Loc. = LCCOMB_X47_Y7_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~19 myArkanoidVHDL:inst|Add239~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.970 ns myArkanoidVHDL:inst\|Add239~23 507 COMB LCCOMB_X47_Y7_N22 2 " "Info: 507: + IC(0.000 ns) + CELL(0.080 ns) = 211.970 ns; Loc. = LCCOMB_X47_Y7_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~21 myArkanoidVHDL:inst|Add239~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.050 ns myArkanoidVHDL:inst\|Add239~25 508 COMB LCCOMB_X47_Y7_N24 2 " "Info: 508: + IC(0.000 ns) + CELL(0.080 ns) = 212.050 ns; Loc. = LCCOMB_X47_Y7_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~23 myArkanoidVHDL:inst|Add239~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.130 ns myArkanoidVHDL:inst\|Add239~27 509 COMB LCCOMB_X47_Y7_N26 2 " "Info: 509: + IC(0.000 ns) + CELL(0.080 ns) = 212.130 ns; Loc. = LCCOMB_X47_Y7_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~25 myArkanoidVHDL:inst|Add239~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.210 ns myArkanoidVHDL:inst\|Add239~29 510 COMB LCCOMB_X47_Y7_N28 2 " "Info: 510: + IC(0.000 ns) + CELL(0.080 ns) = 212.210 ns; Loc. = LCCOMB_X47_Y7_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add239~27 myArkanoidVHDL:inst|Add239~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 212.371 ns myArkanoidVHDL:inst\|Add239~31 511 COMB LCCOMB_X47_Y7_N30 2 " "Info: 511: + IC(0.000 ns) + CELL(0.161 ns) = 212.371 ns; Loc. = LCCOMB_X47_Y7_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add239~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add239~29 myArkanoidVHDL:inst|Add239~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 212.829 ns myArkanoidVHDL:inst\|Add239~32 512 COMB LCCOMB_X47_Y6_N0 4 " "Info: 512: + IC(0.000 ns) + CELL(0.458 ns) = 212.829 ns; Loc. = LCCOMB_X47_Y6_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add239~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add239~31 myArkanoidVHDL:inst|Add239~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.609 ns) 214.581 ns myArkanoidVHDL:inst\|Add241~29 513 COMB LCCOMB_X46_Y7_N30 2 " "Info: 513: + IC(1.143 ns) + CELL(0.609 ns) = 214.581 ns; Loc. = LCCOMB_X46_Y7_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { myArkanoidVHDL:inst|Add239~32 myArkanoidVHDL:inst|Add241~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.661 ns myArkanoidVHDL:inst\|Add241~31 514 COMB LCCOMB_X46_Y6_N0 2 " "Info: 514: + IC(0.000 ns) + CELL(0.080 ns) = 214.661 ns; Loc. = LCCOMB_X46_Y6_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~29 myArkanoidVHDL:inst|Add241~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.741 ns myArkanoidVHDL:inst\|Add241~33 515 COMB LCCOMB_X46_Y6_N2 2 " "Info: 515: + IC(0.000 ns) + CELL(0.080 ns) = 214.741 ns; Loc. = LCCOMB_X46_Y6_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~31 myArkanoidVHDL:inst|Add241~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.821 ns myArkanoidVHDL:inst\|Add241~35 516 COMB LCCOMB_X46_Y6_N4 2 " "Info: 516: + IC(0.000 ns) + CELL(0.080 ns) = 214.821 ns; Loc. = LCCOMB_X46_Y6_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~33 myArkanoidVHDL:inst|Add241~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.901 ns myArkanoidVHDL:inst\|Add241~37 517 COMB LCCOMB_X46_Y6_N6 2 " "Info: 517: + IC(0.000 ns) + CELL(0.080 ns) = 214.901 ns; Loc. = LCCOMB_X46_Y6_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~35 myArkanoidVHDL:inst|Add241~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.981 ns myArkanoidVHDL:inst\|Add241~39 518 COMB LCCOMB_X46_Y6_N8 2 " "Info: 518: + IC(0.000 ns) + CELL(0.080 ns) = 214.981 ns; Loc. = LCCOMB_X46_Y6_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~37 myArkanoidVHDL:inst|Add241~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.061 ns myArkanoidVHDL:inst\|Add241~41 519 COMB LCCOMB_X46_Y6_N10 2 " "Info: 519: + IC(0.000 ns) + CELL(0.080 ns) = 215.061 ns; Loc. = LCCOMB_X46_Y6_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~39 myArkanoidVHDL:inst|Add241~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.141 ns myArkanoidVHDL:inst\|Add241~43 520 COMB LCCOMB_X46_Y6_N12 2 " "Info: 520: + IC(0.000 ns) + CELL(0.080 ns) = 215.141 ns; Loc. = LCCOMB_X46_Y6_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~41 myArkanoidVHDL:inst|Add241~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 215.315 ns myArkanoidVHDL:inst\|Add241~45 521 COMB LCCOMB_X46_Y6_N14 2 " "Info: 521: + IC(0.000 ns) + CELL(0.174 ns) = 215.315 ns; Loc. = LCCOMB_X46_Y6_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add241~43 myArkanoidVHDL:inst|Add241~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.395 ns myArkanoidVHDL:inst\|Add241~47 522 COMB LCCOMB_X46_Y6_N16 2 " "Info: 522: + IC(0.000 ns) + CELL(0.080 ns) = 215.395 ns; Loc. = LCCOMB_X46_Y6_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~45 myArkanoidVHDL:inst|Add241~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.475 ns myArkanoidVHDL:inst\|Add241~49 523 COMB LCCOMB_X46_Y6_N18 2 " "Info: 523: + IC(0.000 ns) + CELL(0.080 ns) = 215.475 ns; Loc. = LCCOMB_X46_Y6_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~47 myArkanoidVHDL:inst|Add241~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.555 ns myArkanoidVHDL:inst\|Add241~51 524 COMB LCCOMB_X46_Y6_N20 2 " "Info: 524: + IC(0.000 ns) + CELL(0.080 ns) = 215.555 ns; Loc. = LCCOMB_X46_Y6_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~49 myArkanoidVHDL:inst|Add241~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.635 ns myArkanoidVHDL:inst\|Add241~53 525 COMB LCCOMB_X46_Y6_N22 2 " "Info: 525: + IC(0.000 ns) + CELL(0.080 ns) = 215.635 ns; Loc. = LCCOMB_X46_Y6_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~51 myArkanoidVHDL:inst|Add241~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.715 ns myArkanoidVHDL:inst\|Add241~55 526 COMB LCCOMB_X46_Y6_N24 2 " "Info: 526: + IC(0.000 ns) + CELL(0.080 ns) = 215.715 ns; Loc. = LCCOMB_X46_Y6_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add241~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add241~53 myArkanoidVHDL:inst|Add241~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 216.173 ns myArkanoidVHDL:inst\|Add241~56 527 COMB LCCOMB_X46_Y6_N26 1 " "Info: 527: + IC(0.000 ns) + CELL(0.458 ns) = 216.173 ns; Loc. = LCCOMB_X46_Y6_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add241~56'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add241~55 myArkanoidVHDL:inst|Add241~56 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.455 ns) 217.521 ns myArkanoidVHDL:inst\|Equal82~12 528 COMB LCCOMB_X47_Y8_N22 1 " "Info: 528: + IC(0.893 ns) + CELL(0.455 ns) = 217.521 ns; Loc. = LCCOMB_X47_Y8_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal82~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { myArkanoidVHDL:inst|Add241~56 myArkanoidVHDL:inst|Equal82~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.491 ns) 218.307 ns myArkanoidVHDL:inst\|Equal82~13 529 COMB LCCOMB_X47_Y8_N12 2 " "Info: 529: + IC(0.295 ns) + CELL(0.491 ns) = 218.307 ns; Loc. = LCCOMB_X47_Y8_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal82~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { myArkanoidVHDL:inst|Equal82~12 myArkanoidVHDL:inst|Equal82~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 218.783 ns myArkanoidVHDL:inst\|process_0~1411 530 COMB LCCOMB_X47_Y8_N6 67 " "Info: 530: + IC(0.298 ns) + CELL(0.178 ns) = 218.783 ns; Loc. = LCCOMB_X47_Y8_N6; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~1411'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { myArkanoidVHDL:inst|Equal82~13 myArkanoidVHDL:inst|process_0~1411 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.517 ns) 220.234 ns myArkanoidVHDL:inst\|Add242~1 531 COMB LCCOMB_X47_Y10_N0 2 " "Info: 531: + IC(0.934 ns) + CELL(0.517 ns) = 220.234 ns; Loc. = LCCOMB_X47_Y10_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { myArkanoidVHDL:inst|process_0~1411 myArkanoidVHDL:inst|Add242~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 220.314 ns myArkanoidVHDL:inst\|Add242~3 532 COMB LCCOMB_X47_Y10_N2 2 " "Info: 532: + IC(0.000 ns) + CELL(0.080 ns) = 220.314 ns; Loc. = LCCOMB_X47_Y10_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~1 myArkanoidVHDL:inst|Add242~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 220.394 ns myArkanoidVHDL:inst\|Add242~5 533 COMB LCCOMB_X47_Y10_N4 2 " "Info: 533: + IC(0.000 ns) + CELL(0.080 ns) = 220.394 ns; Loc. = LCCOMB_X47_Y10_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~3 myArkanoidVHDL:inst|Add242~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 220.474 ns myArkanoidVHDL:inst\|Add242~7 534 COMB LCCOMB_X47_Y10_N6 2 " "Info: 534: + IC(0.000 ns) + CELL(0.080 ns) = 220.474 ns; Loc. = LCCOMB_X47_Y10_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~5 myArkanoidVHDL:inst|Add242~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 220.554 ns myArkanoidVHDL:inst\|Add242~9 535 COMB LCCOMB_X47_Y10_N8 2 " "Info: 535: + IC(0.000 ns) + CELL(0.080 ns) = 220.554 ns; Loc. = LCCOMB_X47_Y10_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~7 myArkanoidVHDL:inst|Add242~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 220.634 ns myArkanoidVHDL:inst\|Add242~11 536 COMB LCCOMB_X47_Y10_N10 2 " "Info: 536: + IC(0.000 ns) + CELL(0.080 ns) = 220.634 ns; Loc. = LCCOMB_X47_Y10_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~9 myArkanoidVHDL:inst|Add242~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 220.714 ns myArkanoidVHDL:inst\|Add242~13 537 COMB LCCOMB_X47_Y10_N12 2 " "Info: 537: + IC(0.000 ns) + CELL(0.080 ns) = 220.714 ns; Loc. = LCCOMB_X47_Y10_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~11 myArkanoidVHDL:inst|Add242~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 220.888 ns myArkanoidVHDL:inst\|Add242~15 538 COMB LCCOMB_X47_Y10_N14 2 " "Info: 538: + IC(0.000 ns) + CELL(0.174 ns) = 220.888 ns; Loc. = LCCOMB_X47_Y10_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add242~13 myArkanoidVHDL:inst|Add242~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 220.968 ns myArkanoidVHDL:inst\|Add242~17 539 COMB LCCOMB_X47_Y10_N16 2 " "Info: 539: + IC(0.000 ns) + CELL(0.080 ns) = 220.968 ns; Loc. = LCCOMB_X47_Y10_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~15 myArkanoidVHDL:inst|Add242~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.048 ns myArkanoidVHDL:inst\|Add242~19 540 COMB LCCOMB_X47_Y10_N18 2 " "Info: 540: + IC(0.000 ns) + CELL(0.080 ns) = 221.048 ns; Loc. = LCCOMB_X47_Y10_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~17 myArkanoidVHDL:inst|Add242~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.128 ns myArkanoidVHDL:inst\|Add242~21 541 COMB LCCOMB_X47_Y10_N20 2 " "Info: 541: + IC(0.000 ns) + CELL(0.080 ns) = 221.128 ns; Loc. = LCCOMB_X47_Y10_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~19 myArkanoidVHDL:inst|Add242~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.208 ns myArkanoidVHDL:inst\|Add242~23 542 COMB LCCOMB_X47_Y10_N22 2 " "Info: 542: + IC(0.000 ns) + CELL(0.080 ns) = 221.208 ns; Loc. = LCCOMB_X47_Y10_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~21 myArkanoidVHDL:inst|Add242~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.288 ns myArkanoidVHDL:inst\|Add242~25 543 COMB LCCOMB_X47_Y10_N24 2 " "Info: 543: + IC(0.000 ns) + CELL(0.080 ns) = 221.288 ns; Loc. = LCCOMB_X47_Y10_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~23 myArkanoidVHDL:inst|Add242~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.368 ns myArkanoidVHDL:inst\|Add242~27 544 COMB LCCOMB_X47_Y10_N26 2 " "Info: 544: + IC(0.000 ns) + CELL(0.080 ns) = 221.368 ns; Loc. = LCCOMB_X47_Y10_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~25 myArkanoidVHDL:inst|Add242~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.448 ns myArkanoidVHDL:inst\|Add242~29 545 COMB LCCOMB_X47_Y10_N28 2 " "Info: 545: + IC(0.000 ns) + CELL(0.080 ns) = 221.448 ns; Loc. = LCCOMB_X47_Y10_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add242~27 myArkanoidVHDL:inst|Add242~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 221.609 ns myArkanoidVHDL:inst\|Add242~31 546 COMB LCCOMB_X47_Y10_N30 2 " "Info: 546: + IC(0.000 ns) + CELL(0.161 ns) = 221.609 ns; Loc. = LCCOMB_X47_Y10_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add242~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add242~29 myArkanoidVHDL:inst|Add242~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 222.067 ns myArkanoidVHDL:inst\|Add242~32 547 COMB LCCOMB_X47_Y9_N0 4 " "Info: 547: + IC(0.000 ns) + CELL(0.458 ns) = 222.067 ns; Loc. = LCCOMB_X47_Y9_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add242~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add242~31 myArkanoidVHDL:inst|Add242~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.609 ns) 223.488 ns myArkanoidVHDL:inst\|Add244~29 548 COMB LCCOMB_X46_Y10_N30 2 " "Info: 548: + IC(0.812 ns) + CELL(0.609 ns) = 223.488 ns; Loc. = LCCOMB_X46_Y10_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { myArkanoidVHDL:inst|Add242~32 myArkanoidVHDL:inst|Add244~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.568 ns myArkanoidVHDL:inst\|Add244~31 549 COMB LCCOMB_X46_Y9_N0 2 " "Info: 549: + IC(0.000 ns) + CELL(0.080 ns) = 223.568 ns; Loc. = LCCOMB_X46_Y9_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~29 myArkanoidVHDL:inst|Add244~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.648 ns myArkanoidVHDL:inst\|Add244~33 550 COMB LCCOMB_X46_Y9_N2 2 " "Info: 550: + IC(0.000 ns) + CELL(0.080 ns) = 223.648 ns; Loc. = LCCOMB_X46_Y9_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~31 myArkanoidVHDL:inst|Add244~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.728 ns myArkanoidVHDL:inst\|Add244~35 551 COMB LCCOMB_X46_Y9_N4 2 " "Info: 551: + IC(0.000 ns) + CELL(0.080 ns) = 223.728 ns; Loc. = LCCOMB_X46_Y9_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~33 myArkanoidVHDL:inst|Add244~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.808 ns myArkanoidVHDL:inst\|Add244~37 552 COMB LCCOMB_X46_Y9_N6 2 " "Info: 552: + IC(0.000 ns) + CELL(0.080 ns) = 223.808 ns; Loc. = LCCOMB_X46_Y9_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~35 myArkanoidVHDL:inst|Add244~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.888 ns myArkanoidVHDL:inst\|Add244~39 553 COMB LCCOMB_X46_Y9_N8 2 " "Info: 553: + IC(0.000 ns) + CELL(0.080 ns) = 223.888 ns; Loc. = LCCOMB_X46_Y9_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~37 myArkanoidVHDL:inst|Add244~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.968 ns myArkanoidVHDL:inst\|Add244~41 554 COMB LCCOMB_X46_Y9_N10 2 " "Info: 554: + IC(0.000 ns) + CELL(0.080 ns) = 223.968 ns; Loc. = LCCOMB_X46_Y9_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~39 myArkanoidVHDL:inst|Add244~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.048 ns myArkanoidVHDL:inst\|Add244~43 555 COMB LCCOMB_X46_Y9_N12 2 " "Info: 555: + IC(0.000 ns) + CELL(0.080 ns) = 224.048 ns; Loc. = LCCOMB_X46_Y9_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~41 myArkanoidVHDL:inst|Add244~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 224.222 ns myArkanoidVHDL:inst\|Add244~45 556 COMB LCCOMB_X46_Y9_N14 2 " "Info: 556: + IC(0.000 ns) + CELL(0.174 ns) = 224.222 ns; Loc. = LCCOMB_X46_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add244~43 myArkanoidVHDL:inst|Add244~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.302 ns myArkanoidVHDL:inst\|Add244~47 557 COMB LCCOMB_X46_Y9_N16 2 " "Info: 557: + IC(0.000 ns) + CELL(0.080 ns) = 224.302 ns; Loc. = LCCOMB_X46_Y9_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add244~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add244~45 myArkanoidVHDL:inst|Add244~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 224.760 ns myArkanoidVHDL:inst\|Add244~48 558 COMB LCCOMB_X46_Y9_N18 1 " "Info: 558: + IC(0.000 ns) + CELL(0.458 ns) = 224.760 ns; Loc. = LCCOMB_X46_Y9_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add244~48'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add244~47 myArkanoidVHDL:inst|Add244~48 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.450 ns) 225.505 ns myArkanoidVHDL:inst\|Equal83~10 559 COMB LCCOMB_X46_Y9_N30 1 " "Info: 559: + IC(0.295 ns) + CELL(0.450 ns) = 225.505 ns; Loc. = LCCOMB_X46_Y9_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal83~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { myArkanoidVHDL:inst|Add244~48 myArkanoidVHDL:inst|Equal83~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.542 ns) 226.969 ns myArkanoidVHDL:inst\|Equal83~11 560 COMB LCCOMB_X45_Y10_N22 2 " "Info: 560: + IC(0.922 ns) + CELL(0.542 ns) = 226.969 ns; Loc. = LCCOMB_X45_Y10_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal83~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { myArkanoidVHDL:inst|Equal83~10 myArkanoidVHDL:inst|Equal83~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 227.446 ns myArkanoidVHDL:inst\|process_0~5508 561 COMB LCCOMB_X45_Y10_N10 64 " "Info: 561: + IC(0.299 ns) + CELL(0.178 ns) = 227.446 ns; Loc. = LCCOMB_X45_Y10_N10; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~5508'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { myArkanoidVHDL:inst|Equal83~11 myArkanoidVHDL:inst|process_0~5508 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.495 ns) 228.906 ns myArkanoidVHDL:inst\|Add245~1 562 COMB LCCOMB_X46_Y12_N0 2 " "Info: 562: + IC(0.965 ns) + CELL(0.495 ns) = 228.906 ns; Loc. = LCCOMB_X46_Y12_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { myArkanoidVHDL:inst|process_0~5508 myArkanoidVHDL:inst|Add245~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 228.986 ns myArkanoidVHDL:inst\|Add245~3 563 COMB LCCOMB_X46_Y12_N2 2 " "Info: 563: + IC(0.000 ns) + CELL(0.080 ns) = 228.986 ns; Loc. = LCCOMB_X46_Y12_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~1 myArkanoidVHDL:inst|Add245~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.066 ns myArkanoidVHDL:inst\|Add245~5 564 COMB LCCOMB_X46_Y12_N4 2 " "Info: 564: + IC(0.000 ns) + CELL(0.080 ns) = 229.066 ns; Loc. = LCCOMB_X46_Y12_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~3 myArkanoidVHDL:inst|Add245~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.146 ns myArkanoidVHDL:inst\|Add245~7 565 COMB LCCOMB_X46_Y12_N6 2 " "Info: 565: + IC(0.000 ns) + CELL(0.080 ns) = 229.146 ns; Loc. = LCCOMB_X46_Y12_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~5 myArkanoidVHDL:inst|Add245~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.226 ns myArkanoidVHDL:inst\|Add245~9 566 COMB LCCOMB_X46_Y12_N8 2 " "Info: 566: + IC(0.000 ns) + CELL(0.080 ns) = 229.226 ns; Loc. = LCCOMB_X46_Y12_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~7 myArkanoidVHDL:inst|Add245~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.306 ns myArkanoidVHDL:inst\|Add245~11 567 COMB LCCOMB_X46_Y12_N10 2 " "Info: 567: + IC(0.000 ns) + CELL(0.080 ns) = 229.306 ns; Loc. = LCCOMB_X46_Y12_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~9 myArkanoidVHDL:inst|Add245~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.386 ns myArkanoidVHDL:inst\|Add245~13 568 COMB LCCOMB_X46_Y12_N12 2 " "Info: 568: + IC(0.000 ns) + CELL(0.080 ns) = 229.386 ns; Loc. = LCCOMB_X46_Y12_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~11 myArkanoidVHDL:inst|Add245~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 229.560 ns myArkanoidVHDL:inst\|Add245~15 569 COMB LCCOMB_X46_Y12_N14 2 " "Info: 569: + IC(0.000 ns) + CELL(0.174 ns) = 229.560 ns; Loc. = LCCOMB_X46_Y12_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add245~13 myArkanoidVHDL:inst|Add245~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.640 ns myArkanoidVHDL:inst\|Add245~17 570 COMB LCCOMB_X46_Y12_N16 2 " "Info: 570: + IC(0.000 ns) + CELL(0.080 ns) = 229.640 ns; Loc. = LCCOMB_X46_Y12_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~15 myArkanoidVHDL:inst|Add245~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.720 ns myArkanoidVHDL:inst\|Add245~19 571 COMB LCCOMB_X46_Y12_N18 2 " "Info: 571: + IC(0.000 ns) + CELL(0.080 ns) = 229.720 ns; Loc. = LCCOMB_X46_Y12_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~17 myArkanoidVHDL:inst|Add245~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.800 ns myArkanoidVHDL:inst\|Add245~21 572 COMB LCCOMB_X46_Y12_N20 2 " "Info: 572: + IC(0.000 ns) + CELL(0.080 ns) = 229.800 ns; Loc. = LCCOMB_X46_Y12_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~19 myArkanoidVHDL:inst|Add245~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.880 ns myArkanoidVHDL:inst\|Add245~23 573 COMB LCCOMB_X46_Y12_N22 2 " "Info: 573: + IC(0.000 ns) + CELL(0.080 ns) = 229.880 ns; Loc. = LCCOMB_X46_Y12_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~21 myArkanoidVHDL:inst|Add245~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.960 ns myArkanoidVHDL:inst\|Add245~25 574 COMB LCCOMB_X46_Y12_N24 2 " "Info: 574: + IC(0.000 ns) + CELL(0.080 ns) = 229.960 ns; Loc. = LCCOMB_X46_Y12_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~23 myArkanoidVHDL:inst|Add245~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.040 ns myArkanoidVHDL:inst\|Add245~27 575 COMB LCCOMB_X46_Y12_N26 2 " "Info: 575: + IC(0.000 ns) + CELL(0.080 ns) = 230.040 ns; Loc. = LCCOMB_X46_Y12_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~25 myArkanoidVHDL:inst|Add245~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.120 ns myArkanoidVHDL:inst\|Add245~29 576 COMB LCCOMB_X46_Y12_N28 2 " "Info: 576: + IC(0.000 ns) + CELL(0.080 ns) = 230.120 ns; Loc. = LCCOMB_X46_Y12_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add245~27 myArkanoidVHDL:inst|Add245~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 230.281 ns myArkanoidVHDL:inst\|Add245~31 577 COMB LCCOMB_X46_Y12_N30 2 " "Info: 577: + IC(0.000 ns) + CELL(0.161 ns) = 230.281 ns; Loc. = LCCOMB_X46_Y12_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add245~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add245~29 myArkanoidVHDL:inst|Add245~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 230.739 ns myArkanoidVHDL:inst\|Add245~32 578 COMB LCCOMB_X46_Y11_N0 4 " "Info: 578: + IC(0.000 ns) + CELL(0.458 ns) = 230.739 ns; Loc. = LCCOMB_X46_Y11_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add245~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add245~31 myArkanoidVHDL:inst|Add245~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.595 ns) 232.208 ns myArkanoidVHDL:inst\|Add247~29 579 COMB LCCOMB_X45_Y12_N30 2 " "Info: 579: + IC(0.874 ns) + CELL(0.595 ns) = 232.208 ns; Loc. = LCCOMB_X45_Y12_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { myArkanoidVHDL:inst|Add245~32 myArkanoidVHDL:inst|Add247~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.288 ns myArkanoidVHDL:inst\|Add247~31 580 COMB LCCOMB_X45_Y11_N0 2 " "Info: 580: + IC(0.000 ns) + CELL(0.080 ns) = 232.288 ns; Loc. = LCCOMB_X45_Y11_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~29 myArkanoidVHDL:inst|Add247~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.368 ns myArkanoidVHDL:inst\|Add247~33 581 COMB LCCOMB_X45_Y11_N2 2 " "Info: 581: + IC(0.000 ns) + CELL(0.080 ns) = 232.368 ns; Loc. = LCCOMB_X45_Y11_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~31 myArkanoidVHDL:inst|Add247~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.448 ns myArkanoidVHDL:inst\|Add247~35 582 COMB LCCOMB_X45_Y11_N4 2 " "Info: 582: + IC(0.000 ns) + CELL(0.080 ns) = 232.448 ns; Loc. = LCCOMB_X45_Y11_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~33 myArkanoidVHDL:inst|Add247~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.528 ns myArkanoidVHDL:inst\|Add247~37 583 COMB LCCOMB_X45_Y11_N6 2 " "Info: 583: + IC(0.000 ns) + CELL(0.080 ns) = 232.528 ns; Loc. = LCCOMB_X45_Y11_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~35 myArkanoidVHDL:inst|Add247~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.608 ns myArkanoidVHDL:inst\|Add247~39 584 COMB LCCOMB_X45_Y11_N8 2 " "Info: 584: + IC(0.000 ns) + CELL(0.080 ns) = 232.608 ns; Loc. = LCCOMB_X45_Y11_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~37 myArkanoidVHDL:inst|Add247~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.688 ns myArkanoidVHDL:inst\|Add247~41 585 COMB LCCOMB_X45_Y11_N10 2 " "Info: 585: + IC(0.000 ns) + CELL(0.080 ns) = 232.688 ns; Loc. = LCCOMB_X45_Y11_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~39 myArkanoidVHDL:inst|Add247~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.768 ns myArkanoidVHDL:inst\|Add247~43 586 COMB LCCOMB_X45_Y11_N12 2 " "Info: 586: + IC(0.000 ns) + CELL(0.080 ns) = 232.768 ns; Loc. = LCCOMB_X45_Y11_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~41 myArkanoidVHDL:inst|Add247~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 232.942 ns myArkanoidVHDL:inst\|Add247~45 587 COMB LCCOMB_X45_Y11_N14 2 " "Info: 587: + IC(0.000 ns) + CELL(0.174 ns) = 232.942 ns; Loc. = LCCOMB_X45_Y11_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add247~43 myArkanoidVHDL:inst|Add247~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.022 ns myArkanoidVHDL:inst\|Add247~47 588 COMB LCCOMB_X45_Y11_N16 2 " "Info: 588: + IC(0.000 ns) + CELL(0.080 ns) = 233.022 ns; Loc. = LCCOMB_X45_Y11_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~45 myArkanoidVHDL:inst|Add247~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.102 ns myArkanoidVHDL:inst\|Add247~49 589 COMB LCCOMB_X45_Y11_N18 2 " "Info: 589: + IC(0.000 ns) + CELL(0.080 ns) = 233.102 ns; Loc. = LCCOMB_X45_Y11_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~47 myArkanoidVHDL:inst|Add247~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 233.182 ns myArkanoidVHDL:inst\|Add247~51 590 COMB LCCOMB_X45_Y11_N20 2 " "Info: 590: + IC(0.000 ns) + CELL(0.080 ns) = 233.182 ns; Loc. = LCCOMB_X45_Y11_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add247~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add247~49 myArkanoidVHDL:inst|Add247~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 233.640 ns myArkanoidVHDL:inst\|Add247~52 591 COMB LCCOMB_X45_Y11_N22 1 " "Info: 591: + IC(0.000 ns) + CELL(0.458 ns) = 233.640 ns; Loc. = LCCOMB_X45_Y11_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add247~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add247~51 myArkanoidVHDL:inst|Add247~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.457 ns) 234.987 ns myArkanoidVHDL:inst\|Equal84~12 592 COMB LCCOMB_X44_Y12_N10 1 " "Info: 592: + IC(0.890 ns) + CELL(0.457 ns) = 234.987 ns; Loc. = LCCOMB_X44_Y12_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal84~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { myArkanoidVHDL:inst|Add247~52 myArkanoidVHDL:inst|Equal84~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.545 ns) 235.848 ns myArkanoidVHDL:inst\|Equal84~13 593 COMB LCCOMB_X44_Y12_N4 1 " "Info: 593: + IC(0.316 ns) + CELL(0.545 ns) = 235.848 ns; Loc. = LCCOMB_X44_Y12_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal84~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { myArkanoidVHDL:inst|Equal84~12 myArkanoidVHDL:inst|Equal84~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.491 ns) 236.634 ns myArkanoidVHDL:inst\|Equal84~14 594 COMB LCCOMB_X44_Y12_N30 4 " "Info: 594: + IC(0.295 ns) + CELL(0.491 ns) = 236.634 ns; Loc. = LCCOMB_X44_Y12_N30; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Equal84~14'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { myArkanoidVHDL:inst|Equal84~13 myArkanoidVHDL:inst|Equal84~14 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 237.115 ns myArkanoidVHDL:inst\|process_0~5511 595 COMB LCCOMB_X44_Y12_N0 64 " "Info: 595: + IC(0.303 ns) + CELL(0.178 ns) = 237.115 ns; Loc. = LCCOMB_X44_Y12_N0; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~5511'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { myArkanoidVHDL:inst|Equal84~14 myArkanoidVHDL:inst|process_0~5511 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.517 ns) 238.904 ns myArkanoidVHDL:inst\|Add248~1 596 COMB LCCOMB_X47_Y14_N0 2 " "Info: 596: + IC(1.272 ns) + CELL(0.517 ns) = 238.904 ns; Loc. = LCCOMB_X47_Y14_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { myArkanoidVHDL:inst|process_0~5511 myArkanoidVHDL:inst|Add248~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 238.984 ns myArkanoidVHDL:inst\|Add248~3 597 COMB LCCOMB_X47_Y14_N2 2 " "Info: 597: + IC(0.000 ns) + CELL(0.080 ns) = 238.984 ns; Loc. = LCCOMB_X47_Y14_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~1 myArkanoidVHDL:inst|Add248~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.064 ns myArkanoidVHDL:inst\|Add248~5 598 COMB LCCOMB_X47_Y14_N4 2 " "Info: 598: + IC(0.000 ns) + CELL(0.080 ns) = 239.064 ns; Loc. = LCCOMB_X47_Y14_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~3 myArkanoidVHDL:inst|Add248~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.144 ns myArkanoidVHDL:inst\|Add248~7 599 COMB LCCOMB_X47_Y14_N6 2 " "Info: 599: + IC(0.000 ns) + CELL(0.080 ns) = 239.144 ns; Loc. = LCCOMB_X47_Y14_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~5 myArkanoidVHDL:inst|Add248~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.224 ns myArkanoidVHDL:inst\|Add248~9 600 COMB LCCOMB_X47_Y14_N8 2 " "Info: 600: + IC(0.000 ns) + CELL(0.080 ns) = 239.224 ns; Loc. = LCCOMB_X47_Y14_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~7 myArkanoidVHDL:inst|Add248~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.304 ns myArkanoidVHDL:inst\|Add248~11 601 COMB LCCOMB_X47_Y14_N10 2 " "Info: 601: + IC(0.000 ns) + CELL(0.080 ns) = 239.304 ns; Loc. = LCCOMB_X47_Y14_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~9 myArkanoidVHDL:inst|Add248~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.384 ns myArkanoidVHDL:inst\|Add248~13 602 COMB LCCOMB_X47_Y14_N12 2 " "Info: 602: + IC(0.000 ns) + CELL(0.080 ns) = 239.384 ns; Loc. = LCCOMB_X47_Y14_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~11 myArkanoidVHDL:inst|Add248~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 239.558 ns myArkanoidVHDL:inst\|Add248~15 603 COMB LCCOMB_X47_Y14_N14 2 " "Info: 603: + IC(0.000 ns) + CELL(0.174 ns) = 239.558 ns; Loc. = LCCOMB_X47_Y14_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add248~13 myArkanoidVHDL:inst|Add248~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.638 ns myArkanoidVHDL:inst\|Add248~17 604 COMB LCCOMB_X47_Y14_N16 2 " "Info: 604: + IC(0.000 ns) + CELL(0.080 ns) = 239.638 ns; Loc. = LCCOMB_X47_Y14_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~15 myArkanoidVHDL:inst|Add248~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.718 ns myArkanoidVHDL:inst\|Add248~19 605 COMB LCCOMB_X47_Y14_N18 2 " "Info: 605: + IC(0.000 ns) + CELL(0.080 ns) = 239.718 ns; Loc. = LCCOMB_X47_Y14_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~17 myArkanoidVHDL:inst|Add248~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.798 ns myArkanoidVHDL:inst\|Add248~21 606 COMB LCCOMB_X47_Y14_N20 2 " "Info: 606: + IC(0.000 ns) + CELL(0.080 ns) = 239.798 ns; Loc. = LCCOMB_X47_Y14_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~19 myArkanoidVHDL:inst|Add248~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.878 ns myArkanoidVHDL:inst\|Add248~23 607 COMB LCCOMB_X47_Y14_N22 2 " "Info: 607: + IC(0.000 ns) + CELL(0.080 ns) = 239.878 ns; Loc. = LCCOMB_X47_Y14_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~21 myArkanoidVHDL:inst|Add248~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.958 ns myArkanoidVHDL:inst\|Add248~25 608 COMB LCCOMB_X47_Y14_N24 2 " "Info: 608: + IC(0.000 ns) + CELL(0.080 ns) = 239.958 ns; Loc. = LCCOMB_X47_Y14_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~23 myArkanoidVHDL:inst|Add248~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 240.038 ns myArkanoidVHDL:inst\|Add248~27 609 COMB LCCOMB_X47_Y14_N26 2 " "Info: 609: + IC(0.000 ns) + CELL(0.080 ns) = 240.038 ns; Loc. = LCCOMB_X47_Y14_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~25 myArkanoidVHDL:inst|Add248~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 240.118 ns myArkanoidVHDL:inst\|Add248~29 610 COMB LCCOMB_X47_Y14_N28 2 " "Info: 610: + IC(0.000 ns) + CELL(0.080 ns) = 240.118 ns; Loc. = LCCOMB_X47_Y14_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add248~27 myArkanoidVHDL:inst|Add248~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 240.279 ns myArkanoidVHDL:inst\|Add248~31 611 COMB LCCOMB_X47_Y14_N30 2 " "Info: 611: + IC(0.000 ns) + CELL(0.161 ns) = 240.279 ns; Loc. = LCCOMB_X47_Y14_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add248~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add248~29 myArkanoidVHDL:inst|Add248~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 240.737 ns myArkanoidVHDL:inst\|Add248~32 612 COMB LCCOMB_X47_Y13_N0 4 " "Info: 612: + IC(0.000 ns) + CELL(0.458 ns) = 240.737 ns; Loc. = LCCOMB_X47_Y13_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add248~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add248~31 myArkanoidVHDL:inst|Add248~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.609 ns) 242.237 ns myArkanoidVHDL:inst\|Add250~29 613 COMB LCCOMB_X48_Y14_N30 2 " "Info: 613: + IC(0.891 ns) + CELL(0.609 ns) = 242.237 ns; Loc. = LCCOMB_X48_Y14_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { myArkanoidVHDL:inst|Add248~32 myArkanoidVHDL:inst|Add250~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.317 ns myArkanoidVHDL:inst\|Add250~31 614 COMB LCCOMB_X48_Y13_N0 2 " "Info: 614: + IC(0.000 ns) + CELL(0.080 ns) = 242.317 ns; Loc. = LCCOMB_X48_Y13_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~29 myArkanoidVHDL:inst|Add250~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.397 ns myArkanoidVHDL:inst\|Add250~33 615 COMB LCCOMB_X48_Y13_N2 2 " "Info: 615: + IC(0.000 ns) + CELL(0.080 ns) = 242.397 ns; Loc. = LCCOMB_X48_Y13_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~31 myArkanoidVHDL:inst|Add250~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.477 ns myArkanoidVHDL:inst\|Add250~35 616 COMB LCCOMB_X48_Y13_N4 2 " "Info: 616: + IC(0.000 ns) + CELL(0.080 ns) = 242.477 ns; Loc. = LCCOMB_X48_Y13_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~33 myArkanoidVHDL:inst|Add250~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.557 ns myArkanoidVHDL:inst\|Add250~37 617 COMB LCCOMB_X48_Y13_N6 2 " "Info: 617: + IC(0.000 ns) + CELL(0.080 ns) = 242.557 ns; Loc. = LCCOMB_X48_Y13_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~35 myArkanoidVHDL:inst|Add250~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.637 ns myArkanoidVHDL:inst\|Add250~39 618 COMB LCCOMB_X48_Y13_N8 2 " "Info: 618: + IC(0.000 ns) + CELL(0.080 ns) = 242.637 ns; Loc. = LCCOMB_X48_Y13_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~37 myArkanoidVHDL:inst|Add250~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.717 ns myArkanoidVHDL:inst\|Add250~41 619 COMB LCCOMB_X48_Y13_N10 2 " "Info: 619: + IC(0.000 ns) + CELL(0.080 ns) = 242.717 ns; Loc. = LCCOMB_X48_Y13_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~39 myArkanoidVHDL:inst|Add250~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.797 ns myArkanoidVHDL:inst\|Add250~43 620 COMB LCCOMB_X48_Y13_N12 2 " "Info: 620: + IC(0.000 ns) + CELL(0.080 ns) = 242.797 ns; Loc. = LCCOMB_X48_Y13_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~41 myArkanoidVHDL:inst|Add250~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 242.971 ns myArkanoidVHDL:inst\|Add250~45 621 COMB LCCOMB_X48_Y13_N14 2 " "Info: 621: + IC(0.000 ns) + CELL(0.174 ns) = 242.971 ns; Loc. = LCCOMB_X48_Y13_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add250~43 myArkanoidVHDL:inst|Add250~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.051 ns myArkanoidVHDL:inst\|Add250~47 622 COMB LCCOMB_X48_Y13_N16 2 " "Info: 622: + IC(0.000 ns) + CELL(0.080 ns) = 243.051 ns; Loc. = LCCOMB_X48_Y13_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add250~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add250~45 myArkanoidVHDL:inst|Add250~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 243.509 ns myArkanoidVHDL:inst\|Add250~48 623 COMB LCCOMB_X48_Y13_N18 1 " "Info: 623: + IC(0.000 ns) + CELL(0.458 ns) = 243.509 ns; Loc. = LCCOMB_X48_Y13_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add250~48'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add250~47 myArkanoidVHDL:inst|Add250~48 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.450 ns) 244.254 ns myArkanoidVHDL:inst\|Equal85~10 624 COMB LCCOMB_X48_Y13_N30 1 " "Info: 624: + IC(0.295 ns) + CELL(0.450 ns) = 244.254 ns; Loc. = LCCOMB_X48_Y13_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal85~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { myArkanoidVHDL:inst|Add250~48 myArkanoidVHDL:inst|Equal85~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.521 ns) 245.696 ns myArkanoidVHDL:inst\|Equal85~11 625 COMB LCCOMB_X49_Y14_N6 1 " "Info: 625: + IC(0.921 ns) + CELL(0.521 ns) = 245.696 ns; Loc. = LCCOMB_X49_Y14_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal85~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { myArkanoidVHDL:inst|Equal85~10 myArkanoidVHDL:inst|Equal85~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 246.163 ns myArkanoidVHDL:inst\|Equal85~12 626 COMB LCCOMB_X49_Y14_N0 3 " "Info: 626: + IC(0.289 ns) + CELL(0.178 ns) = 246.163 ns; Loc. = LCCOMB_X49_Y14_N0; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|Equal85~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { myArkanoidVHDL:inst|Equal85~11 myArkanoidVHDL:inst|Equal85~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 246.651 ns myArkanoidVHDL:inst\|process_0~5514 627 COMB LCCOMB_X49_Y14_N8 65 " "Info: 627: + IC(0.310 ns) + CELL(0.178 ns) = 246.651 ns; Loc. = LCCOMB_X49_Y14_N8; Fanout = 65; COMB Node = 'myArkanoidVHDL:inst\|process_0~5514'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { myArkanoidVHDL:inst|Equal85~12 myArkanoidVHDL:inst|process_0~5514 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.517 ns) 248.153 ns myArkanoidVHDL:inst\|Add251~1 628 COMB LCCOMB_X48_Y16_N0 2 " "Info: 628: + IC(0.985 ns) + CELL(0.517 ns) = 248.153 ns; Loc. = LCCOMB_X48_Y16_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { myArkanoidVHDL:inst|process_0~5514 myArkanoidVHDL:inst|Add251~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.233 ns myArkanoidVHDL:inst\|Add251~3 629 COMB LCCOMB_X48_Y16_N2 2 " "Info: 629: + IC(0.000 ns) + CELL(0.080 ns) = 248.233 ns; Loc. = LCCOMB_X48_Y16_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~1 myArkanoidVHDL:inst|Add251~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.313 ns myArkanoidVHDL:inst\|Add251~5 630 COMB LCCOMB_X48_Y16_N4 2 " "Info: 630: + IC(0.000 ns) + CELL(0.080 ns) = 248.313 ns; Loc. = LCCOMB_X48_Y16_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~3 myArkanoidVHDL:inst|Add251~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.393 ns myArkanoidVHDL:inst\|Add251~7 631 COMB LCCOMB_X48_Y16_N6 2 " "Info: 631: + IC(0.000 ns) + CELL(0.080 ns) = 248.393 ns; Loc. = LCCOMB_X48_Y16_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~5 myArkanoidVHDL:inst|Add251~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.473 ns myArkanoidVHDL:inst\|Add251~9 632 COMB LCCOMB_X48_Y16_N8 2 " "Info: 632: + IC(0.000 ns) + CELL(0.080 ns) = 248.473 ns; Loc. = LCCOMB_X48_Y16_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~7 myArkanoidVHDL:inst|Add251~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.553 ns myArkanoidVHDL:inst\|Add251~11 633 COMB LCCOMB_X48_Y16_N10 2 " "Info: 633: + IC(0.000 ns) + CELL(0.080 ns) = 248.553 ns; Loc. = LCCOMB_X48_Y16_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~9 myArkanoidVHDL:inst|Add251~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.633 ns myArkanoidVHDL:inst\|Add251~13 634 COMB LCCOMB_X48_Y16_N12 2 " "Info: 634: + IC(0.000 ns) + CELL(0.080 ns) = 248.633 ns; Loc. = LCCOMB_X48_Y16_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~11 myArkanoidVHDL:inst|Add251~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 248.807 ns myArkanoidVHDL:inst\|Add251~15 635 COMB LCCOMB_X48_Y16_N14 2 " "Info: 635: + IC(0.000 ns) + CELL(0.174 ns) = 248.807 ns; Loc. = LCCOMB_X48_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add251~13 myArkanoidVHDL:inst|Add251~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.887 ns myArkanoidVHDL:inst\|Add251~17 636 COMB LCCOMB_X48_Y16_N16 2 " "Info: 636: + IC(0.000 ns) + CELL(0.080 ns) = 248.887 ns; Loc. = LCCOMB_X48_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~15 myArkanoidVHDL:inst|Add251~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 248.967 ns myArkanoidVHDL:inst\|Add251~19 637 COMB LCCOMB_X48_Y16_N18 2 " "Info: 637: + IC(0.000 ns) + CELL(0.080 ns) = 248.967 ns; Loc. = LCCOMB_X48_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~17 myArkanoidVHDL:inst|Add251~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.047 ns myArkanoidVHDL:inst\|Add251~21 638 COMB LCCOMB_X48_Y16_N20 2 " "Info: 638: + IC(0.000 ns) + CELL(0.080 ns) = 249.047 ns; Loc. = LCCOMB_X48_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~19 myArkanoidVHDL:inst|Add251~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.127 ns myArkanoidVHDL:inst\|Add251~23 639 COMB LCCOMB_X48_Y16_N22 2 " "Info: 639: + IC(0.000 ns) + CELL(0.080 ns) = 249.127 ns; Loc. = LCCOMB_X48_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~21 myArkanoidVHDL:inst|Add251~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.207 ns myArkanoidVHDL:inst\|Add251~25 640 COMB LCCOMB_X48_Y16_N24 2 " "Info: 640: + IC(0.000 ns) + CELL(0.080 ns) = 249.207 ns; Loc. = LCCOMB_X48_Y16_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~23 myArkanoidVHDL:inst|Add251~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.287 ns myArkanoidVHDL:inst\|Add251~27 641 COMB LCCOMB_X48_Y16_N26 2 " "Info: 641: + IC(0.000 ns) + CELL(0.080 ns) = 249.287 ns; Loc. = LCCOMB_X48_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~25 myArkanoidVHDL:inst|Add251~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.367 ns myArkanoidVHDL:inst\|Add251~29 642 COMB LCCOMB_X48_Y16_N28 2 " "Info: 642: + IC(0.000 ns) + CELL(0.080 ns) = 249.367 ns; Loc. = LCCOMB_X48_Y16_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add251~27 myArkanoidVHDL:inst|Add251~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 249.528 ns myArkanoidVHDL:inst\|Add251~31 643 COMB LCCOMB_X48_Y16_N30 2 " "Info: 643: + IC(0.000 ns) + CELL(0.161 ns) = 249.528 ns; Loc. = LCCOMB_X48_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add251~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add251~29 myArkanoidVHDL:inst|Add251~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 249.986 ns myArkanoidVHDL:inst\|Add251~32 644 COMB LCCOMB_X48_Y15_N0 4 " "Info: 644: + IC(0.000 ns) + CELL(0.458 ns) = 249.986 ns; Loc. = LCCOMB_X48_Y15_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add251~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add251~31 myArkanoidVHDL:inst|Add251~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.609 ns) 251.376 ns myArkanoidVHDL:inst\|Add253~29 645 COMB LCCOMB_X49_Y16_N30 2 " "Info: 645: + IC(0.781 ns) + CELL(0.609 ns) = 251.376 ns; Loc. = LCCOMB_X49_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { myArkanoidVHDL:inst|Add251~32 myArkanoidVHDL:inst|Add253~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.456 ns myArkanoidVHDL:inst\|Add253~31 646 COMB LCCOMB_X49_Y15_N0 2 " "Info: 646: + IC(0.000 ns) + CELL(0.080 ns) = 251.456 ns; Loc. = LCCOMB_X49_Y15_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~29 myArkanoidVHDL:inst|Add253~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.536 ns myArkanoidVHDL:inst\|Add253~33 647 COMB LCCOMB_X49_Y15_N2 2 " "Info: 647: + IC(0.000 ns) + CELL(0.080 ns) = 251.536 ns; Loc. = LCCOMB_X49_Y15_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~31 myArkanoidVHDL:inst|Add253~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.616 ns myArkanoidVHDL:inst\|Add253~35 648 COMB LCCOMB_X49_Y15_N4 2 " "Info: 648: + IC(0.000 ns) + CELL(0.080 ns) = 251.616 ns; Loc. = LCCOMB_X49_Y15_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~33 myArkanoidVHDL:inst|Add253~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.696 ns myArkanoidVHDL:inst\|Add253~37 649 COMB LCCOMB_X49_Y15_N6 2 " "Info: 649: + IC(0.000 ns) + CELL(0.080 ns) = 251.696 ns; Loc. = LCCOMB_X49_Y15_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~35 myArkanoidVHDL:inst|Add253~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.776 ns myArkanoidVHDL:inst\|Add253~39 650 COMB LCCOMB_X49_Y15_N8 2 " "Info: 650: + IC(0.000 ns) + CELL(0.080 ns) = 251.776 ns; Loc. = LCCOMB_X49_Y15_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~37 myArkanoidVHDL:inst|Add253~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.856 ns myArkanoidVHDL:inst\|Add253~41 651 COMB LCCOMB_X49_Y15_N10 2 " "Info: 651: + IC(0.000 ns) + CELL(0.080 ns) = 251.856 ns; Loc. = LCCOMB_X49_Y15_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add253~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add253~39 myArkanoidVHDL:inst|Add253~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 252.314 ns myArkanoidVHDL:inst\|Add253~42 652 COMB LCCOMB_X49_Y15_N12 1 " "Info: 652: + IC(0.000 ns) + CELL(0.458 ns) = 252.314 ns; Loc. = LCCOMB_X49_Y15_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add253~42'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add253~41 myArkanoidVHDL:inst|Add253~42 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.455 ns) 253.618 ns myArkanoidVHDL:inst\|Equal86~8 653 COMB LCCOMB_X49_Y17_N20 1 " "Info: 653: + IC(0.849 ns) + CELL(0.455 ns) = 253.618 ns; Loc. = LCCOMB_X49_Y17_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal86~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { myArkanoidVHDL:inst|Add253~42 myArkanoidVHDL:inst|Equal86~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 254.237 ns myArkanoidVHDL:inst\|Equal86~9 654 COMB LCCOMB_X49_Y17_N26 1 " "Info: 654: + IC(0.297 ns) + CELL(0.322 ns) = 254.237 ns; Loc. = LCCOMB_X49_Y17_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal86~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { myArkanoidVHDL:inst|Equal86~8 myArkanoidVHDL:inst|Equal86~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.322 ns) 255.474 ns myArkanoidVHDL:inst\|Equal86~12 655 COMB LCCOMB_X49_Y13_N14 3 " "Info: 655: + IC(0.915 ns) + CELL(0.322 ns) = 255.474 ns; Loc. = LCCOMB_X49_Y13_N14; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|Equal86~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { myArkanoidVHDL:inst|Equal86~9 myArkanoidVHDL:inst|Equal86~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.322 ns) 256.630 ns myArkanoidVHDL:inst\|process_0~5993 656 COMB LCCOMB_X46_Y13_N12 65 " "Info: 656: + IC(0.834 ns) + CELL(0.322 ns) = 256.630 ns; Loc. = LCCOMB_X46_Y13_N12; Fanout = 65; COMB Node = 'myArkanoidVHDL:inst\|process_0~5993'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { myArkanoidVHDL:inst|Equal86~12 myArkanoidVHDL:inst|process_0~5993 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.517 ns) 258.121 ns myArkanoidVHDL:inst\|Add254~1 657 COMB LCCOMB_X46_Y16_N0 2 " "Info: 657: + IC(0.974 ns) + CELL(0.517 ns) = 258.121 ns; Loc. = LCCOMB_X46_Y16_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add254~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.201 ns myArkanoidVHDL:inst\|Add254~3 658 COMB LCCOMB_X46_Y16_N2 2 " "Info: 658: + IC(0.000 ns) + CELL(0.080 ns) = 258.201 ns; Loc. = LCCOMB_X46_Y16_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~1 myArkanoidVHDL:inst|Add254~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.281 ns myArkanoidVHDL:inst\|Add254~5 659 COMB LCCOMB_X46_Y16_N4 2 " "Info: 659: + IC(0.000 ns) + CELL(0.080 ns) = 258.281 ns; Loc. = LCCOMB_X46_Y16_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~3 myArkanoidVHDL:inst|Add254~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.361 ns myArkanoidVHDL:inst\|Add254~7 660 COMB LCCOMB_X46_Y16_N6 2 " "Info: 660: + IC(0.000 ns) + CELL(0.080 ns) = 258.361 ns; Loc. = LCCOMB_X46_Y16_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~5 myArkanoidVHDL:inst|Add254~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.441 ns myArkanoidVHDL:inst\|Add254~9 661 COMB LCCOMB_X46_Y16_N8 2 " "Info: 661: + IC(0.000 ns) + CELL(0.080 ns) = 258.441 ns; Loc. = LCCOMB_X46_Y16_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~7 myArkanoidVHDL:inst|Add254~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.521 ns myArkanoidVHDL:inst\|Add254~11 662 COMB LCCOMB_X46_Y16_N10 2 " "Info: 662: + IC(0.000 ns) + CELL(0.080 ns) = 258.521 ns; Loc. = LCCOMB_X46_Y16_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~9 myArkanoidVHDL:inst|Add254~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.601 ns myArkanoidVHDL:inst\|Add254~13 663 COMB LCCOMB_X46_Y16_N12 2 " "Info: 663: + IC(0.000 ns) + CELL(0.080 ns) = 258.601 ns; Loc. = LCCOMB_X46_Y16_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~11 myArkanoidVHDL:inst|Add254~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 258.775 ns myArkanoidVHDL:inst\|Add254~15 664 COMB LCCOMB_X46_Y16_N14 2 " "Info: 664: + IC(0.000 ns) + CELL(0.174 ns) = 258.775 ns; Loc. = LCCOMB_X46_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add254~13 myArkanoidVHDL:inst|Add254~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.855 ns myArkanoidVHDL:inst\|Add254~17 665 COMB LCCOMB_X46_Y16_N16 2 " "Info: 665: + IC(0.000 ns) + CELL(0.080 ns) = 258.855 ns; Loc. = LCCOMB_X46_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~15 myArkanoidVHDL:inst|Add254~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.935 ns myArkanoidVHDL:inst\|Add254~19 666 COMB LCCOMB_X46_Y16_N18 2 " "Info: 666: + IC(0.000 ns) + CELL(0.080 ns) = 258.935 ns; Loc. = LCCOMB_X46_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~17 myArkanoidVHDL:inst|Add254~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 259.015 ns myArkanoidVHDL:inst\|Add254~21 667 COMB LCCOMB_X46_Y16_N20 2 " "Info: 667: + IC(0.000 ns) + CELL(0.080 ns) = 259.015 ns; Loc. = LCCOMB_X46_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~19 myArkanoidVHDL:inst|Add254~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 259.095 ns myArkanoidVHDL:inst\|Add254~23 668 COMB LCCOMB_X46_Y16_N22 2 " "Info: 668: + IC(0.000 ns) + CELL(0.080 ns) = 259.095 ns; Loc. = LCCOMB_X46_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~21 myArkanoidVHDL:inst|Add254~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 259.175 ns myArkanoidVHDL:inst\|Add254~25 669 COMB LCCOMB_X46_Y16_N24 2 " "Info: 669: + IC(0.000 ns) + CELL(0.080 ns) = 259.175 ns; Loc. = LCCOMB_X46_Y16_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~23 myArkanoidVHDL:inst|Add254~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 259.255 ns myArkanoidVHDL:inst\|Add254~27 670 COMB LCCOMB_X46_Y16_N26 2 " "Info: 670: + IC(0.000 ns) + CELL(0.080 ns) = 259.255 ns; Loc. = LCCOMB_X46_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~25 myArkanoidVHDL:inst|Add254~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 259.335 ns myArkanoidVHDL:inst\|Add254~29 671 COMB LCCOMB_X46_Y16_N28 2 " "Info: 671: + IC(0.000 ns) + CELL(0.080 ns) = 259.335 ns; Loc. = LCCOMB_X46_Y16_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add254~27 myArkanoidVHDL:inst|Add254~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 259.496 ns myArkanoidVHDL:inst\|Add254~31 672 COMB LCCOMB_X46_Y16_N30 2 " "Info: 672: + IC(0.000 ns) + CELL(0.161 ns) = 259.496 ns; Loc. = LCCOMB_X46_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add254~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add254~29 myArkanoidVHDL:inst|Add254~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 259.954 ns myArkanoidVHDL:inst\|Add254~32 673 COMB LCCOMB_X46_Y15_N0 4 " "Info: 673: + IC(0.000 ns) + CELL(0.458 ns) = 259.954 ns; Loc. = LCCOMB_X46_Y15_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add254~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add254~31 myArkanoidVHDL:inst|Add254~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.595 ns) 261.338 ns myArkanoidVHDL:inst\|Add256~29 674 COMB LCCOMB_X47_Y16_N30 2 " "Info: 674: + IC(0.789 ns) + CELL(0.595 ns) = 261.338 ns; Loc. = LCCOMB_X47_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add256~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { myArkanoidVHDL:inst|Add254~32 myArkanoidVHDL:inst|Add256~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.418 ns myArkanoidVHDL:inst\|Add256~31 675 COMB LCCOMB_X47_Y15_N0 2 " "Info: 675: + IC(0.000 ns) + CELL(0.080 ns) = 261.418 ns; Loc. = LCCOMB_X47_Y15_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add256~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add256~29 myArkanoidVHDL:inst|Add256~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.498 ns myArkanoidVHDL:inst\|Add256~33 676 COMB LCCOMB_X47_Y15_N2 2 " "Info: 676: + IC(0.000 ns) + CELL(0.080 ns) = 261.498 ns; Loc. = LCCOMB_X47_Y15_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add256~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add256~31 myArkanoidVHDL:inst|Add256~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 261.956 ns myArkanoidVHDL:inst\|Add256~34 677 COMB LCCOMB_X47_Y15_N4 1 " "Info: 677: + IC(0.000 ns) + CELL(0.458 ns) = 261.956 ns; Loc. = LCCOMB_X47_Y15_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add256~34'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add256~33 myArkanoidVHDL:inst|Add256~34 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.450 ns) 263.806 ns myArkanoidVHDL:inst\|Equal87~10 678 COMB LCCOMB_X48_Y17_N24 1 " "Info: 678: + IC(1.400 ns) + CELL(0.450 ns) = 263.806 ns; Loc. = LCCOMB_X48_Y17_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal87~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { myArkanoidVHDL:inst|Add256~34 myArkanoidVHDL:inst|Equal87~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 264.426 ns myArkanoidVHDL:inst\|Equal87~11 679 COMB LCCOMB_X48_Y17_N14 2 " "Info: 679: + IC(0.298 ns) + CELL(0.322 ns) = 264.426 ns; Loc. = LCCOMB_X48_Y17_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal87~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { myArkanoidVHDL:inst|Equal87~10 myArkanoidVHDL:inst|Equal87~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.491 ns) 265.408 ns myArkanoidVHDL:inst\|process_0~1426 680 COMB LCCOMB_X47_Y17_N22 65 " "Info: 680: + IC(0.491 ns) + CELL(0.491 ns) = 265.408 ns; Loc. = LCCOMB_X47_Y17_N22; Fanout = 65; COMB Node = 'myArkanoidVHDL:inst\|process_0~1426'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { myArkanoidVHDL:inst|Equal87~11 myArkanoidVHDL:inst|process_0~1426 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.517 ns) 267.121 ns myArkanoidVHDL:inst\|Add257~1 681 COMB LCCOMB_X45_Y16_N0 2 " "Info: 681: + IC(1.196 ns) + CELL(0.517 ns) = 267.121 ns; Loc. = LCCOMB_X45_Y16_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { myArkanoidVHDL:inst|process_0~1426 myArkanoidVHDL:inst|Add257~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.201 ns myArkanoidVHDL:inst\|Add257~3 682 COMB LCCOMB_X45_Y16_N2 2 " "Info: 682: + IC(0.000 ns) + CELL(0.080 ns) = 267.201 ns; Loc. = LCCOMB_X45_Y16_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~1 myArkanoidVHDL:inst|Add257~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.281 ns myArkanoidVHDL:inst\|Add257~5 683 COMB LCCOMB_X45_Y16_N4 2 " "Info: 683: + IC(0.000 ns) + CELL(0.080 ns) = 267.281 ns; Loc. = LCCOMB_X45_Y16_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~3 myArkanoidVHDL:inst|Add257~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.361 ns myArkanoidVHDL:inst\|Add257~7 684 COMB LCCOMB_X45_Y16_N6 2 " "Info: 684: + IC(0.000 ns) + CELL(0.080 ns) = 267.361 ns; Loc. = LCCOMB_X45_Y16_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~5 myArkanoidVHDL:inst|Add257~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.441 ns myArkanoidVHDL:inst\|Add257~9 685 COMB LCCOMB_X45_Y16_N8 2 " "Info: 685: + IC(0.000 ns) + CELL(0.080 ns) = 267.441 ns; Loc. = LCCOMB_X45_Y16_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~7 myArkanoidVHDL:inst|Add257~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.521 ns myArkanoidVHDL:inst\|Add257~11 686 COMB LCCOMB_X45_Y16_N10 2 " "Info: 686: + IC(0.000 ns) + CELL(0.080 ns) = 267.521 ns; Loc. = LCCOMB_X45_Y16_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~9 myArkanoidVHDL:inst|Add257~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.601 ns myArkanoidVHDL:inst\|Add257~13 687 COMB LCCOMB_X45_Y16_N12 2 " "Info: 687: + IC(0.000 ns) + CELL(0.080 ns) = 267.601 ns; Loc. = LCCOMB_X45_Y16_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~11 myArkanoidVHDL:inst|Add257~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 267.775 ns myArkanoidVHDL:inst\|Add257~15 688 COMB LCCOMB_X45_Y16_N14 2 " "Info: 688: + IC(0.000 ns) + CELL(0.174 ns) = 267.775 ns; Loc. = LCCOMB_X45_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add257~13 myArkanoidVHDL:inst|Add257~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.855 ns myArkanoidVHDL:inst\|Add257~17 689 COMB LCCOMB_X45_Y16_N16 2 " "Info: 689: + IC(0.000 ns) + CELL(0.080 ns) = 267.855 ns; Loc. = LCCOMB_X45_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~15 myArkanoidVHDL:inst|Add257~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.935 ns myArkanoidVHDL:inst\|Add257~19 690 COMB LCCOMB_X45_Y16_N18 2 " "Info: 690: + IC(0.000 ns) + CELL(0.080 ns) = 267.935 ns; Loc. = LCCOMB_X45_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add257~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add257~17 myArkanoidVHDL:inst|Add257~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 268.393 ns myArkanoidVHDL:inst\|Add257~20 691 COMB LCCOMB_X45_Y16_N20 4 " "Info: 691: + IC(0.000 ns) + CELL(0.458 ns) = 268.393 ns; Loc. = LCCOMB_X45_Y16_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add257~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add257~19 myArkanoidVHDL:inst|Add257~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.517 ns) 269.745 ns myArkanoidVHDL:inst\|Add260~19 692 COMB LCCOMB_X44_Y16_N20 2 " "Info: 692: + IC(0.835 ns) + CELL(0.517 ns) = 269.745 ns; Loc. = LCCOMB_X44_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { myArkanoidVHDL:inst|Add257~20 myArkanoidVHDL:inst|Add260~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 269.825 ns myArkanoidVHDL:inst\|Add260~21 693 COMB LCCOMB_X44_Y16_N22 2 " "Info: 693: + IC(0.000 ns) + CELL(0.080 ns) = 269.825 ns; Loc. = LCCOMB_X44_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~19 myArkanoidVHDL:inst|Add260~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 269.905 ns myArkanoidVHDL:inst\|Add260~23 694 COMB LCCOMB_X44_Y16_N24 2 " "Info: 694: + IC(0.000 ns) + CELL(0.080 ns) = 269.905 ns; Loc. = LCCOMB_X44_Y16_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~21 myArkanoidVHDL:inst|Add260~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 269.985 ns myArkanoidVHDL:inst\|Add260~25 695 COMB LCCOMB_X44_Y16_N26 2 " "Info: 695: + IC(0.000 ns) + CELL(0.080 ns) = 269.985 ns; Loc. = LCCOMB_X44_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~23 myArkanoidVHDL:inst|Add260~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 270.065 ns myArkanoidVHDL:inst\|Add260~27 696 COMB LCCOMB_X44_Y16_N28 2 " "Info: 696: + IC(0.000 ns) + CELL(0.080 ns) = 270.065 ns; Loc. = LCCOMB_X44_Y16_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~25 myArkanoidVHDL:inst|Add260~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 270.226 ns myArkanoidVHDL:inst\|Add260~29 697 COMB LCCOMB_X44_Y16_N30 2 " "Info: 697: + IC(0.000 ns) + CELL(0.161 ns) = 270.226 ns; Loc. = LCCOMB_X44_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add260~27 myArkanoidVHDL:inst|Add260~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 270.306 ns myArkanoidVHDL:inst\|Add260~31 698 COMB LCCOMB_X44_Y15_N0 2 " "Info: 698: + IC(0.000 ns) + CELL(0.080 ns) = 270.306 ns; Loc. = LCCOMB_X44_Y15_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~29 myArkanoidVHDL:inst|Add260~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 270.386 ns myArkanoidVHDL:inst\|Add260~33 699 COMB LCCOMB_X44_Y15_N2 2 " "Info: 699: + IC(0.000 ns) + CELL(0.080 ns) = 270.386 ns; Loc. = LCCOMB_X44_Y15_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~31 myArkanoidVHDL:inst|Add260~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 270.466 ns myArkanoidVHDL:inst\|Add260~35 700 COMB LCCOMB_X44_Y15_N4 2 " "Info: 700: + IC(0.000 ns) + CELL(0.080 ns) = 270.466 ns; Loc. = LCCOMB_X44_Y15_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~33 myArkanoidVHDL:inst|Add260~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 270.546 ns myArkanoidVHDL:inst\|Add260~37 701 COMB LCCOMB_X44_Y15_N6 2 " "Info: 701: + IC(0.000 ns) + CELL(0.080 ns) = 270.546 ns; Loc. = LCCOMB_X44_Y15_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~35 myArkanoidVHDL:inst|Add260~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 270.626 ns myArkanoidVHDL:inst\|Add260~39 702 COMB LCCOMB_X44_Y15_N8 2 " "Info: 702: + IC(0.000 ns) + CELL(0.080 ns) = 270.626 ns; Loc. = LCCOMB_X44_Y15_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~37 myArkanoidVHDL:inst|Add260~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 270.706 ns myArkanoidVHDL:inst\|Add260~41 703 COMB LCCOMB_X44_Y15_N10 2 " "Info: 703: + IC(0.000 ns) + CELL(0.080 ns) = 270.706 ns; Loc. = LCCOMB_X44_Y15_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~39 myArkanoidVHDL:inst|Add260~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 270.786 ns myArkanoidVHDL:inst\|Add260~43 704 COMB LCCOMB_X44_Y15_N12 2 " "Info: 704: + IC(0.000 ns) + CELL(0.080 ns) = 270.786 ns; Loc. = LCCOMB_X44_Y15_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~41 myArkanoidVHDL:inst|Add260~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 270.960 ns myArkanoidVHDL:inst\|Add260~45 705 COMB LCCOMB_X44_Y15_N14 2 " "Info: 705: + IC(0.000 ns) + CELL(0.174 ns) = 270.960 ns; Loc. = LCCOMB_X44_Y15_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add260~43 myArkanoidVHDL:inst|Add260~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.040 ns myArkanoidVHDL:inst\|Add260~47 706 COMB LCCOMB_X44_Y15_N16 2 " "Info: 706: + IC(0.000 ns) + CELL(0.080 ns) = 271.040 ns; Loc. = LCCOMB_X44_Y15_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~45 myArkanoidVHDL:inst|Add260~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.120 ns myArkanoidVHDL:inst\|Add260~49 707 COMB LCCOMB_X44_Y15_N18 2 " "Info: 707: + IC(0.000 ns) + CELL(0.080 ns) = 271.120 ns; Loc. = LCCOMB_X44_Y15_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~47 myArkanoidVHDL:inst|Add260~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.200 ns myArkanoidVHDL:inst\|Add260~51 708 COMB LCCOMB_X44_Y15_N20 2 " "Info: 708: + IC(0.000 ns) + CELL(0.080 ns) = 271.200 ns; Loc. = LCCOMB_X44_Y15_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~49 myArkanoidVHDL:inst|Add260~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.280 ns myArkanoidVHDL:inst\|Add260~53 709 COMB LCCOMB_X44_Y15_N22 2 " "Info: 709: + IC(0.000 ns) + CELL(0.080 ns) = 271.280 ns; Loc. = LCCOMB_X44_Y15_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add260~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add260~51 myArkanoidVHDL:inst|Add260~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 271.738 ns myArkanoidVHDL:inst\|Add260~54 710 COMB LCCOMB_X44_Y15_N24 1 " "Info: 710: + IC(0.000 ns) + CELL(0.458 ns) = 271.738 ns; Loc. = LCCOMB_X44_Y15_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add260~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add260~53 myArkanoidVHDL:inst|Add260~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 684 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.521 ns) 273.118 ns myArkanoidVHDL:inst\|process_0~6070 711 COMB LCCOMB_X43_Y16_N12 1 " "Info: 711: + IC(0.859 ns) + CELL(0.521 ns) = 273.118 ns; Loc. = LCCOMB_X43_Y16_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6070'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { myArkanoidVHDL:inst|Add260~54 myArkanoidVHDL:inst|process_0~6070 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 273.587 ns myArkanoidVHDL:inst\|process_0~6071 712 COMB LCCOMB_X43_Y16_N18 1 " "Info: 712: + IC(0.291 ns) + CELL(0.178 ns) = 273.587 ns; Loc. = LCCOMB_X43_Y16_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6071'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { myArkanoidVHDL:inst|process_0~6070 myArkanoidVHDL:inst|process_0~6071 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.177 ns) 274.058 ns myArkanoidVHDL:inst\|process_0~6073 713 COMB LCCOMB_X43_Y16_N26 2 " "Info: 713: + IC(0.294 ns) + CELL(0.177 ns) = 274.058 ns; Loc. = LCCOMB_X43_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~6073'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { myArkanoidVHDL:inst|process_0~6071 myArkanoidVHDL:inst|process_0~6073 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 274.542 ns myArkanoidVHDL:inst\|process_0~6084 714 COMB LCCOMB_X43_Y16_N20 1 " "Info: 714: + IC(0.306 ns) + CELL(0.178 ns) = 274.542 ns; Loc. = LCCOMB_X43_Y16_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6084'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { myArkanoidVHDL:inst|process_0~6073 myArkanoidVHDL:inst|process_0~6084 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.178 ns) 275.241 ns myArkanoidVHDL:inst\|process_0~6094 715 COMB LCCOMB_X42_Y16_N28 1 " "Info: 715: + IC(0.521 ns) + CELL(0.178 ns) = 275.241 ns; Loc. = LCCOMB_X42_Y16_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6094'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { myArkanoidVHDL:inst|process_0~6084 myArkanoidVHDL:inst|process_0~6094 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.178 ns) 275.946 ns myArkanoidVHDL:inst\|process_0~6099 716 COMB LCCOMB_X43_Y16_N10 4 " "Info: 716: + IC(0.527 ns) + CELL(0.178 ns) = 275.946 ns; Loc. = LCCOMB_X43_Y16_N10; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~6099'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { myArkanoidVHDL:inst|process_0~6094 myArkanoidVHDL:inst|process_0~6099 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.178 ns) 277.881 ns myArkanoidVHDL:inst\|ballPositionH~1131 717 COMB LCCOMB_X14_Y16_N6 46 " "Info: 717: + IC(1.757 ns) + CELL(0.178 ns) = 277.881 ns; Loc. = LCCOMB_X14_Y16_N6; Fanout = 46; COMB Node = 'myArkanoidVHDL:inst\|ballPositionH~1131'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { myArkanoidVHDL:inst|process_0~6099 myArkanoidVHDL:inst|ballPositionH~1131 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.414 ns) + CELL(0.178 ns) 280.473 ns myArkanoidVHDL:inst\|ballPositionH~1145 718 COMB LCCOMB_X47_Y19_N8 25 " "Info: 718: + IC(2.414 ns) + CELL(0.178 ns) = 280.473 ns; Loc. = LCCOMB_X47_Y19_N8; Fanout = 25; COMB Node = 'myArkanoidVHDL:inst\|ballPositionH~1145'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { myArkanoidVHDL:inst|ballPositionH~1131 myArkanoidVHDL:inst|ballPositionH~1145 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(0.495 ns) 283.640 ns myArkanoidVHDL:inst\|Add295~5 719 COMB LCCOMB_X14_Y13_N10 2 " "Info: 719: + IC(2.672 ns) + CELL(0.495 ns) = 283.640 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { myArkanoidVHDL:inst|ballPositionH~1145 myArkanoidVHDL:inst|Add295~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 283.720 ns myArkanoidVHDL:inst\|Add295~7 720 COMB LCCOMB_X14_Y13_N12 2 " "Info: 720: + IC(0.000 ns) + CELL(0.080 ns) = 283.720 ns; Loc. = LCCOMB_X14_Y13_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add295~5 myArkanoidVHDL:inst|Add295~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 283.894 ns myArkanoidVHDL:inst\|Add295~9 721 COMB LCCOMB_X14_Y13_N14 2 " "Info: 721: + IC(0.000 ns) + CELL(0.174 ns) = 283.894 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add295~7 myArkanoidVHDL:inst|Add295~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 283.974 ns myArkanoidVHDL:inst\|Add295~11 722 COMB LCCOMB_X14_Y13_N16 2 " "Info: 722: + IC(0.000 ns) + CELL(0.080 ns) = 283.974 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add295~9 myArkanoidVHDL:inst|Add295~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 284.054 ns myArkanoidVHDL:inst\|Add295~13 723 COMB LCCOMB_X14_Y13_N18 2 " "Info: 723: + IC(0.000 ns) + CELL(0.080 ns) = 284.054 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add295~11 myArkanoidVHDL:inst|Add295~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 284.134 ns myArkanoidVHDL:inst\|Add295~15 724 COMB LCCOMB_X14_Y13_N20 2 " "Info: 724: + IC(0.000 ns) + CELL(0.080 ns) = 284.134 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add295~13 myArkanoidVHDL:inst|Add295~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 284.214 ns myArkanoidVHDL:inst\|Add295~17 725 COMB LCCOMB_X14_Y13_N22 2 " "Info: 725: + IC(0.000 ns) + CELL(0.080 ns) = 284.214 ns; Loc. = LCCOMB_X14_Y13_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add295~15 myArkanoidVHDL:inst|Add295~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 284.672 ns myArkanoidVHDL:inst\|Add295~18 726 COMB LCCOMB_X14_Y13_N24 1 " "Info: 726: + IC(0.000 ns) + CELL(0.458 ns) = 284.672 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add295~18'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 285.291 ns myArkanoidVHDL:inst\|Equal130~0 727 COMB LCCOMB_X14_Y13_N28 1 " "Info: 727: + IC(0.297 ns) + CELL(0.322 ns) = 285.291 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~0'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.491 ns) 286.071 ns myArkanoidVHDL:inst\|Equal130~4 728 COMB LCCOMB_X14_Y13_N30 1 " "Info: 728: + IC(0.289 ns) + CELL(0.491 ns) = 286.071 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.322 ns) 286.890 ns myArkanoidVHDL:inst\|Equal130~6 729 COMB LCCOMB_X15_Y13_N2 1 " "Info: 729: + IC(0.497 ns) + CELL(0.322 ns) = 286.890 ns; Loc. = LCCOMB_X15_Y13_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.178 ns) 287.957 ns myArkanoidVHDL:inst\|process_0~1510 730 COMB LCCOMB_X15_Y14_N28 2 " "Info: 730: + IC(0.889 ns) + CELL(0.178 ns) = 287.957 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~1510'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.322 ns) 289.178 ns myArkanoidVHDL:inst\|process_0~6199 731 COMB LCCOMB_X16_Y17_N24 1 " "Info: 731: + IC(0.899 ns) + CELL(0.322 ns) = 289.178 ns; Loc. = LCCOMB_X16_Y17_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6199'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6199 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.322 ns) 289.818 ns myArkanoidVHDL:inst\|red0_signal~1242 732 COMB LCCOMB_X16_Y17_N2 3 " "Info: 732: + IC(0.318 ns) + CELL(0.322 ns) = 289.818 ns; Loc. = LCCOMB_X16_Y17_N2; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|red0_signal~1242'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { myArkanoidVHDL:inst|process_0~6199 myArkanoidVHDL:inst|red0_signal~1242 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.178 ns) 290.319 ns myArkanoidVHDL:inst\|red1_signal~1128 733 COMB LCCOMB_X16_Y17_N10 1 " "Info: 733: + IC(0.323 ns) + CELL(0.178 ns) = 290.319 ns; Loc. = LCCOMB_X16_Y17_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|red1_signal~1128'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { myArkanoidVHDL:inst|red0_signal~1242 myArkanoidVHDL:inst|red1_signal~1128 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.178 ns) 291.694 ns myArkanoidVHDL:inst\|red3_signal~1005 734 COMB LCCOMB_X18_Y13_N0 4 " "Info: 734: + IC(1.197 ns) + CELL(0.178 ns) = 291.694 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|red3_signal~1005'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { myArkanoidVHDL:inst|red1_signal~1128 myArkanoidVHDL:inst|red3_signal~1005 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.178 ns) 292.190 ns myArkanoidVHDL:inst\|green3_signal~1201 735 COMB LCCOMB_X18_Y13_N18 2 " "Info: 735: + IC(0.318 ns) + CELL(0.178 ns) = 292.190 ns; Loc. = LCCOMB_X18_Y13_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|green3_signal~1201'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { myArkanoidVHDL:inst|red3_signal~1005 myArkanoidVHDL:inst|green3_signal~1201 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.178 ns) 293.478 ns myArkanoidVHDL:inst\|green3_signal~1208 736 COMB LCCOMB_X26_Y13_N30 11 " "Info: 736: + IC(1.110 ns) + CELL(0.178 ns) = 293.478 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|green3_signal~1208'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { myArkanoidVHDL:inst|green3_signal~1201 myArkanoidVHDL:inst|green3_signal~1208 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.758 ns) 295.054 ns myArkanoidVHDL:inst\|red0_signal 737 REG LCFF_X24_Y13_N21 1 " "Info: 737: + IC(0.818 ns) + CELL(0.758 ns) = 295.054 ns; Loc. = LCFF_X24_Y13_N21; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red0_signal'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { myArkanoidVHDL:inst|green3_signal~1208 myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "139.441 ns ( 47.26 % ) " "Info: Total cell delay = 139.441 ns ( 47.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "155.613 ns ( 52.74 % ) " "Info: Total interconnect delay = 155.613 ns ( 52.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "295.054 ns" { pin_l21 myArkanoidVHDL:inst|ballPositionV~1171 myArkanoidVHDL:inst|Add114~1 myArkanoidVHDL:inst|Add114~3 myArkanoidVHDL:inst|Add114~5 myArkanoidVHDL:inst|Add114~7 myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~26 myArkanoidVHDL:inst|ballPositionV~1251 myArkanoidVHDL:inst|Add117~27 myArkanoidVHDL:inst|Add117~29 myArkanoidVHDL:inst|Add117~31 myArkanoidVHDL:inst|Add117~33 myArkanoidVHDL:inst|Add117~35 myArkanoidVHDL:inst|Add117~37 myArkanoidVHDL:inst|Add117~38 myArkanoidVHDL:inst|LessThan241~2 myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3895 myArkanoidVHDL:inst|process_0~3897 myArkanoidVHDL:inst|process_0~3898 myArkanoidVHDL:inst|process_0~3899 myArkanoidVHDL:inst|process_0~3902 myArkanoidVHDL:inst|process_0~3926 myArkanoidVHDL:inst|process_0~6234 myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~3 myArkanoidVHDL:inst|Add127~5 myArkanoidVHDL:inst|Add127~7 myArkanoidVHDL:inst|Add127~9 myArkanoidVHDL:inst|Add127~11 myArkanoidVHDL:inst|Add127~13 myArkanoidVHDL:inst|Add127~15 myArkanoidVHDL:inst|Add127~17 myArkanoidVHDL:inst|Add127~19 myArkanoidVHDL:inst|Add127~20 myArkanoidVHDL:inst|Add131~21 myArkanoidVHDL:inst|Add131~23 myArkanoidVHDL:inst|Add131~25 myArkanoidVHDL:inst|Add131~27 myArkanoidVHDL:inst|Add131~29 myArkanoidVHDL:inst|Add131~31 myArkanoidVHDL:inst|Add131~33 myArkanoidVHDL:inst|Add131~35 myArkanoidVHDL:inst|Add131~37 myArkanoidVHDL:inst|Add131~39 myArkanoidVHDL:inst|Add131~41 myArkanoidVHDL:inst|Add131~43 myArkanoidVHDL:inst|Add131~45 myArkanoidVHDL:inst|Add131~47 myArkanoidVHDL:inst|Add131~49 myArkanoidVHDL:inst|Add131~51 myArkanoidVHDL:inst|Add131~53 myArkanoidVHDL:inst|Add131~54 myArkanoidVHDL:inst|process_0~3974 myArkanoidVHDL:inst|process_0~3975 myArkanoidVHDL:inst|process_0~3977 myArkanoidVHDL:inst|process_0~3979 myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3987 myArkanoidVHDL:inst|process_0~6240 myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~33 myArkanoidVHDL:inst|Add133~35 myArkanoidVHDL:inst|Add133~37 myArkanoidVHDL:inst|Add133~39 myArkanoidVHDL:inst|Add133~41 myArkanoidVHDL:inst|Add133~43 myArkanoidVHDL:inst|Add133~45 myArkanoidVHDL:inst|Add133~47 myArkanoidVHDL:inst|Add133~49 myArkanoidVHDL:inst|Add133~51 myArkanoidVHDL:inst|Add133~53 myArkanoidVHDL:inst|Add133~55 myArkanoidVHDL:inst|Add133~57 myArkanoidVHDL:inst|Add133~59 myArkanoidVHDL:inst|Add133~61 myArkanoidVHDL:inst|Add133~62 myArkanoidVHDL:inst|process_0~6241 myArkanoidVHDL:inst|process_0~3997 myArkanoidVHDL:inst|process_0~4003 myArkanoidVHDL:inst|process_0~4007 myArkanoidVHDL:inst|process_0~4031 myArkanoidVHDL:inst|process_0~4048 myArkanoidVHDL:inst|process_0~4051 myArkanoidVHDL:inst|process_0~4052 myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~21 myArkanoidVHDL:inst|Add139~23 myArkanoidVHDL:inst|Add139~25 myArkanoidVHDL:inst|Add139~27 myArkanoidVHDL:inst|Add139~28 myArkanoidVHDL:inst|Add142~25 myArkanoidVHDL:inst|Add142~27 myArkanoidVHDL:inst|Add142~29 myArkanoidVHDL:inst|Add142~31 myArkanoidVHDL:inst|Add142~33 myArkanoidVHDL:inst|Add142~35 myArkanoidVHDL:inst|Add142~37 myArkanoidVHDL:inst|Add142~39 myArkanoidVHDL:inst|Add142~41 myArkanoidVHDL:inst|Add142~43 myArkanoidVHDL:inst|Add142~45 myArkanoidVHDL:inst|Add142~47 myArkanoidVHDL:inst|Add142~49 myArkanoidVHDL:inst|Add142~51 myArkanoidVHDL:inst|Add142~52 myArkanoidVHDL:inst|LessThan328~7 myArkanoidVHDL:inst|LessThan328~8 myArkanoidVHDL:inst|LessThan328~12 myArkanoidVHDL:inst|process_0~4059 myArkanoidVHDL:inst|process_0~4074 myArkanoidVHDL:inst|process_0~4118 myArkanoidVHDL:inst|process_0~4407 myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~17 myArkanoidVHDL:inst|Add145~19 myArkanoidVHDL:inst|Add145~21 myArkanoidVHDL:inst|Add145~23 myArkanoidVHDL:inst|Add145~25 myArkanoidVHDL:inst|Add145~27 myArkanoidVHDL:inst|Add145~29 myArkanoidVHDL:inst|Add145~31 myArkanoidVHDL:inst|Add145~32 myArkanoidVHDL:inst|Add150~29 myArkanoidVHDL:inst|Add150~31 myArkanoidVHDL:inst|Add150~33 myArkanoidVHDL:inst|Add150~35 myArkanoidVHDL:inst|Add150~37 myArkanoidVHDL:inst|Add150~39 myArkanoidVHDL:inst|Add150~41 myArkanoidVHDL:inst|Add150~43 myArkanoidVHDL:inst|Add150~45 myArkanoidVHDL:inst|Add150~47 myArkanoidVHDL:inst|Add150~49 myArkanoidVHDL:inst|Add150~50 myArkanoidVHDL:inst|process_0~4452 myArkanoidVHDL:inst|process_0~4453 myArkanoidVHDL:inst|process_0~4454 myArkanoidVHDL:inst|process_0~4455 myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|process_0~4464 myArkanoidVHDL:inst|process_0~4467 myArkanoidVHDL:inst|process_0~4468 myArkanoidVHDL:inst|process_0~4469 myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~20 myArkanoidVHDL:inst|Add153~21 myArkanoidVHDL:inst|Add153~22 myArkanoidVHDL:inst|LessThan377~7 myArkanoidVHDL:inst|LessThan377~9 myArkanoidVHDL:inst|LessThan377~12 myArkanoidVHDL:inst|process_0~4473 myArkanoidVHDL:inst|process_0~4474 myArkanoidVHDL:inst|process_0~4475 myArkanoidVHDL:inst|process_0~4484 myArkanoidVHDL:inst|process_0~4539 myArkanoidVHDL:inst|process_0~6298 myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~17 myArkanoidVHDL:inst|Add157~19 myArkanoidVHDL:inst|Add157~21 myArkanoidVHDL:inst|Add157~23 myArkanoidVHDL:inst|Add157~25 myArkanoidVHDL:inst|Add157~27 myArkanoidVHDL:inst|Add157~29 myArkanoidVHDL:inst|Add157~31 myArkanoidVHDL:inst|Add157~32 myArkanoidVHDL:inst|Add162~29 myArkanoidVHDL:inst|Add162~31 myArkanoidVHDL:inst|Add162~33 myArkanoidVHDL:inst|Add162~35 myArkanoidVHDL:inst|Add162~37 myArkanoidVHDL:inst|Add162~39 myArkanoidVHDL:inst|Add162~41 myArkanoidVHDL:inst|Add162~43 myArkanoidVHDL:inst|Add162~45 myArkanoidVHDL:inst|Add162~47 myArkanoidVHDL:inst|Add162~49 myArkanoidVHDL:inst|Add162~50 myArkanoidVHDL:inst|process_0~4549 myArkanoidVHDL:inst|process_0~4555 myArkanoidVHDL:inst|process_0~4560 myArkanoidVHDL:inst|process_0~4582 myArkanoidVHDL:inst|process_0~4583 myArkanoidVHDL:inst|process_0~4599 myArkanoidVHDL:inst|process_0~4600 myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~4 myArkanoidVHDL:inst|Add165~5 myArkanoidVHDL:inst|Add165~7 myArkanoidVHDL:inst|Add165~8 myArkanoidVHDL:inst|process_0~4603 myArkanoidVHDL:inst|LessThan431~5 myArkanoidVHDL:inst|LessThan431~7 myArkanoidVHDL:inst|process_0~4604 myArkanoidVHDL:inst|process_0~4625 myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4642 myArkanoidVHDL:inst|process_0~4658 myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~33 myArkanoidVHDL:inst|Add169~35 myArkanoidVHDL:inst|Add169~37 myArkanoidVHDL:inst|Add169~38 myArkanoidVHDL:inst|Add171~39 myArkanoidVHDL:inst|Add171~41 myArkanoidVHDL:inst|Add171~43 myArkanoidVHDL:inst|Add171~45 myArkanoidVHDL:inst|Add171~47 myArkanoidVHDL:inst|Add171~49 myArkanoidVHDL:inst|Add171~51 myArkanoidVHDL:inst|Add171~52 myArkanoidVHDL:inst|process_0~4660 myArkanoidVHDL:inst|process_0~4663 myArkanoidVHDL:inst|process_0~4715 myArkanoidVHDL:inst|process_0~4716 myArkanoidVHDL:inst|process_0~4718 myArkanoidVHDL:inst|process_0~4719 myArkanoidVHDL:inst|process_0~4720 myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~10 myArkanoidVHDL:inst|Add179~11 myArkanoidVHDL:inst|Add179~13 myArkanoidVHDL:inst|Add179~15 myArkanoidVHDL:inst|Add179~17 myArkanoidVHDL:inst|Add179~19 myArkanoidVHDL:inst|Add179~21 myArkanoidVHDL:inst|Add179~23 myArkanoidVHDL:inst|Add179~25 myArkanoidVHDL:inst|Add179~27 myArkanoidVHDL:inst|Add179~29 myArkanoidVHDL:inst|Add179~31 myArkanoidVHDL:inst|Add179~33 myArkanoidVHDL:inst|Add179~35 myArkanoidVHDL:inst|Add179~37 myArkanoidVHDL:inst|Add179~39 myArkanoidVHDL:inst|Add179~41 myArkanoidVHDL:inst|Add179~43 myArkanoidVHDL:inst|Add179~45 myArkanoidVHDL:inst|Add179~47 myArkanoidVHDL:inst|Add179~49 myArkanoidVHDL:inst|Add179~51 myArkanoidVHDL:inst|Add179~53 myArkanoidVHDL:inst|Add179~55 myArkanoidVHDL:inst|Add179~57 myArkanoidVHDL:inst|Add179~59 myArkanoidVHDL:inst|Add179~60 myArkanoidVHDL:inst|process_0~4763 myArkanoidVHDL:inst|process_0~4764 myArkanoidVHDL:inst|process_0~4771 myArkanoidVHDL:inst|process_0~4791 myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|process_0~4795 myArkanoidVHDL:inst|process_0~4796 myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add184~29 myArkanoidVHDL:inst|Add184~31 myArkanoidVHDL:inst|Add184~33 myArkanoidVHDL:inst|Add184~34 myArkanoidVHDL:inst|LessThan517~8 myArkanoidVHDL:inst|LessThan517~9 myArkanoidVHDL:inst|process_0~4803 myArkanoidVHDL:inst|process_0~4838 myArkanoidVHDL:inst|process_0~4857 myArkanoidVHDL:inst|process_0~4858 myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~6 myArkanoidVHDL:inst|process_0~3752 myArkanoidVHDL:inst|process_0~3750 myArkanoidVHDL:inst|process_0~6418 myArkanoidVHDL:inst|process_0~5408 myArkanoidVHDL:inst|process_0~5416 myArkanoidVHDL:inst|ballPositionV~1213 myArkanoidVHDL:inst|ballPositionV~1241 myArkanoidVHDL:inst|ballPositionV~971 myArkanoidVHDL:inst|process_0~5429 myArkanoidVHDL:inst|process_0~5430 myArkanoidVHDL:inst|process_0~5431 myArkanoidVHDL:inst|process_0~5476 myArkanoidVHDL:inst|process_0~1396 myArkanoidVHDL:inst|Add227~1 myArkanoidVHDL:inst|Add227~3 myArkanoidVHDL:inst|Add227~5 myArkanoidVHDL:inst|Add227~7 myArkanoidVHDL:inst|Add227~9 myArkanoidVHDL:inst|Add227~11 myArkanoidVHDL:inst|Add227~13 myArkanoidVHDL:inst|Add227~15 myArkanoidVHDL:inst|Add227~17 myArkanoidVHDL:inst|Add227~19 myArkanoidVHDL:inst|Add227~21 myArkanoidVHDL:inst|Add227~23 myArkanoidVHDL:inst|Add227~25 myArkanoidVHDL:inst|Add227~27 myArkanoidVHDL:inst|Add227~29 myArkanoidVHDL:inst|Add227~31 myArkanoidVHDL:inst|Add227~32 myArkanoidVHDL:inst|Add229~29 myArkanoidVHDL:inst|Add229~31 myArkanoidVHDL:inst|Add229~33 myArkanoidVHDL:inst|Add229~35 myArkanoidVHDL:inst|Add229~37 myArkanoidVHDL:inst|Add229~39 myArkanoidVHDL:inst|Add229~41 myArkanoidVHDL:inst|Add229~43 myArkanoidVHDL:inst|Add229~45 myArkanoidVHDL:inst|Add229~47 myArkanoidVHDL:inst|Add229~49 myArkanoidVHDL:inst|Add229~51 myArkanoidVHDL:inst|Add229~53 myArkanoidVHDL:inst|Add229~55 myArkanoidVHDL:inst|Add229~57 myArkanoidVHDL:inst|Add229~58 myArkanoidVHDL:inst|Equal78~2 myArkanoidVHDL:inst|Equal78~5 myArkanoidVHDL:inst|process_0~1399 myArkanoidVHDL:inst|Add230~1 myArkanoidVHDL:inst|Add230~3 myArkanoidVHDL:inst|Add230~5 myArkanoidVHDL:inst|Add230~7 myArkanoidVHDL:inst|Add230~9 myArkanoidVHDL:inst|Add230~11 myArkanoidVHDL:inst|Add230~13 myArkanoidVHDL:inst|Add230~15 myArkanoidVHDL:inst|Add230~16 myArkanoidVHDL:inst|Add232~13 myArkanoidVHDL:inst|Add232~15 myArkanoidVHDL:inst|Add232~17 myArkanoidVHDL:inst|Add232~19 myArkanoidVHDL:inst|Add232~21 myArkanoidVHDL:inst|Add232~23 myArkanoidVHDL:inst|Add232~25 myArkanoidVHDL:inst|Add232~27 myArkanoidVHDL:inst|Add232~28 myArkanoidVHDL:inst|Equal79~8 myArkanoidVHDL:inst|Equal79~10 myArkanoidVHDL:inst|Equal79~13 myArkanoidVHDL:inst|process_0~5480 myArkanoidVHDL:inst|Add233~1 myArkanoidVHDL:inst|Add233~3 myArkanoidVHDL:inst|Add233~5 myArkanoidVHDL:inst|Add233~7 myArkanoidVHDL:inst|Add233~9 myArkanoidVHDL:inst|Add233~11 myArkanoidVHDL:inst|Add233~13 myArkanoidVHDL:inst|Add233~15 myArkanoidVHDL:inst|Add233~16 myArkanoidVHDL:inst|Add235~13 myArkanoidVHDL:inst|Add235~15 myArkanoidVHDL:inst|Add235~17 myArkanoidVHDL:inst|Add235~19 myArkanoidVHDL:inst|Add235~21 myArkanoidVHDL:inst|Add235~23 myArkanoidVHDL:inst|Add235~25 myArkanoidVHDL:inst|Add235~27 myArkanoidVHDL:inst|Add235~29 myArkanoidVHDL:inst|Add235~31 myArkanoidVHDL:inst|Add235~33 myArkanoidVHDL:inst|Add235~35 myArkanoidVHDL:inst|Add235~37 myArkanoidVHDL:inst|Add235~39 myArkanoidVHDL:inst|Add235~40 myArkanoidVHDL:inst|Equal80~8 myArkanoidVHDL:inst|Equal80~9 myArkanoidVHDL:inst|Equal80~12 myArkanoidVHDL:inst|process_0~5490 myArkanoidVHDL:inst|Add236~1 myArkanoidVHDL:inst|Add236~3 myArkanoidVHDL:inst|Add236~5 myArkanoidVHDL:inst|Add236~7 myArkanoidVHDL:inst|Add236~9 myArkanoidVHDL:inst|Add236~11 myArkanoidVHDL:inst|Add236~13 myArkanoidVHDL:inst|Add236~15 myArkanoidVHDL:inst|Add236~17 myArkanoidVHDL:inst|Add236~19 myArkanoidVHDL:inst|Add236~21 myArkanoidVHDL:inst|Add236~23 myArkanoidVHDL:inst|Add236~25 myArkanoidVHDL:inst|Add236~27 myArkanoidVHDL:inst|Add236~29 myArkanoidVHDL:inst|Add236~31 myArkanoidVHDL:inst|Add236~32 myArkanoidVHDL:inst|Add238~29 myArkanoidVHDL:inst|Add238~31 myArkanoidVHDL:inst|Add238~33 myArkanoidVHDL:inst|Add238~35 myArkanoidVHDL:inst|Add238~37 myArkanoidVHDL:inst|Add238~39 myArkanoidVHDL:inst|Add238~41 myArkanoidVHDL:inst|Add238~43 myArkanoidVHDL:inst|Add238~45 myArkanoidVHDL:inst|Add238~47 myArkanoidVHDL:inst|Add238~49 myArkanoidVHDL:inst|Add238~51 myArkanoidVHDL:inst|Add238~53 myArkanoidVHDL:inst|Add238~54 myArkanoidVHDL:inst|Equal81~12 myArkanoidVHDL:inst|Equal81~13 myArkanoidVHDL:inst|process_0~1408 myArkanoidVHDL:inst|Add239~1 myArkanoidVHDL:inst|Add239~3 myArkanoidVHDL:inst|Add239~5 myArkanoidVHDL:inst|Add239~7 myArkanoidVHDL:inst|Add239~9 myArkanoidVHDL:inst|Add239~11 myArkanoidVHDL:inst|Add239~13 myArkanoidVHDL:inst|Add239~15 myArkanoidVHDL:inst|Add239~17 myArkanoidVHDL:inst|Add239~19 myArkanoidVHDL:inst|Add239~21 myArkanoidVHDL:inst|Add239~23 myArkanoidVHDL:inst|Add239~25 myArkanoidVHDL:inst|Add239~27 myArkanoidVHDL:inst|Add239~29 myArkanoidVHDL:inst|Add239~31 myArkanoidVHDL:inst|Add239~32 myArkanoidVHDL:inst|Add241~29 myArkanoidVHDL:inst|Add241~31 myArkanoidVHDL:inst|Add241~33 myArkanoidVHDL:inst|Add241~35 myArkanoidVHDL:inst|Add241~37 myArkanoidVHDL:inst|Add241~39 myArkanoidVHDL:inst|Add241~41 myArkanoidVHDL:inst|Add241~43 myArkanoidVHDL:inst|Add241~45 myArkanoidVHDL:inst|Add241~47 myArkanoidVHDL:inst|Add241~49 myArkanoidVHDL:inst|Add241~51 myArkanoidVHDL:inst|Add241~53 myArkanoidVHDL:inst|Add241~55 myArkanoidVHDL:inst|Add241~56 myArkanoidVHDL:inst|Equal82~12 myArkanoidVHDL:inst|Equal82~13 myArkanoidVHDL:inst|process_0~1411 myArkanoidVHDL:inst|Add242~1 myArkanoidVHDL:inst|Add242~3 myArkanoidVHDL:inst|Add242~5 myArkanoidVHDL:inst|Add242~7 myArkanoidVHDL:inst|Add242~9 myArkanoidVHDL:inst|Add242~11 myArkanoidVHDL:inst|Add242~13 myArkanoidVHDL:inst|Add242~15 myArkanoidVHDL:inst|Add242~17 myArkanoidVHDL:inst|Add242~19 myArkanoidVHDL:inst|Add242~21 myArkanoidVHDL:inst|Add242~23 myArkanoidVHDL:inst|Add242~25 myArkanoidVHDL:inst|Add242~27 myArkanoidVHDL:inst|Add242~29 myArkanoidVHDL:inst|Add242~31 myArkanoidVHDL:inst|Add242~32 myArkanoidVHDL:inst|Add244~29 myArkanoidVHDL:inst|Add244~31 myArkanoidVHDL:inst|Add244~33 myArkanoidVHDL:inst|Add244~35 myArkanoidVHDL:inst|Add244~37 myArkanoidVHDL:inst|Add244~39 myArkanoidVHDL:inst|Add244~41 myArkanoidVHDL:inst|Add244~43 myArkanoidVHDL:inst|Add244~45 myArkanoidVHDL:inst|Add244~47 myArkanoidVHDL:inst|Add244~48 myArkanoidVHDL:inst|Equal83~10 myArkanoidVHDL:inst|Equal83~11 myArkanoidVHDL:inst|process_0~5508 myArkanoidVHDL:inst|Add245~1 myArkanoidVHDL:inst|Add245~3 myArkanoidVHDL:inst|Add245~5 myArkanoidVHDL:inst|Add245~7 myArkanoidVHDL:inst|Add245~9 myArkanoidVHDL:inst|Add245~11 myArkanoidVHDL:inst|Add245~13 myArkanoidVHDL:inst|Add245~15 myArkanoidVHDL:inst|Add245~17 myArkanoidVHDL:inst|Add245~19 myArkanoidVHDL:inst|Add245~21 myArkanoidVHDL:inst|Add245~23 myArkanoidVHDL:inst|Add245~25 myArkanoidVHDL:inst|Add245~27 myArkanoidVHDL:inst|Add245~29 myArkanoidVHDL:inst|Add245~31 myArkanoidVHDL:inst|Add245~32 myArkanoidVHDL:inst|Add247~29 myArkanoidVHDL:inst|Add247~31 myArkanoidVHDL:inst|Add247~33 myArkanoidVHDL:inst|Add247~35 myArkanoidVHDL:inst|Add247~37 myArkanoidVHDL:inst|Add247~39 myArkanoidVHDL:inst|Add247~41 myArkanoidVHDL:inst|Add247~43 myArkanoidVHDL:inst|Add247~45 myArkanoidVHDL:inst|Add247~47 myArkanoidVHDL:inst|Add247~49 myArkanoidVHDL:inst|Add247~51 myArkanoidVHDL:inst|Add247~52 myArkanoidVHDL:inst|Equal84~12 myArkanoidVHDL:inst|Equal84~13 myArkanoidVHDL:inst|Equal84~14 myArkanoidVHDL:inst|process_0~5511 myArkanoidVHDL:inst|Add248~1 myArkanoidVHDL:inst|Add248~3 myArkanoidVHDL:inst|Add248~5 myArkanoidVHDL:inst|Add248~7 myArkanoidVHDL:inst|Add248~9 myArkanoidVHDL:inst|Add248~11 myArkanoidVHDL:inst|Add248~13 myArkanoidVHDL:inst|Add248~15 myArkanoidVHDL:inst|Add248~17 myArkanoidVHDL:inst|Add248~19 myArkanoidVHDL:inst|Add248~21 myArkanoidVHDL:inst|Add248~23 myArkanoidVHDL:inst|Add248~25 myArkanoidVHDL:inst|Add248~27 myArkanoidVHDL:inst|Add248~29 myArkanoidVHDL:inst|Add248~31 myArkanoidVHDL:inst|Add248~32 myArkanoidVHDL:inst|Add250~29 myArkanoidVHDL:inst|Add250~31 myArkanoidVHDL:inst|Add250~33 myArkanoidVHDL:inst|Add250~35 myArkanoidVHDL:inst|Add250~37 myArkanoidVHDL:inst|Add250~39 myArkanoidVHDL:inst|Add250~41 myArkanoidVHDL:inst|Add250~43 myArkanoidVHDL:inst|Add250~45 myArkanoidVHDL:inst|Add250~47 myArkanoidVHDL:inst|Add250~48 myArkanoidVHDL:inst|Equal85~10 myArkanoidVHDL:inst|Equal85~11 myArkanoidVHDL:inst|Equal85~12 myArkanoidVHDL:inst|process_0~5514 myArkanoidVHDL:inst|Add251~1 myArkanoidVHDL:inst|Add251~3 myArkanoidVHDL:inst|Add251~5 myArkanoidVHDL:inst|Add251~7 myArkanoidVHDL:inst|Add251~9 myArkanoidVHDL:inst|Add251~11 myArkanoidVHDL:inst|Add251~13 myArkanoidVHDL:inst|Add251~15 myArkanoidVHDL:inst|Add251~17 myArkanoidVHDL:inst|Add251~19 myArkanoidVHDL:inst|Add251~21 myArkanoidVHDL:inst|Add251~23 myArkanoidVHDL:inst|Add251~25 myArkanoidVHDL:inst|Add251~27 myArkanoidVHDL:inst|Add251~29 myArkanoidVHDL:inst|Add251~31 myArkanoidVHDL:inst|Add251~32 myArkanoidVHDL:inst|Add253~29 myArkanoidVHDL:inst|Add253~31 myArkanoidVHDL:inst|Add253~33 myArkanoidVHDL:inst|Add253~35 myArkanoidVHDL:inst|Add253~37 myArkanoidVHDL:inst|Add253~39 myArkanoidVHDL:inst|Add253~41 myArkanoidVHDL:inst|Add253~42 myArkanoidVHDL:inst|Equal86~8 myArkanoidVHDL:inst|Equal86~9 myArkanoidVHDL:inst|Equal86~12 myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add254~1 myArkanoidVHDL:inst|Add254~3 myArkanoidVHDL:inst|Add254~5 myArkanoidVHDL:inst|Add254~7 myArkanoidVHDL:inst|Add254~9 myArkanoidVHDL:inst|Add254~11 myArkanoidVHDL:inst|Add254~13 myArkanoidVHDL:inst|Add254~15 myArkanoidVHDL:inst|Add254~17 myArkanoidVHDL:inst|Add254~19 myArkanoidVHDL:inst|Add254~21 myArkanoidVHDL:inst|Add254~23 myArkanoidVHDL:inst|Add254~25 myArkanoidVHDL:inst|Add254~27 myArkanoidVHDL:inst|Add254~29 myArkanoidVHDL:inst|Add254~31 myArkanoidVHDL:inst|Add254~32 myArkanoidVHDL:inst|Add256~29 myArkanoidVHDL:inst|Add256~31 myArkanoidVHDL:inst|Add256~33 myArkanoidVHDL:inst|Add256~34 myArkanoidVHDL:inst|Equal87~10 myArkanoidVHDL:inst|Equal87~11 myArkanoidVHDL:inst|process_0~1426 myArkanoidVHDL:inst|Add257~1 myArkanoidVHDL:inst|Add257~3 myArkanoidVHDL:inst|Add257~5 myArkanoidVHDL:inst|Add257~7 myArkanoidVHDL:inst|Add257~9 myArkanoidVHDL:inst|Add257~11 myArkanoidVHDL:inst|Add257~13 myArkanoidVHDL:inst|Add257~15 myArkanoidVHDL:inst|Add257~17 myArkanoidVHDL:inst|Add257~19 myArkanoidVHDL:inst|Add257~20 myArkanoidVHDL:inst|Add260~19 myArkanoidVHDL:inst|Add260~21 myArkanoidVHDL:inst|Add260~23 myArkanoidVHDL:inst|Add260~25 myArkanoidVHDL:inst|Add260~27 myArkanoidVHDL:inst|Add260~29 myArkanoidVHDL:inst|Add260~31 myArkanoidVHDL:inst|Add260~33 myArkanoidVHDL:inst|Add260~35 myArkanoidVHDL:inst|Add260~37 myArkanoidVHDL:inst|Add260~39 myArkanoidVHDL:inst|Add260~41 myArkanoidVHDL:inst|Add260~43 myArkanoidVHDL:inst|Add260~45 myArkanoidVHDL:inst|Add260~47 myArkanoidVHDL:inst|Add260~49 myArkanoidVHDL:inst|Add260~51 myArkanoidVHDL:inst|Add260~53 myArkanoidVHDL:inst|Add260~54 myArkanoidVHDL:inst|process_0~6070 myArkanoidVHDL:inst|process_0~6071 myArkanoidVHDL:inst|process_0~6073 myArkanoidVHDL:inst|process_0~6084 myArkanoidVHDL:inst|process_0~6094 myArkanoidVHDL:inst|process_0~6099 myArkanoidVHDL:inst|ballPositionH~1131 myArkanoidVHDL:inst|ballPositionH~1145 myArkanoidVHDL:inst|Add295~5 myArkanoidVHDL:inst|Add295~7 myArkanoidVHDL:inst|Add295~9 myArkanoidVHDL:inst|Add295~11 myArkanoidVHDL:inst|Add295~13 myArkanoidVHDL:inst|Add295~15 myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6199 myArkanoidVHDL:inst|red0_signal~1242 myArkanoidVHDL:inst|red1_signal~1128 myArkanoidVHDL:inst|red3_signal~1005 myArkanoidVHDL:inst|green3_signal~1201 myArkanoidVHDL:inst|green3_signal~1208 myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "295.054 ns" { pin_l21 {} pin_l21~combout {} myArkanoidVHDL:inst|ballPositionV~1171 {} myArkanoidVHDL:inst|Add114~1 {} myArkanoidVHDL:inst|Add114~3 {} myArkanoidVHDL:inst|Add114~5 {} myArkanoidVHDL:inst|Add114~7 {} myArkanoidVHDL:inst|Add114~9 {} myArkanoidVHDL:inst|Add114~11 {} myArkanoidVHDL:inst|Add114~13 {} myArkanoidVHDL:inst|Add114~15 {} myArkanoidVHDL:inst|Add114~17 {} myArkanoidVHDL:inst|Add114~19 {} myArkanoidVHDL:inst|Add114~21 {} myArkanoidVHDL:inst|Add114~23 {} myArkanoidVHDL:inst|Add114~25 {} myArkanoidVHDL:inst|Add114~26 {} myArkanoidVHDL:inst|ballPositionV~1251 {} myArkanoidVHDL:inst|Add117~27 {} myArkanoidVHDL:inst|Add117~29 {} myArkanoidVHDL:inst|Add117~31 {} myArkanoidVHDL:inst|Add117~33 {} myArkanoidVHDL:inst|Add117~35 {} myArkanoidVHDL:inst|Add117~37 {} myArkanoidVHDL:inst|Add117~38 {} myArkanoidVHDL:inst|LessThan241~2 {} myArkanoidVHDL:inst|LessThan241~4 {} myArkanoidVHDL:inst|process_0~3895 {} myArkanoidVHDL:inst|process_0~3897 {} myArkanoidVHDL:inst|process_0~3898 {} myArkanoidVHDL:inst|process_0~3899 {} myArkanoidVHDL:inst|process_0~3902 {} myArkanoidVHDL:inst|process_0~3926 {} myArkanoidVHDL:inst|process_0~6234 {} myArkanoidVHDL:inst|Add127~1 {} myArkanoidVHDL:inst|Add127~3 {} myArkanoidVHDL:inst|Add127~5 {} myArkanoidVHDL:inst|Add127~7 {} myArkanoidVHDL:inst|Add127~9 {} myArkanoidVHDL:inst|Add127~11 {} myArkanoidVHDL:inst|Add127~13 {} myArkanoidVHDL:inst|Add127~15 {} myArkanoidVHDL:inst|Add127~17 {} myArkanoidVHDL:inst|Add127~19 {} myArkanoidVHDL:inst|Add127~20 {} myArkanoidVHDL:inst|Add131~21 {} myArkanoidVHDL:inst|Add131~23 {} myArkanoidVHDL:inst|Add131~25 {} myArkanoidVHDL:inst|Add131~27 {} myArkanoidVHDL:inst|Add131~29 {} myArkanoidVHDL:inst|Add131~31 {} myArkanoidVHDL:inst|Add131~33 {} myArkanoidVHDL:inst|Add131~35 {} myArkanoidVHDL:inst|Add131~37 {} myArkanoidVHDL:inst|Add131~39 {} myArkanoidVHDL:inst|Add131~41 {} myArkanoidVHDL:inst|Add131~43 {} myArkanoidVHDL:inst|Add131~45 {} myArkanoidVHDL:inst|Add131~47 {} myArkanoidVHDL:inst|Add131~49 {} myArkanoidVHDL:inst|Add131~51 {} myArkanoidVHDL:inst|Add131~53 {} myArkanoidVHDL:inst|Add131~54 {} myArkanoidVHDL:inst|process_0~3974 {} myArkanoidVHDL:inst|process_0~3975 {} myArkanoidVHDL:inst|process_0~3977 {} myArkanoidVHDL:inst|process_0~3979 {} myArkanoidVHDL:inst|process_0~3982 {} myArkanoidVHDL:inst|process_0~3987 {} myArkanoidVHDL:inst|process_0~6240 {} myArkanoidVHDL:inst|Add133~1 {} myArkanoidVHDL:inst|Add133~3 {} myArkanoidVHDL:inst|Add133~5 {} myArkanoidVHDL:inst|Add133~7 {} myArkanoidVHDL:inst|Add133~9 {} myArkanoidVHDL:inst|Add133~11 {} myArkanoidVHDL:inst|Add133~13 {} myArkanoidVHDL:inst|Add133~15 {} myArkanoidVHDL:inst|Add133~17 {} myArkanoidVHDL:inst|Add133~19 {} myArkanoidVHDL:inst|Add133~21 {} myArkanoidVHDL:inst|Add133~23 {} myArkanoidVHDL:inst|Add133~25 {} myArkanoidVHDL:inst|Add133~27 {} myArkanoidVHDL:inst|Add133~29 {} myArkanoidVHDL:inst|Add133~31 {} myArkanoidVHDL:inst|Add133~33 {} myArkanoidVHDL:inst|Add133~35 {} myArkanoidVHDL:inst|Add133~37 {} myArkanoidVHDL:inst|Add133~39 {} myArkanoidVHDL:inst|Add133~41 {} myArkanoidVHDL:inst|Add133~43 {} myArkanoidVHDL:inst|Add133~45 {} myArkanoidVHDL:inst|Add133~47 {} myArkanoidVHDL:inst|Add133~49 {} myArkanoidVHDL:inst|Add133~51 {} myArkanoidVHDL:inst|Add133~53 {} myArkanoidVHDL:inst|Add133~55 {} myArkanoidVHDL:inst|Add133~57 {} myArkanoidVHDL:inst|Add133~59 {} myArkanoidVHDL:inst|Add133~61 {} myArkanoidVHDL:inst|Add133~62 {} myArkanoidVHDL:inst|process_0~6241 {} myArkanoidVHDL:inst|process_0~3997 {} myArkanoidVHDL:inst|process_0~4003 {} myArkanoidVHDL:inst|process_0~4007 {} myArkanoidVHDL:inst|process_0~4031 {} myArkanoidVHDL:inst|process_0~4048 {} myArkanoidVHDL:inst|process_0~4051 {} myArkanoidVHDL:inst|process_0~4052 {} myArkanoidVHDL:inst|Add139~1 {} myArkanoidVHDL:inst|Add139~3 {} myArkanoidVHDL:inst|Add139~5 {} myArkanoidVHDL:inst|Add139~7 {} myArkanoidVHDL:inst|Add139~9 {} myArkanoidVHDL:inst|Add139~11 {} myArkanoidVHDL:inst|Add139~13 {} myArkanoidVHDL:inst|Add139~15 {} myArkanoidVHDL:inst|Add139~17 {} myArkanoidVHDL:inst|Add139~19 {} myArkanoidVHDL:inst|Add139~21 {} myArkanoidVHDL:inst|Add139~23 {} myArkanoidVHDL:inst|Add139~25 {} myArkanoidVHDL:inst|Add139~27 {} myArkanoidVHDL:inst|Add139~28 {} myArkanoidVHDL:inst|Add142~25 {} myArkanoidVHDL:inst|Add142~27 {} myArkanoidVHDL:inst|Add142~29 {} myArkanoidVHDL:inst|Add142~31 {} myArkanoidVHDL:inst|Add142~33 {} myArkanoidVHDL:inst|Add142~35 {} myArkanoidVHDL:inst|Add142~37 {} myArkanoidVHDL:inst|Add142~39 {} myArkanoidVHDL:inst|Add142~41 {} myArkanoidVHDL:inst|Add142~43 {} myArkanoidVHDL:inst|Add142~45 {} myArkanoidVHDL:inst|Add142~47 {} myArkanoidVHDL:inst|Add142~49 {} myArkanoidVHDL:inst|Add142~51 {} myArkanoidVHDL:inst|Add142~52 {} myArkanoidVHDL:inst|LessThan328~7 {} myArkanoidVHDL:inst|LessThan328~8 {} myArkanoidVHDL:inst|LessThan328~12 {} myArkanoidVHDL:inst|process_0~4059 {} myArkanoidVHDL:inst|process_0~4074 {} myArkanoidVHDL:inst|process_0~4118 {} myArkanoidVHDL:inst|process_0~4407 {} myArkanoidVHDL:inst|Add145~1 {} myArkanoidVHDL:inst|Add145~3 {} myArkanoidVHDL:inst|Add145~5 {} myArkanoidVHDL:inst|Add145~7 {} myArkanoidVHDL:inst|Add145~9 {} myArkanoidVHDL:inst|Add145~11 {} myArkanoidVHDL:inst|Add145~13 {} myArkanoidVHDL:inst|Add145~15 {} myArkanoidVHDL:inst|Add145~17 {} myArkanoidVHDL:inst|Add145~19 {} myArkanoidVHDL:inst|Add145~21 {} myArkanoidVHDL:inst|Add145~23 {} myArkanoidVHDL:inst|Add145~25 {} myArkanoidVHDL:inst|Add145~27 {} myArkanoidVHDL:inst|Add145~29 {} myArkanoidVHDL:inst|Add145~31 {} myArkanoidVHDL:inst|Add145~32 {} myArkanoidVHDL:inst|Add150~29 {} myArkanoidVHDL:inst|Add150~31 {} myArkanoidVHDL:inst|Add150~33 {} myArkanoidVHDL:inst|Add150~35 {} myArkanoidVHDL:inst|Add150~37 {} myArkanoidVHDL:inst|Add150~39 {} myArkanoidVHDL:inst|Add150~41 {} myArkanoidVHDL:inst|Add150~43 {} myArkanoidVHDL:inst|Add150~45 {} myArkanoidVHDL:inst|Add150~47 {} myArkanoidVHDL:inst|Add150~49 {} myArkanoidVHDL:inst|Add150~50 {} myArkanoidVHDL:inst|process_0~4452 {} myArkanoidVHDL:inst|process_0~4453 {} myArkanoidVHDL:inst|process_0~4454 {} myArkanoidVHDL:inst|process_0~4455 {} myArkanoidVHDL:inst|process_0~4458 {} myArkanoidVHDL:inst|process_0~4464 {} myArkanoidVHDL:inst|process_0~4467 {} myArkanoidVHDL:inst|process_0~4468 {} myArkanoidVHDL:inst|process_0~4469 {} myArkanoidVHDL:inst|Add151~1 {} myArkanoidVHDL:inst|Add151~3 {} myArkanoidVHDL:inst|Add151~5 {} myArkanoidVHDL:inst|Add151~7 {} myArkanoidVHDL:inst|Add151~9 {} myArkanoidVHDL:inst|Add151~11 {} myArkanoidVHDL:inst|Add151~13 {} myArkanoidVHDL:inst|Add151~15 {} myArkanoidVHDL:inst|Add151~17 {} myArkanoidVHDL:inst|Add151~19 {} myArkanoidVHDL:inst|Add151~20 {} myArkanoidVHDL:inst|Add153~21 {} myArkanoidVHDL:inst|Add153~22 {} myArkanoidVHDL:inst|LessThan377~7 {} myArkanoidVHDL:inst|LessThan377~9 {} myArkanoidVHDL:inst|LessThan377~12 {} myArkanoidVHDL:inst|process_0~4473 {} myArkanoidVHDL:inst|process_0~4474 {} myArkanoidVHDL:inst|process_0~4475 {} myArkanoidVHDL:inst|process_0~4484 {} myArkanoidVHDL:inst|process_0~4539 {} myArkanoidVHDL:inst|process_0~6298 {} myArkanoidVHDL:inst|Add157~1 {} myArkanoidVHDL:inst|Add157~3 {} myArkanoidVHDL:inst|Add157~5 {} myArkanoidVHDL:inst|Add157~7 {} myArkanoidVHDL:inst|Add157~9 {} myArkanoidVHDL:inst|Add157~11 {} myArkanoidVHDL:inst|Add157~13 {} myArkanoidVHDL:inst|Add157~15 {} myArkanoidVHDL:inst|Add157~17 {} myArkanoidVHDL:inst|Add157~19 {} myArkanoidVHDL:inst|Add157~21 {} myArkanoidVHDL:inst|Add157~23 {} myArkanoidVHDL:inst|Add157~25 {} myArkanoidVHDL:inst|Add157~27 {} myArkanoidVHDL:inst|Add157~29 {} myArkanoidVHDL:inst|Add157~31 {} myArkanoidVHDL:inst|Add157~32 {} myArkanoidVHDL:inst|Add162~29 {} myArkanoidVHDL:inst|Add162~31 {} myArkanoidVHDL:inst|Add162~33 {} myArkanoidVHDL:inst|Add162~35 {} myArkanoidVHDL:inst|Add162~37 {} myArkanoidVHDL:inst|Add162~39 {} myArkanoidVHDL:inst|Add162~41 {} myArkanoidVHDL:inst|Add162~43 {} myArkanoidVHDL:inst|Add162~45 {} myArkanoidVHDL:inst|Add162~47 {} myArkanoidVHDL:inst|Add162~49 {} myArkanoidVHDL:inst|Add162~50 {} myArkanoidVHDL:inst|process_0~4549 {} myArkanoidVHDL:inst|process_0~4555 {} myArkanoidVHDL:inst|process_0~4560 {} myArkanoidVHDL:inst|process_0~4582 {} myArkanoidVHDL:inst|process_0~4583 {} myArkanoidVHDL:inst|process_0~4599 {} myArkanoidVHDL:inst|process_0~4600 {} myArkanoidVHDL:inst|Add163~1 {} myArkanoidVHDL:inst|Add163~3 {} myArkanoidVHDL:inst|Add163~4 {} myArkanoidVHDL:inst|Add165~5 {} myArkanoidVHDL:inst|Add165~7 {} myArkanoidVHDL:inst|Add165~8 {} myArkanoidVHDL:inst|process_0~4603 {} myArkanoidVHDL:inst|LessThan431~5 {} myArkanoidVHDL:inst|LessThan431~7 {} myArkanoidVHDL:inst|process_0~4604 {} myArkanoidVHDL:inst|process_0~4625 {} myArkanoidVHDL:inst|process_0~4641 {} myArkanoidVHDL:inst|process_0~4642 {} myArkanoidVHDL:inst|process_0~4658 {} myArkanoidVHDL:inst|Add169~1 {} myArkanoidVHDL:inst|Add169~3 {} myArkanoidVHDL:inst|Add169~5 {} myArkanoidVHDL:inst|Add169~7 {} myArkanoidVHDL:inst|Add169~9 {} myArkanoidVHDL:inst|Add169~11 {} myArkanoidVHDL:inst|Add169~13 {} myArkanoidVHDL:inst|Add169~15 {} myArkanoidVHDL:inst|Add169~17 {} myArkanoidVHDL:inst|Add169~19 {} myArkanoidVHDL:inst|Add169~21 {} myArkanoidVHDL:inst|Add169~23 {} myArkanoidVHDL:inst|Add169~25 {} myArkanoidVHDL:inst|Add169~27 {} myArkanoidVHDL:inst|Add169~29 {} myArkanoidVHDL:inst|Add169~31 {} myArkanoidVHDL:inst|Add169~33 {} myArkanoidVHDL:inst|Add169~35 {} myArkanoidVHDL:inst|Add169~37 {} myArkanoidVHDL:inst|Add169~38 {} myArkanoidVHDL:inst|Add171~39 {} myArkanoidVHDL:inst|Add171~41 {} myArkanoidVHDL:inst|Add171~43 {} myArkanoidVHDL:inst|Add171~45 {} myArkanoidVHDL:inst|Add171~47 {} myArkanoidVHDL:inst|Add171~49 {} myArkanoidVHDL:inst|Add171~51 {} myArkanoidVHDL:inst|Add171~52 {} myArkanoidVHDL:inst|process_0~4660 {} myArkanoidVHDL:inst|process_0~4663 {} myArkanoidVHDL:inst|process_0~4715 {} myArkanoidVHDL:inst|process_0~4716 {} myArkanoidVHDL:inst|process_0~4718 {} myArkanoidVHDL:inst|process_0~4719 {} myArkanoidVHDL:inst|process_0~4720 {} myArkanoidVHDL:inst|Add175~1 {} myArkanoidVHDL:inst|Add175~3 {} myArkanoidVHDL:inst|Add175~5 {} myArkanoidVHDL:inst|Add175~7 {} myArkanoidVHDL:inst|Add175~9 {} myArkanoidVHDL:inst|Add175~10 {} myArkanoidVHDL:inst|Add179~11 {} myArkanoidVHDL:inst|Add179~13 {} myArkanoidVHDL:inst|Add179~15 {} myArkanoidVHDL:inst|Add179~17 {} myArkanoidVHDL:inst|Add179~19 {} myArkanoidVHDL:inst|Add179~21 {} myArkanoidVHDL:inst|Add179~23 {} myArkanoidVHDL:inst|Add179~25 {} myArkanoidVHDL:inst|Add179~27 {} myArkanoidVHDL:inst|Add179~29 {} myArkanoidVHDL:inst|Add179~31 {} myArkanoidVHDL:inst|Add179~33 {} myArkanoidVHDL:inst|Add179~35 {} myArkanoidVHDL:inst|Add179~37 {} myArkanoidVHDL:inst|Add179~39 {} myArkanoidVHDL:inst|Add179~41 {} myArkanoidVHDL:inst|Add179~43 {} myArkanoidVHDL:inst|Add179~45 {} myArkanoidVHDL:inst|Add179~47 {} myArkanoidVHDL:inst|Add179~49 {} myArkanoidVHDL:inst|Add179~51 {} myArkanoidVHDL:inst|Add179~53 {} myArkanoidVHDL:inst|Add179~55 {} myArkanoidVHDL:inst|Add179~57 {} myArkanoidVHDL:inst|Add179~59 {} myArkanoidVHDL:inst|Add179~60 {} myArkanoidVHDL:inst|process_0~4763 {} myArkanoidVHDL:inst|process_0~4764 {} myArkanoidVHDL:inst|process_0~4771 {} myArkanoidVHDL:inst|process_0~4791 {} myArkanoidVHDL:inst|process_0~4792 {} myArkanoidVHDL:inst|process_0~4793 {} myArkanoidVHDL:inst|process_0~4795 {} myArkanoidVHDL:inst|process_0~4796 {} myArkanoidVHDL:inst|Add181~1 {} myArkanoidVHDL:inst|Add181~3 {} myArkanoidVHDL:inst|Add181~5 {} myArkanoidVHDL:inst|Add181~7 {} myArkanoidVHDL:inst|Add181~9 {} myArkanoidVHDL:inst|Add181~11 {} myArkanoidVHDL:inst|Add181~13 {} myArkanoidVHDL:inst|Add181~15 {} myArkanoidVHDL:inst|Add181~17 {} myArkanoidVHDL:inst|Add181~19 {} myArkanoidVHDL:inst|Add181~21 {} myArkanoidVHDL:inst|Add181~23 {} myArkanoidVHDL:inst|Add181~25 {} myArkanoidVHDL:inst|Add181~27 {} myArkanoidVHDL:inst|Add181~29 {} myArkanoidVHDL:inst|Add181~31 {} myArkanoidVHDL:inst|Add181~32 {} myArkanoidVHDL:inst|Add184~29 {} myArkanoidVHDL:inst|Add184~31 {} myArkanoidVHDL:inst|Add184~33 {} myArkanoidVHDL:inst|Add184~34 {} myArkanoidVHDL:inst|LessThan517~8 {} myArkanoidVHDL:inst|LessThan517~9 {} myArkanoidVHDL:inst|process_0~4803 {} myArkanoidVHDL:inst|process_0~4838 {} myArkanoidVHDL:inst|process_0~4857 {} myArkanoidVHDL:inst|process_0~4858 {} myArkanoidVHDL:inst|Add187~1 {} myArkanoidVHDL:inst|Add187~3 {} myArkanoidVHDL:inst|Add187~5 {} myArkanoidVHDL:inst|Add187~6 {} myArkanoidVHDL:inst|process_0~3752 {} myArkanoidVHDL:inst|process_0~3750 {} myArkanoidVHDL:inst|process_0~6418 {} myArkanoidVHDL:inst|process_0~5408 {} myArkanoidVHDL:inst|process_0~5416 {} myArkanoidVHDL:inst|ballPositionV~1213 {} myArkanoidVHDL:inst|ballPositionV~1241 {} myArkanoidVHDL:inst|ballPositionV~971 {} myArkanoidVHDL:inst|process_0~5429 {} myArkanoidVHDL:inst|process_0~5430 {} myArkanoidVHDL:inst|process_0~5431 {} myArkanoidVHDL:inst|process_0~5476 {} myArkanoidVHDL:inst|process_0~1396 {} myArkanoidVHDL:inst|Add227~1 {} myArkanoidVHDL:inst|Add227~3 {} myArkanoidVHDL:inst|Add227~5 {} myArkanoidVHDL:inst|Add227~7 {} myArkanoidVHDL:inst|Add227~9 {} myArkanoidVHDL:inst|Add227~11 {} myArkanoidVHDL:inst|Add227~13 {} myArkanoidVHDL:inst|Add227~15 {} myArkanoidVHDL:inst|Add227~17 {} myArkanoidVHDL:inst|Add227~19 {} myArkanoidVHDL:inst|Add227~21 {} myArkanoidVHDL:inst|Add227~23 {} myArkanoidVHDL:inst|Add227~25 {} myArkanoidVHDL:inst|Add227~27 {} myArkanoidVHDL:inst|Add227~29 {} myArkanoidVHDL:inst|Add227~31 {} myArkanoidVHDL:inst|Add227~32 {} myArkanoidVHDL:inst|Add229~29 {} myArkanoidVHDL:inst|Add229~31 {} myArkanoidVHDL:inst|Add229~33 {} myArkanoidVHDL:inst|Add229~35 {} myArkanoidVHDL:inst|Add229~37 {} myArkanoidVHDL:inst|Add229~39 {} myArkanoidVHDL:inst|Add229~41 {} myArkanoidVHDL:inst|Add229~43 {} myArkanoidVHDL:inst|Add229~45 {} myArkanoidVHDL:inst|Add229~47 {} myArkanoidVHDL:inst|Add229~49 {} myArkanoidVHDL:inst|Add229~51 {} myArkanoidVHDL:inst|Add229~53 {} myArkanoidVHDL:inst|Add229~55 {} myArkanoidVHDL:inst|Add229~57 {} myArkanoidVHDL:inst|Add229~58 {} myArkanoidVHDL:inst|Equal78~2 {} myArkanoidVHDL:inst|Equal78~5 {} myArkanoidVHDL:inst|process_0~1399 {} myArkanoidVHDL:inst|Add230~1 {} myArkanoidVHDL:inst|Add230~3 {} myArkanoidVHDL:inst|Add230~5 {} myArkanoidVHDL:inst|Add230~7 {} myArkanoidVHDL:inst|Add230~9 {} myArkanoidVHDL:inst|Add230~11 {} myArkanoidVHDL:inst|Add230~13 {} myArkanoidVHDL:inst|Add230~15 {} myArkanoidVHDL:inst|Add230~16 {} myArkanoidVHDL:inst|Add232~13 {} myArkanoidVHDL:inst|Add232~15 {} myArkanoidVHDL:inst|Add232~17 {} myArkanoidVHDL:inst|Add232~19 {} myArkanoidVHDL:inst|Add232~21 {} myArkanoidVHDL:inst|Add232~23 {} myArkanoidVHDL:inst|Add232~25 {} myArkanoidVHDL:inst|Add232~27 {} myArkanoidVHDL:inst|Add232~28 {} myArkanoidVHDL:inst|Equal79~8 {} myArkanoidVHDL:inst|Equal79~10 {} myArkanoidVHDL:inst|Equal79~13 {} myArkanoidVHDL:inst|process_0~5480 {} myArkanoidVHDL:inst|Add233~1 {} myArkanoidVHDL:inst|Add233~3 {} myArkanoidVHDL:inst|Add233~5 {} myArkanoidVHDL:inst|Add233~7 {} myArkanoidVHDL:inst|Add233~9 {} myArkanoidVHDL:inst|Add233~11 {} myArkanoidVHDL:inst|Add233~13 {} myArkanoidVHDL:inst|Add233~15 {} myArkanoidVHDL:inst|Add233~16 {} myArkanoidVHDL:inst|Add235~13 {} myArkanoidVHDL:inst|Add235~15 {} myArkanoidVHDL:inst|Add235~17 {} myArkanoidVHDL:inst|Add235~19 {} myArkanoidVHDL:inst|Add235~21 {} myArkanoidVHDL:inst|Add235~23 {} myArkanoidVHDL:inst|Add235~25 {} myArkanoidVHDL:inst|Add235~27 {} myArkanoidVHDL:inst|Add235~29 {} myArkanoidVHDL:inst|Add235~31 {} myArkanoidVHDL:inst|Add235~33 {} myArkanoidVHDL:inst|Add235~35 {} myArkanoidVHDL:inst|Add235~37 {} myArkanoidVHDL:inst|Add235~39 {} myArkanoidVHDL:inst|Add235~40 {} myArkanoidVHDL:inst|Equal80~8 {} myArkanoidVHDL:inst|Equal80~9 {} myArkanoidVHDL:inst|Equal80~12 {} myArkanoidVHDL:inst|process_0~5490 {} myArkanoidVHDL:inst|Add236~1 {} myArkanoidVHDL:inst|Add236~3 {} myArkanoidVHDL:inst|Add236~5 {} myArkanoidVHDL:inst|Add236~7 {} myArkanoidVHDL:inst|Add236~9 {} myArkanoidVHDL:inst|Add236~11 {} myArkanoidVHDL:inst|Add236~13 {} myArkanoidVHDL:inst|Add236~15 {} myArkanoidVHDL:inst|Add236~17 {} myArkanoidVHDL:inst|Add236~19 {} myArkanoidVHDL:inst|Add236~21 {} myArkanoidVHDL:inst|Add236~23 {} myArkanoidVHDL:inst|Add236~25 {} myArkanoidVHDL:inst|Add236~27 {} myArkanoidVHDL:inst|Add236~29 {} myArkanoidVHDL:inst|Add236~31 {} myArkanoidVHDL:inst|Add236~32 {} myArkanoidVHDL:inst|Add238~29 {} myArkanoidVHDL:inst|Add238~31 {} myArkanoidVHDL:inst|Add238~33 {} myArkanoidVHDL:inst|Add238~35 {} myArkanoidVHDL:inst|Add238~37 {} myArkanoidVHDL:inst|Add238~39 {} myArkanoidVHDL:inst|Add238~41 {} myArkanoidVHDL:inst|Add238~43 {} myArkanoidVHDL:inst|Add238~45 {} myArkanoidVHDL:inst|Add238~47 {} myArkanoidVHDL:inst|Add238~49 {} myArkanoidVHDL:inst|Add238~51 {} myArkanoidVHDL:inst|Add238~53 {} myArkanoidVHDL:inst|Add238~54 {} myArkanoidVHDL:inst|Equal81~12 {} myArkanoidVHDL:inst|Equal81~13 {} myArkanoidVHDL:inst|process_0~1408 {} myArkanoidVHDL:inst|Add239~1 {} myArkanoidVHDL:inst|Add239~3 {} myArkanoidVHDL:inst|Add239~5 {} myArkanoidVHDL:inst|Add239~7 {} myArkanoidVHDL:inst|Add239~9 {} myArkanoidVHDL:inst|Add239~11 {} myArkanoidVHDL:inst|Add239~13 {} myArkanoidVHDL:inst|Add239~15 {} myArkanoidVHDL:inst|Add239~17 {} myArkanoidVHDL:inst|Add239~19 {} myArkanoidVHDL:inst|Add239~21 {} myArkanoidVHDL:inst|Add239~23 {} myArkanoidVHDL:inst|Add239~25 {} myArkanoidVHDL:inst|Add239~27 {} myArkanoidVHDL:inst|Add239~29 {} myArkanoidVHDL:inst|Add239~31 {} myArkanoidVHDL:inst|Add239~32 {} myArkanoidVHDL:inst|Add241~29 {} myArkanoidVHDL:inst|Add241~31 {} myArkanoidVHDL:inst|Add241~33 {} myArkanoidVHDL:inst|Add241~35 {} myArkanoidVHDL:inst|Add241~37 {} myArkanoidVHDL:inst|Add241~39 {} myArkanoidVHDL:inst|Add241~41 {} myArkanoidVHDL:inst|Add241~43 {} myArkanoidVHDL:inst|Add241~45 {} myArkanoidVHDL:inst|Add241~47 {} myArkanoidVHDL:inst|Add241~49 {} myArkanoidVHDL:inst|Add241~51 {} myArkanoidVHDL:inst|Add241~53 {} myArkanoidVHDL:inst|Add241~55 {} myArkanoidVHDL:inst|Add241~56 {} myArkanoidVHDL:inst|Equal82~12 {} myArkanoidVHDL:inst|Equal82~13 {} myArkanoidVHDL:inst|process_0~1411 {} myArkanoidVHDL:inst|Add242~1 {} myArkanoidVHDL:inst|Add242~3 {} myArkanoidVHDL:inst|Add242~5 {} myArkanoidVHDL:inst|Add242~7 {} myArkanoidVHDL:inst|Add242~9 {} myArkanoidVHDL:inst|Add242~11 {} myArkanoidVHDL:inst|Add242~13 {} myArkanoidVHDL:inst|Add242~15 {} myArkanoidVHDL:inst|Add242~17 {} myArkanoidVHDL:inst|Add242~19 {} myArkanoidVHDL:inst|Add242~21 {} myArkanoidVHDL:inst|Add242~23 {} myArkanoidVHDL:inst|Add242~25 {} myArkanoidVHDL:inst|Add242~27 {} myArkanoidVHDL:inst|Add242~29 {} myArkanoidVHDL:inst|Add242~31 {} myArkanoidVHDL:inst|Add242~32 {} myArkanoidVHDL:inst|Add244~29 {} myArkanoidVHDL:inst|Add244~31 {} myArkanoidVHDL:inst|Add244~33 {} myArkanoidVHDL:inst|Add244~35 {} myArkanoidVHDL:inst|Add244~37 {} myArkanoidVHDL:inst|Add244~39 {} myArkanoidVHDL:inst|Add244~41 {} myArkanoidVHDL:inst|Add244~43 {} myArkanoidVHDL:inst|Add244~45 {} myArkanoidVHDL:inst|Add244~47 {} myArkanoidVHDL:inst|Add244~48 {} myArkanoidVHDL:inst|Equal83~10 {} myArkanoidVHDL:inst|Equal83~11 {} myArkanoidVHDL:inst|process_0~5508 {} myArkanoidVHDL:inst|Add245~1 {} myArkanoidVHDL:inst|Add245~3 {} myArkanoidVHDL:inst|Add245~5 {} myArkanoidVHDL:inst|Add245~7 {} myArkanoidVHDL:inst|Add245~9 {} myArkanoidVHDL:inst|Add245~11 {} myArkanoidVHDL:inst|Add245~13 {} myArkanoidVHDL:inst|Add245~15 {} myArkanoidVHDL:inst|Add245~17 {} myArkanoidVHDL:inst|Add245~19 {} myArkanoidVHDL:inst|Add245~21 {} myArkanoidVHDL:inst|Add245~23 {} myArkanoidVHDL:inst|Add245~25 {} myArkanoidVHDL:inst|Add245~27 {} myArkanoidVHDL:inst|Add245~29 {} myArkanoidVHDL:inst|Add245~31 {} myArkanoidVHDL:inst|Add245~32 {} myArkanoidVHDL:inst|Add247~29 {} myArkanoidVHDL:inst|Add247~31 {} myArkanoidVHDL:inst|Add247~33 {} myArkanoidVHDL:inst|Add247~35 {} myArkanoidVHDL:inst|Add247~37 {} myArkanoidVHDL:inst|Add247~39 {} myArkanoidVHDL:inst|Add247~41 {} myArkanoidVHDL:inst|Add247~43 {} myArkanoidVHDL:inst|Add247~45 {} myArkanoidVHDL:inst|Add247~47 {} myArkanoidVHDL:inst|Add247~49 {} myArkanoidVHDL:inst|Add247~51 {} myArkanoidVHDL:inst|Add247~52 {} myArkanoidVHDL:inst|Equal84~12 {} myArkanoidVHDL:inst|Equal84~13 {} myArkanoidVHDL:inst|Equal84~14 {} myArkanoidVHDL:inst|process_0~5511 {} myArkanoidVHDL:inst|Add248~1 {} myArkanoidVHDL:inst|Add248~3 {} myArkanoidVHDL:inst|Add248~5 {} myArkanoidVHDL:inst|Add248~7 {} myArkanoidVHDL:inst|Add248~9 {} myArkanoidVHDL:inst|Add248~11 {} myArkanoidVHDL:inst|Add248~13 {} myArkanoidVHDL:inst|Add248~15 {} myArkanoidVHDL:inst|Add248~17 {} myArkanoidVHDL:inst|Add248~19 {} myArkanoidVHDL:inst|Add248~21 {} myArkanoidVHDL:inst|Add248~23 {} myArkanoidVHDL:inst|Add248~25 {} myArkanoidVHDL:inst|Add248~27 {} myArkanoidVHDL:inst|Add248~29 {} myArkanoidVHDL:inst|Add248~31 {} myArkanoidVHDL:inst|Add248~32 {} myArkanoidVHDL:inst|Add250~29 {} myArkanoidVHDL:inst|Add250~31 {} myArkanoidVHDL:inst|Add250~33 {} myArkanoidVHDL:inst|Add250~35 {} myArkanoidVHDL:inst|Add250~37 {} myArkanoidVHDL:inst|Add250~39 {} myArkanoidVHDL:inst|Add250~41 {} myArkanoidVHDL:inst|Add250~43 {} myArkanoidVHDL:inst|Add250~45 {} myArkanoidVHDL:inst|Add250~47 {} myArkanoidVHDL:inst|Add250~48 {} myArkanoidVHDL:inst|Equal85~10 {} myArkanoidVHDL:inst|Equal85~11 {} myArkanoidVHDL:inst|Equal85~12 {} myArkanoidVHDL:inst|process_0~5514 {} myArkanoidVHDL:inst|Add251~1 {} myArkanoidVHDL:inst|Add251~3 {} myArkanoidVHDL:inst|Add251~5 {} myArkanoidVHDL:inst|Add251~7 {} myArkanoidVHDL:inst|Add251~9 {} myArkanoidVHDL:inst|Add251~11 {} myArkanoidVHDL:inst|Add251~13 {} myArkanoidVHDL:inst|Add251~15 {} myArkanoidVHDL:inst|Add251~17 {} myArkanoidVHDL:inst|Add251~19 {} myArkanoidVHDL:inst|Add251~21 {} myArkanoidVHDL:inst|Add251~23 {} myArkanoidVHDL:inst|Add251~25 {} myArkanoidVHDL:inst|Add251~27 {} myArkanoidVHDL:inst|Add251~29 {} myArkanoidVHDL:inst|Add251~31 {} myArkanoidVHDL:inst|Add251~32 {} myArkanoidVHDL:inst|Add253~29 {} myArkanoidVHDL:inst|Add253~31 {} myArkanoidVHDL:inst|Add253~33 {} myArkanoidVHDL:inst|Add253~35 {} myArkanoidVHDL:inst|Add253~37 {} myArkanoidVHDL:inst|Add253~39 {} myArkanoidVHDL:inst|Add253~41 {} myArkanoidVHDL:inst|Add253~42 {} myArkanoidVHDL:inst|Equal86~8 {} myArkanoidVHDL:inst|Equal86~9 {} myArkanoidVHDL:inst|Equal86~12 {} myArkanoidVHDL:inst|process_0~5993 {} myArkanoidVHDL:inst|Add254~1 {} myArkanoidVHDL:inst|Add254~3 {} myArkanoidVHDL:inst|Add254~5 {} myArkanoidVHDL:inst|Add254~7 {} myArkanoidVHDL:inst|Add254~9 {} myArkanoidVHDL:inst|Add254~11 {} myArkanoidVHDL:inst|Add254~13 {} myArkanoidVHDL:inst|Add254~15 {} myArkanoidVHDL:inst|Add254~17 {} myArkanoidVHDL:inst|Add254~19 {} myArkanoidVHDL:inst|Add254~21 {} myArkanoidVHDL:inst|Add254~23 {} myArkanoidVHDL:inst|Add254~25 {} myArkanoidVHDL:inst|Add254~27 {} myArkanoidVHDL:inst|Add254~29 {} myArkanoidVHDL:inst|Add254~31 {} myArkanoidVHDL:inst|Add254~32 {} myArkanoidVHDL:inst|Add256~29 {} myArkanoidVHDL:inst|Add256~31 {} myArkanoidVHDL:inst|Add256~33 {} myArkanoidVHDL:inst|Add256~34 {} myArkanoidVHDL:inst|Equal87~10 {} myArkanoidVHDL:inst|Equal87~11 {} myArkanoidVHDL:inst|process_0~1426 {} myArkanoidVHDL:inst|Add257~1 {} myArkanoidVHDL:inst|Add257~3 {} myArkanoidVHDL:inst|Add257~5 {} myArkanoidVHDL:inst|Add257~7 {} myArkanoidVHDL:inst|Add257~9 {} myArkanoidVHDL:inst|Add257~11 {} myArkanoidVHDL:inst|Add257~13 {} myArkanoidVHDL:inst|Add257~15 {} myArkanoidVHDL:inst|Add257~17 {} myArkanoidVHDL:inst|Add257~19 {} myArkanoidVHDL:inst|Add257~20 {} myArkanoidVHDL:inst|Add260~19 {} myArkanoidVHDL:inst|Add260~21 {} myArkanoidVHDL:inst|Add260~23 {} myArkanoidVHDL:inst|Add260~25 {} myArkanoidVHDL:inst|Add260~27 {} myArkanoidVHDL:inst|Add260~29 {} myArkanoidVHDL:inst|Add260~31 {} myArkanoidVHDL:inst|Add260~33 {} myArkanoidVHDL:inst|Add260~35 {} myArkanoidVHDL:inst|Add260~37 {} myArkanoidVHDL:inst|Add260~39 {} myArkanoidVHDL:inst|Add260~41 {} myArkanoidVHDL:inst|Add260~43 {} myArkanoidVHDL:inst|Add260~45 {} myArkanoidVHDL:inst|Add260~47 {} myArkanoidVHDL:inst|Add260~49 {} myArkanoidVHDL:inst|Add260~51 {} myArkanoidVHDL:inst|Add260~53 {} myArkanoidVHDL:inst|Add260~54 {} myArkanoidVHDL:inst|process_0~6070 {} myArkanoidVHDL:inst|process_0~6071 {} myArkanoidVHDL:inst|process_0~6073 {} myArkanoidVHDL:inst|process_0~6084 {} myArkanoidVHDL:inst|process_0~6094 {} myArkanoidVHDL:inst|process_0~6099 {} myArkanoidVHDL:inst|ballPositionH~1131 {} myArkanoidVHDL:inst|ballPositionH~1145 {} myArkanoidVHDL:inst|Add295~5 {} myArkanoidVHDL:inst|Add295~7 {} myArkanoidVHDL:inst|Add295~9 {} myArkanoidVHDL:inst|Add295~11 {} myArkanoidVHDL:inst|Add295~13 {} myArkanoidVHDL:inst|Add295~15 {} myArkanoidVHDL:inst|Add295~17 {} myArkanoidVHDL:inst|Add295~18 {} myArkanoidVHDL:inst|Equal130~0 {} myArkanoidVHDL:inst|Equal130~4 {} myArkanoidVHDL:inst|Equal130~6 {} myArkanoidVHDL:inst|process_0~1510 {} myArkanoidVHDL:inst|process_0~6199 {} myArkanoidVHDL:inst|red0_signal~1242 {} myArkanoidVHDL:inst|red1_signal~1128 {} myArkanoidVHDL:inst|red3_signal~1005 {} myArkanoidVHDL:inst|green3_signal~1201 {} myArkanoidVHDL:inst|green3_signal~1208 {} myArkanoidVHDL:inst|red0_signal {} } { 0.000ns 0.000ns 3.108ns 1.170ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.775ns 1.786ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.742ns 0.894ns 0.310ns 0.291ns 1.173ns 0.296ns 1.222ns 0.298ns 1.168ns 1.049ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.822ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.889ns 0.319ns 0.302ns 0.899ns 0.296ns 0.808ns 0.303ns 0.993ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 0.302ns 1.734ns 0.836ns 0.902ns 0.306ns 0.307ns 0.294ns 1.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.595ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.857ns 0.310ns 1.166ns 0.299ns 0.318ns 0.317ns 0.303ns 1.314ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.864ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.456ns 0.317ns 0.302ns 0.296ns 0.294ns 1.164ns 0.304ns 0.320ns 0.300ns 1.164ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.812ns 0.000ns 1.676ns 0.296ns 0.313ns 1.077ns 1.403ns 0.291ns 0.296ns 0.300ns 0.311ns 1.224ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.822ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.172ns 0.290ns 0.754ns 0.308ns 0.304ns 0.288ns 0.816ns 0.935ns 0.000ns 0.000ns 1.208ns 0.000ns 0.000ns 2.322ns 0.309ns 0.301ns 2.005ns 0.308ns 0.311ns 0.297ns 0.312ns 1.291ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.949ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.325ns 0.316ns 1.461ns 0.309ns 0.308ns 0.552ns 0.303ns 1.891ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.576ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.534ns 0.299ns 1.192ns 0.299ns 0.302ns 0.295ns 0.299ns 0.299ns 1.221ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.833ns 0.000ns 0.000ns 0.000ns 2.613ns 0.292ns 2.053ns 0.302ns 0.308ns 1.507ns 0.588ns 0.000ns 0.000ns 0.000ns 1.783ns 0.298ns 0.301ns 2.320ns 1.171ns 1.422ns 0.984ns 0.295ns 0.901ns 0.567ns 0.289ns 0.918ns 0.326ns 2.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.868ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.116ns 0.296ns 0.309ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.144ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.220ns 0.303ns 0.305ns 0.306ns 0.978ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.089ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.805ns 0.292ns 0.295ns 0.311ns 1.187ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.879ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.375ns 0.296ns 0.839ns 1.025ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.893ns 0.295ns 0.298ns 0.934ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.812ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.295ns 0.922ns 0.299ns 0.965ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.890ns 0.316ns 0.295ns 0.303ns 1.272ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.891ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.295ns 0.921ns 0.289ns 0.310ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.781ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.849ns 0.297ns 0.915ns 0.834ns 0.974ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.789ns 0.000ns 0.000ns 0.000ns 1.400ns 0.298ns 0.491ns 1.196ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.835ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.859ns 0.291ns 0.294ns 0.306ns 0.521ns 0.527ns 1.757ns 2.414ns 2.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.297ns 0.289ns 0.497ns 0.889ns 0.899ns 0.318ns 0.323ns 1.197ns 0.318ns 1.110ns 0.818ns } { 0.000ns 1.026ns 0.457ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.322ns 0.483ns 0.178ns 0.322ns 0.178ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.545ns 0.278ns 0.319ns 0.319ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.178ns 0.278ns 0.278ns 0.278ns 0.322ns 0.178ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.545ns 0.178ns 0.178ns 0.319ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.521ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.458ns 0.177ns 0.521ns 0.513ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.278ns 0.178ns 0.545ns 0.483ns 0.322ns 0.178ns 0.322ns 0.495ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.455ns 0.516ns 0.521ns 0.177ns 0.521ns 0.319ns 0.322ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.455ns 0.178ns 0.178ns 0.319ns 0.322ns 0.512ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.278ns 0.178ns 0.319ns 0.319ns 0.178ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.458ns 0.455ns 0.491ns 0.319ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.458ns 0.545ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.516ns 0.178ns 0.450ns 0.544ns 0.178ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.491ns 0.491ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.450ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.491ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.450ns 0.542ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.457ns 0.545ns 0.491ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.450ns 0.521ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.322ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.458ns 0.450ns 0.322ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.177ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.491ns 0.322ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz destination 4.614 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50MHz\" to destination register is 4.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50MHz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns dimezzaClock:inst1\|conta\[0\] 2 REG LCFF_X1_Y13_N29 2 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 2; REG Node = 'dimezzaClock:inst1\|conta\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk_50MHz dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 3.015 ns dimezzaClock:inst1\|conta\[0\]~clkctrl 3 COMB CLKCTRL_G2 405 " "Info: 3: + IC(0.706 ns) + CELL(0.000 ns) = 3.015 ns; Loc. = CLKCTRL_G2; Fanout = 405; COMB Node = 'dimezzaClock:inst1\|conta\[0\]~clkctrl'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 4.614 ns myArkanoidVHDL:inst\|red0_signal 4 REG LCFF_X24_Y13_N21 1 " "Info: 4: + IC(0.997 ns) + CELL(0.602 ns) = 4.614 ns; Loc. = LCFF_X24_Y13_N21; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red0_signal'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.33 % ) " "Info: Total cell delay = 2.507 ns ( 54.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 45.67 % ) " "Info: Total interconnect delay = 2.107 ns ( 45.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.614 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red0_signal {} } { 0.000ns 0.000ns 0.404ns 0.706ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "295.054 ns" { pin_l21 myArkanoidVHDL:inst|ballPositionV~1171 myArkanoidVHDL:inst|Add114~1 myArkanoidVHDL:inst|Add114~3 myArkanoidVHDL:inst|Add114~5 myArkanoidVHDL:inst|Add114~7 myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~26 myArkanoidVHDL:inst|ballPositionV~1251 myArkanoidVHDL:inst|Add117~27 myArkanoidVHDL:inst|Add117~29 myArkanoidVHDL:inst|Add117~31 myArkanoidVHDL:inst|Add117~33 myArkanoidVHDL:inst|Add117~35 myArkanoidVHDL:inst|Add117~37 myArkanoidVHDL:inst|Add117~38 myArkanoidVHDL:inst|LessThan241~2 myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3895 myArkanoidVHDL:inst|process_0~3897 myArkanoidVHDL:inst|process_0~3898 myArkanoidVHDL:inst|process_0~3899 myArkanoidVHDL:inst|process_0~3902 myArkanoidVHDL:inst|process_0~3926 myArkanoidVHDL:inst|process_0~6234 myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~3 myArkanoidVHDL:inst|Add127~5 myArkanoidVHDL:inst|Add127~7 myArkanoidVHDL:inst|Add127~9 myArkanoidVHDL:inst|Add127~11 myArkanoidVHDL:inst|Add127~13 myArkanoidVHDL:inst|Add127~15 myArkanoidVHDL:inst|Add127~17 myArkanoidVHDL:inst|Add127~19 myArkanoidVHDL:inst|Add127~20 myArkanoidVHDL:inst|Add131~21 myArkanoidVHDL:inst|Add131~23 myArkanoidVHDL:inst|Add131~25 myArkanoidVHDL:inst|Add131~27 myArkanoidVHDL:inst|Add131~29 myArkanoidVHDL:inst|Add131~31 myArkanoidVHDL:inst|Add131~33 myArkanoidVHDL:inst|Add131~35 myArkanoidVHDL:inst|Add131~37 myArkanoidVHDL:inst|Add131~39 myArkanoidVHDL:inst|Add131~41 myArkanoidVHDL:inst|Add131~43 myArkanoidVHDL:inst|Add131~45 myArkanoidVHDL:inst|Add131~47 myArkanoidVHDL:inst|Add131~49 myArkanoidVHDL:inst|Add131~51 myArkanoidVHDL:inst|Add131~53 myArkanoidVHDL:inst|Add131~54 myArkanoidVHDL:inst|process_0~3974 myArkanoidVHDL:inst|process_0~3975 myArkanoidVHDL:inst|process_0~3977 myArkanoidVHDL:inst|process_0~3979 myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3987 myArkanoidVHDL:inst|process_0~6240 myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~33 myArkanoidVHDL:inst|Add133~35 myArkanoidVHDL:inst|Add133~37 myArkanoidVHDL:inst|Add133~39 myArkanoidVHDL:inst|Add133~41 myArkanoidVHDL:inst|Add133~43 myArkanoidVHDL:inst|Add133~45 myArkanoidVHDL:inst|Add133~47 myArkanoidVHDL:inst|Add133~49 myArkanoidVHDL:inst|Add133~51 myArkanoidVHDL:inst|Add133~53 myArkanoidVHDL:inst|Add133~55 myArkanoidVHDL:inst|Add133~57 myArkanoidVHDL:inst|Add133~59 myArkanoidVHDL:inst|Add133~61 myArkanoidVHDL:inst|Add133~62 myArkanoidVHDL:inst|process_0~6241 myArkanoidVHDL:inst|process_0~3997 myArkanoidVHDL:inst|process_0~4003 myArkanoidVHDL:inst|process_0~4007 myArkanoidVHDL:inst|process_0~4031 myArkanoidVHDL:inst|process_0~4048 myArkanoidVHDL:inst|process_0~4051 myArkanoidVHDL:inst|process_0~4052 myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~21 myArkanoidVHDL:inst|Add139~23 myArkanoidVHDL:inst|Add139~25 myArkanoidVHDL:inst|Add139~27 myArkanoidVHDL:inst|Add139~28 myArkanoidVHDL:inst|Add142~25 myArkanoidVHDL:inst|Add142~27 myArkanoidVHDL:inst|Add142~29 myArkanoidVHDL:inst|Add142~31 myArkanoidVHDL:inst|Add142~33 myArkanoidVHDL:inst|Add142~35 myArkanoidVHDL:inst|Add142~37 myArkanoidVHDL:inst|Add142~39 myArkanoidVHDL:inst|Add142~41 myArkanoidVHDL:inst|Add142~43 myArkanoidVHDL:inst|Add142~45 myArkanoidVHDL:inst|Add142~47 myArkanoidVHDL:inst|Add142~49 myArkanoidVHDL:inst|Add142~51 myArkanoidVHDL:inst|Add142~52 myArkanoidVHDL:inst|LessThan328~7 myArkanoidVHDL:inst|LessThan328~8 myArkanoidVHDL:inst|LessThan328~12 myArkanoidVHDL:inst|process_0~4059 myArkanoidVHDL:inst|process_0~4074 myArkanoidVHDL:inst|process_0~4118 myArkanoidVHDL:inst|process_0~4407 myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~17 myArkanoidVHDL:inst|Add145~19 myArkanoidVHDL:inst|Add145~21 myArkanoidVHDL:inst|Add145~23 myArkanoidVHDL:inst|Add145~25 myArkanoidVHDL:inst|Add145~27 myArkanoidVHDL:inst|Add145~29 myArkanoidVHDL:inst|Add145~31 myArkanoidVHDL:inst|Add145~32 myArkanoidVHDL:inst|Add150~29 myArkanoidVHDL:inst|Add150~31 myArkanoidVHDL:inst|Add150~33 myArkanoidVHDL:inst|Add150~35 myArkanoidVHDL:inst|Add150~37 myArkanoidVHDL:inst|Add150~39 myArkanoidVHDL:inst|Add150~41 myArkanoidVHDL:inst|Add150~43 myArkanoidVHDL:inst|Add150~45 myArkanoidVHDL:inst|Add150~47 myArkanoidVHDL:inst|Add150~49 myArkanoidVHDL:inst|Add150~50 myArkanoidVHDL:inst|process_0~4452 myArkanoidVHDL:inst|process_0~4453 myArkanoidVHDL:inst|process_0~4454 myArkanoidVHDL:inst|process_0~4455 myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|process_0~4464 myArkanoidVHDL:inst|process_0~4467 myArkanoidVHDL:inst|process_0~4468 myArkanoidVHDL:inst|process_0~4469 myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~20 myArkanoidVHDL:inst|Add153~21 myArkanoidVHDL:inst|Add153~22 myArkanoidVHDL:inst|LessThan377~7 myArkanoidVHDL:inst|LessThan377~9 myArkanoidVHDL:inst|LessThan377~12 myArkanoidVHDL:inst|process_0~4473 myArkanoidVHDL:inst|process_0~4474 myArkanoidVHDL:inst|process_0~4475 myArkanoidVHDL:inst|process_0~4484 myArkanoidVHDL:inst|process_0~4539 myArkanoidVHDL:inst|process_0~6298 myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~17 myArkanoidVHDL:inst|Add157~19 myArkanoidVHDL:inst|Add157~21 myArkanoidVHDL:inst|Add157~23 myArkanoidVHDL:inst|Add157~25 myArkanoidVHDL:inst|Add157~27 myArkanoidVHDL:inst|Add157~29 myArkanoidVHDL:inst|Add157~31 myArkanoidVHDL:inst|Add157~32 myArkanoidVHDL:inst|Add162~29 myArkanoidVHDL:inst|Add162~31 myArkanoidVHDL:inst|Add162~33 myArkanoidVHDL:inst|Add162~35 myArkanoidVHDL:inst|Add162~37 myArkanoidVHDL:inst|Add162~39 myArkanoidVHDL:inst|Add162~41 myArkanoidVHDL:inst|Add162~43 myArkanoidVHDL:inst|Add162~45 myArkanoidVHDL:inst|Add162~47 myArkanoidVHDL:inst|Add162~49 myArkanoidVHDL:inst|Add162~50 myArkanoidVHDL:inst|process_0~4549 myArkanoidVHDL:inst|process_0~4555 myArkanoidVHDL:inst|process_0~4560 myArkanoidVHDL:inst|process_0~4582 myArkanoidVHDL:inst|process_0~4583 myArkanoidVHDL:inst|process_0~4599 myArkanoidVHDL:inst|process_0~4600 myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~4 myArkanoidVHDL:inst|Add165~5 myArkanoidVHDL:inst|Add165~7 myArkanoidVHDL:inst|Add165~8 myArkanoidVHDL:inst|process_0~4603 myArkanoidVHDL:inst|LessThan431~5 myArkanoidVHDL:inst|LessThan431~7 myArkanoidVHDL:inst|process_0~4604 myArkanoidVHDL:inst|process_0~4625 myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4642 myArkanoidVHDL:inst|process_0~4658 myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~33 myArkanoidVHDL:inst|Add169~35 myArkanoidVHDL:inst|Add169~37 myArkanoidVHDL:inst|Add169~38 myArkanoidVHDL:inst|Add171~39 myArkanoidVHDL:inst|Add171~41 myArkanoidVHDL:inst|Add171~43 myArkanoidVHDL:inst|Add171~45 myArkanoidVHDL:inst|Add171~47 myArkanoidVHDL:inst|Add171~49 myArkanoidVHDL:inst|Add171~51 myArkanoidVHDL:inst|Add171~52 myArkanoidVHDL:inst|process_0~4660 myArkanoidVHDL:inst|process_0~4663 myArkanoidVHDL:inst|process_0~4715 myArkanoidVHDL:inst|process_0~4716 myArkanoidVHDL:inst|process_0~4718 myArkanoidVHDL:inst|process_0~4719 myArkanoidVHDL:inst|process_0~4720 myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~10 myArkanoidVHDL:inst|Add179~11 myArkanoidVHDL:inst|Add179~13 myArkanoidVHDL:inst|Add179~15 myArkanoidVHDL:inst|Add179~17 myArkanoidVHDL:inst|Add179~19 myArkanoidVHDL:inst|Add179~21 myArkanoidVHDL:inst|Add179~23 myArkanoidVHDL:inst|Add179~25 myArkanoidVHDL:inst|Add179~27 myArkanoidVHDL:inst|Add179~29 myArkanoidVHDL:inst|Add179~31 myArkanoidVHDL:inst|Add179~33 myArkanoidVHDL:inst|Add179~35 myArkanoidVHDL:inst|Add179~37 myArkanoidVHDL:inst|Add179~39 myArkanoidVHDL:inst|Add179~41 myArkanoidVHDL:inst|Add179~43 myArkanoidVHDL:inst|Add179~45 myArkanoidVHDL:inst|Add179~47 myArkanoidVHDL:inst|Add179~49 myArkanoidVHDL:inst|Add179~51 myArkanoidVHDL:inst|Add179~53 myArkanoidVHDL:inst|Add179~55 myArkanoidVHDL:inst|Add179~57 myArkanoidVHDL:inst|Add179~59 myArkanoidVHDL:inst|Add179~60 myArkanoidVHDL:inst|process_0~4763 myArkanoidVHDL:inst|process_0~4764 myArkanoidVHDL:inst|process_0~4771 myArkanoidVHDL:inst|process_0~4791 myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|process_0~4795 myArkanoidVHDL:inst|process_0~4796 myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add184~29 myArkanoidVHDL:inst|Add184~31 myArkanoidVHDL:inst|Add184~33 myArkanoidVHDL:inst|Add184~34 myArkanoidVHDL:inst|LessThan517~8 myArkanoidVHDL:inst|LessThan517~9 myArkanoidVHDL:inst|process_0~4803 myArkanoidVHDL:inst|process_0~4838 myArkanoidVHDL:inst|process_0~4857 myArkanoidVHDL:inst|process_0~4858 myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~6 myArkanoidVHDL:inst|process_0~3752 myArkanoidVHDL:inst|process_0~3750 myArkanoidVHDL:inst|process_0~6418 myArkanoidVHDL:inst|process_0~5408 myArkanoidVHDL:inst|process_0~5416 myArkanoidVHDL:inst|ballPositionV~1213 myArkanoidVHDL:inst|ballPositionV~1241 myArkanoidVHDL:inst|ballPositionV~971 myArkanoidVHDL:inst|process_0~5429 myArkanoidVHDL:inst|process_0~5430 myArkanoidVHDL:inst|process_0~5431 myArkanoidVHDL:inst|process_0~5476 myArkanoidVHDL:inst|process_0~1396 myArkanoidVHDL:inst|Add227~1 myArkanoidVHDL:inst|Add227~3 myArkanoidVHDL:inst|Add227~5 myArkanoidVHDL:inst|Add227~7 myArkanoidVHDL:inst|Add227~9 myArkanoidVHDL:inst|Add227~11 myArkanoidVHDL:inst|Add227~13 myArkanoidVHDL:inst|Add227~15 myArkanoidVHDL:inst|Add227~17 myArkanoidVHDL:inst|Add227~19 myArkanoidVHDL:inst|Add227~21 myArkanoidVHDL:inst|Add227~23 myArkanoidVHDL:inst|Add227~25 myArkanoidVHDL:inst|Add227~27 myArkanoidVHDL:inst|Add227~29 myArkanoidVHDL:inst|Add227~31 myArkanoidVHDL:inst|Add227~32 myArkanoidVHDL:inst|Add229~29 myArkanoidVHDL:inst|Add229~31 myArkanoidVHDL:inst|Add229~33 myArkanoidVHDL:inst|Add229~35 myArkanoidVHDL:inst|Add229~37 myArkanoidVHDL:inst|Add229~39 myArkanoidVHDL:inst|Add229~41 myArkanoidVHDL:inst|Add229~43 myArkanoidVHDL:inst|Add229~45 myArkanoidVHDL:inst|Add229~47 myArkanoidVHDL:inst|Add229~49 myArkanoidVHDL:inst|Add229~51 myArkanoidVHDL:inst|Add229~53 myArkanoidVHDL:inst|Add229~55 myArkanoidVHDL:inst|Add229~57 myArkanoidVHDL:inst|Add229~58 myArkanoidVHDL:inst|Equal78~2 myArkanoidVHDL:inst|Equal78~5 myArkanoidVHDL:inst|process_0~1399 myArkanoidVHDL:inst|Add230~1 myArkanoidVHDL:inst|Add230~3 myArkanoidVHDL:inst|Add230~5 myArkanoidVHDL:inst|Add230~7 myArkanoidVHDL:inst|Add230~9 myArkanoidVHDL:inst|Add230~11 myArkanoidVHDL:inst|Add230~13 myArkanoidVHDL:inst|Add230~15 myArkanoidVHDL:inst|Add230~16 myArkanoidVHDL:inst|Add232~13 myArkanoidVHDL:inst|Add232~15 myArkanoidVHDL:inst|Add232~17 myArkanoidVHDL:inst|Add232~19 myArkanoidVHDL:inst|Add232~21 myArkanoidVHDL:inst|Add232~23 myArkanoidVHDL:inst|Add232~25 myArkanoidVHDL:inst|Add232~27 myArkanoidVHDL:inst|Add232~28 myArkanoidVHDL:inst|Equal79~8 myArkanoidVHDL:inst|Equal79~10 myArkanoidVHDL:inst|Equal79~13 myArkanoidVHDL:inst|process_0~5480 myArkanoidVHDL:inst|Add233~1 myArkanoidVHDL:inst|Add233~3 myArkanoidVHDL:inst|Add233~5 myArkanoidVHDL:inst|Add233~7 myArkanoidVHDL:inst|Add233~9 myArkanoidVHDL:inst|Add233~11 myArkanoidVHDL:inst|Add233~13 myArkanoidVHDL:inst|Add233~15 myArkanoidVHDL:inst|Add233~16 myArkanoidVHDL:inst|Add235~13 myArkanoidVHDL:inst|Add235~15 myArkanoidVHDL:inst|Add235~17 myArkanoidVHDL:inst|Add235~19 myArkanoidVHDL:inst|Add235~21 myArkanoidVHDL:inst|Add235~23 myArkanoidVHDL:inst|Add235~25 myArkanoidVHDL:inst|Add235~27 myArkanoidVHDL:inst|Add235~29 myArkanoidVHDL:inst|Add235~31 myArkanoidVHDL:inst|Add235~33 myArkanoidVHDL:inst|Add235~35 myArkanoidVHDL:inst|Add235~37 myArkanoidVHDL:inst|Add235~39 myArkanoidVHDL:inst|Add235~40 myArkanoidVHDL:inst|Equal80~8 myArkanoidVHDL:inst|Equal80~9 myArkanoidVHDL:inst|Equal80~12 myArkanoidVHDL:inst|process_0~5490 myArkanoidVHDL:inst|Add236~1 myArkanoidVHDL:inst|Add236~3 myArkanoidVHDL:inst|Add236~5 myArkanoidVHDL:inst|Add236~7 myArkanoidVHDL:inst|Add236~9 myArkanoidVHDL:inst|Add236~11 myArkanoidVHDL:inst|Add236~13 myArkanoidVHDL:inst|Add236~15 myArkanoidVHDL:inst|Add236~17 myArkanoidVHDL:inst|Add236~19 myArkanoidVHDL:inst|Add236~21 myArkanoidVHDL:inst|Add236~23 myArkanoidVHDL:inst|Add236~25 myArkanoidVHDL:inst|Add236~27 myArkanoidVHDL:inst|Add236~29 myArkanoidVHDL:inst|Add236~31 myArkanoidVHDL:inst|Add236~32 myArkanoidVHDL:inst|Add238~29 myArkanoidVHDL:inst|Add238~31 myArkanoidVHDL:inst|Add238~33 myArkanoidVHDL:inst|Add238~35 myArkanoidVHDL:inst|Add238~37 myArkanoidVHDL:inst|Add238~39 myArkanoidVHDL:inst|Add238~41 myArkanoidVHDL:inst|Add238~43 myArkanoidVHDL:inst|Add238~45 myArkanoidVHDL:inst|Add238~47 myArkanoidVHDL:inst|Add238~49 myArkanoidVHDL:inst|Add238~51 myArkanoidVHDL:inst|Add238~53 myArkanoidVHDL:inst|Add238~54 myArkanoidVHDL:inst|Equal81~12 myArkanoidVHDL:inst|Equal81~13 myArkanoidVHDL:inst|process_0~1408 myArkanoidVHDL:inst|Add239~1 myArkanoidVHDL:inst|Add239~3 myArkanoidVHDL:inst|Add239~5 myArkanoidVHDL:inst|Add239~7 myArkanoidVHDL:inst|Add239~9 myArkanoidVHDL:inst|Add239~11 myArkanoidVHDL:inst|Add239~13 myArkanoidVHDL:inst|Add239~15 myArkanoidVHDL:inst|Add239~17 myArkanoidVHDL:inst|Add239~19 myArkanoidVHDL:inst|Add239~21 myArkanoidVHDL:inst|Add239~23 myArkanoidVHDL:inst|Add239~25 myArkanoidVHDL:inst|Add239~27 myArkanoidVHDL:inst|Add239~29 myArkanoidVHDL:inst|Add239~31 myArkanoidVHDL:inst|Add239~32 myArkanoidVHDL:inst|Add241~29 myArkanoidVHDL:inst|Add241~31 myArkanoidVHDL:inst|Add241~33 myArkanoidVHDL:inst|Add241~35 myArkanoidVHDL:inst|Add241~37 myArkanoidVHDL:inst|Add241~39 myArkanoidVHDL:inst|Add241~41 myArkanoidVHDL:inst|Add241~43 myArkanoidVHDL:inst|Add241~45 myArkanoidVHDL:inst|Add241~47 myArkanoidVHDL:inst|Add241~49 myArkanoidVHDL:inst|Add241~51 myArkanoidVHDL:inst|Add241~53 myArkanoidVHDL:inst|Add241~55 myArkanoidVHDL:inst|Add241~56 myArkanoidVHDL:inst|Equal82~12 myArkanoidVHDL:inst|Equal82~13 myArkanoidVHDL:inst|process_0~1411 myArkanoidVHDL:inst|Add242~1 myArkanoidVHDL:inst|Add242~3 myArkanoidVHDL:inst|Add242~5 myArkanoidVHDL:inst|Add242~7 myArkanoidVHDL:inst|Add242~9 myArkanoidVHDL:inst|Add242~11 myArkanoidVHDL:inst|Add242~13 myArkanoidVHDL:inst|Add242~15 myArkanoidVHDL:inst|Add242~17 myArkanoidVHDL:inst|Add242~19 myArkanoidVHDL:inst|Add242~21 myArkanoidVHDL:inst|Add242~23 myArkanoidVHDL:inst|Add242~25 myArkanoidVHDL:inst|Add242~27 myArkanoidVHDL:inst|Add242~29 myArkanoidVHDL:inst|Add242~31 myArkanoidVHDL:inst|Add242~32 myArkanoidVHDL:inst|Add244~29 myArkanoidVHDL:inst|Add244~31 myArkanoidVHDL:inst|Add244~33 myArkanoidVHDL:inst|Add244~35 myArkanoidVHDL:inst|Add244~37 myArkanoidVHDL:inst|Add244~39 myArkanoidVHDL:inst|Add244~41 myArkanoidVHDL:inst|Add244~43 myArkanoidVHDL:inst|Add244~45 myArkanoidVHDL:inst|Add244~47 myArkanoidVHDL:inst|Add244~48 myArkanoidVHDL:inst|Equal83~10 myArkanoidVHDL:inst|Equal83~11 myArkanoidVHDL:inst|process_0~5508 myArkanoidVHDL:inst|Add245~1 myArkanoidVHDL:inst|Add245~3 myArkanoidVHDL:inst|Add245~5 myArkanoidVHDL:inst|Add245~7 myArkanoidVHDL:inst|Add245~9 myArkanoidVHDL:inst|Add245~11 myArkanoidVHDL:inst|Add245~13 myArkanoidVHDL:inst|Add245~15 myArkanoidVHDL:inst|Add245~17 myArkanoidVHDL:inst|Add245~19 myArkanoidVHDL:inst|Add245~21 myArkanoidVHDL:inst|Add245~23 myArkanoidVHDL:inst|Add245~25 myArkanoidVHDL:inst|Add245~27 myArkanoidVHDL:inst|Add245~29 myArkanoidVHDL:inst|Add245~31 myArkanoidVHDL:inst|Add245~32 myArkanoidVHDL:inst|Add247~29 myArkanoidVHDL:inst|Add247~31 myArkanoidVHDL:inst|Add247~33 myArkanoidVHDL:inst|Add247~35 myArkanoidVHDL:inst|Add247~37 myArkanoidVHDL:inst|Add247~39 myArkanoidVHDL:inst|Add247~41 myArkanoidVHDL:inst|Add247~43 myArkanoidVHDL:inst|Add247~45 myArkanoidVHDL:inst|Add247~47 myArkanoidVHDL:inst|Add247~49 myArkanoidVHDL:inst|Add247~51 myArkanoidVHDL:inst|Add247~52 myArkanoidVHDL:inst|Equal84~12 myArkanoidVHDL:inst|Equal84~13 myArkanoidVHDL:inst|Equal84~14 myArkanoidVHDL:inst|process_0~5511 myArkanoidVHDL:inst|Add248~1 myArkanoidVHDL:inst|Add248~3 myArkanoidVHDL:inst|Add248~5 myArkanoidVHDL:inst|Add248~7 myArkanoidVHDL:inst|Add248~9 myArkanoidVHDL:inst|Add248~11 myArkanoidVHDL:inst|Add248~13 myArkanoidVHDL:inst|Add248~15 myArkanoidVHDL:inst|Add248~17 myArkanoidVHDL:inst|Add248~19 myArkanoidVHDL:inst|Add248~21 myArkanoidVHDL:inst|Add248~23 myArkanoidVHDL:inst|Add248~25 myArkanoidVHDL:inst|Add248~27 myArkanoidVHDL:inst|Add248~29 myArkanoidVHDL:inst|Add248~31 myArkanoidVHDL:inst|Add248~32 myArkanoidVHDL:inst|Add250~29 myArkanoidVHDL:inst|Add250~31 myArkanoidVHDL:inst|Add250~33 myArkanoidVHDL:inst|Add250~35 myArkanoidVHDL:inst|Add250~37 myArkanoidVHDL:inst|Add250~39 myArkanoidVHDL:inst|Add250~41 myArkanoidVHDL:inst|Add250~43 myArkanoidVHDL:inst|Add250~45 myArkanoidVHDL:inst|Add250~47 myArkanoidVHDL:inst|Add250~48 myArkanoidVHDL:inst|Equal85~10 myArkanoidVHDL:inst|Equal85~11 myArkanoidVHDL:inst|Equal85~12 myArkanoidVHDL:inst|process_0~5514 myArkanoidVHDL:inst|Add251~1 myArkanoidVHDL:inst|Add251~3 myArkanoidVHDL:inst|Add251~5 myArkanoidVHDL:inst|Add251~7 myArkanoidVHDL:inst|Add251~9 myArkanoidVHDL:inst|Add251~11 myArkanoidVHDL:inst|Add251~13 myArkanoidVHDL:inst|Add251~15 myArkanoidVHDL:inst|Add251~17 myArkanoidVHDL:inst|Add251~19 myArkanoidVHDL:inst|Add251~21 myArkanoidVHDL:inst|Add251~23 myArkanoidVHDL:inst|Add251~25 myArkanoidVHDL:inst|Add251~27 myArkanoidVHDL:inst|Add251~29 myArkanoidVHDL:inst|Add251~31 myArkanoidVHDL:inst|Add251~32 myArkanoidVHDL:inst|Add253~29 myArkanoidVHDL:inst|Add253~31 myArkanoidVHDL:inst|Add253~33 myArkanoidVHDL:inst|Add253~35 myArkanoidVHDL:inst|Add253~37 myArkanoidVHDL:inst|Add253~39 myArkanoidVHDL:inst|Add253~41 myArkanoidVHDL:inst|Add253~42 myArkanoidVHDL:inst|Equal86~8 myArkanoidVHDL:inst|Equal86~9 myArkanoidVHDL:inst|Equal86~12 myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add254~1 myArkanoidVHDL:inst|Add254~3 myArkanoidVHDL:inst|Add254~5 myArkanoidVHDL:inst|Add254~7 myArkanoidVHDL:inst|Add254~9 myArkanoidVHDL:inst|Add254~11 myArkanoidVHDL:inst|Add254~13 myArkanoidVHDL:inst|Add254~15 myArkanoidVHDL:inst|Add254~17 myArkanoidVHDL:inst|Add254~19 myArkanoidVHDL:inst|Add254~21 myArkanoidVHDL:inst|Add254~23 myArkanoidVHDL:inst|Add254~25 myArkanoidVHDL:inst|Add254~27 myArkanoidVHDL:inst|Add254~29 myArkanoidVHDL:inst|Add254~31 myArkanoidVHDL:inst|Add254~32 myArkanoidVHDL:inst|Add256~29 myArkanoidVHDL:inst|Add256~31 myArkanoidVHDL:inst|Add256~33 myArkanoidVHDL:inst|Add256~34 myArkanoidVHDL:inst|Equal87~10 myArkanoidVHDL:inst|Equal87~11 myArkanoidVHDL:inst|process_0~1426 myArkanoidVHDL:inst|Add257~1 myArkanoidVHDL:inst|Add257~3 myArkanoidVHDL:inst|Add257~5 myArkanoidVHDL:inst|Add257~7 myArkanoidVHDL:inst|Add257~9 myArkanoidVHDL:inst|Add257~11 myArkanoidVHDL:inst|Add257~13 myArkanoidVHDL:inst|Add257~15 myArkanoidVHDL:inst|Add257~17 myArkanoidVHDL:inst|Add257~19 myArkanoidVHDL:inst|Add257~20 myArkanoidVHDL:inst|Add260~19 myArkanoidVHDL:inst|Add260~21 myArkanoidVHDL:inst|Add260~23 myArkanoidVHDL:inst|Add260~25 myArkanoidVHDL:inst|Add260~27 myArkanoidVHDL:inst|Add260~29 myArkanoidVHDL:inst|Add260~31 myArkanoidVHDL:inst|Add260~33 myArkanoidVHDL:inst|Add260~35 myArkanoidVHDL:inst|Add260~37 myArkanoidVHDL:inst|Add260~39 myArkanoidVHDL:inst|Add260~41 myArkanoidVHDL:inst|Add260~43 myArkanoidVHDL:inst|Add260~45 myArkanoidVHDL:inst|Add260~47 myArkanoidVHDL:inst|Add260~49 myArkanoidVHDL:inst|Add260~51 myArkanoidVHDL:inst|Add260~53 myArkanoidVHDL:inst|Add260~54 myArkanoidVHDL:inst|process_0~6070 myArkanoidVHDL:inst|process_0~6071 myArkanoidVHDL:inst|process_0~6073 myArkanoidVHDL:inst|process_0~6084 myArkanoidVHDL:inst|process_0~6094 myArkanoidVHDL:inst|process_0~6099 myArkanoidVHDL:inst|ballPositionH~1131 myArkanoidVHDL:inst|ballPositionH~1145 myArkanoidVHDL:inst|Add295~5 myArkanoidVHDL:inst|Add295~7 myArkanoidVHDL:inst|Add295~9 myArkanoidVHDL:inst|Add295~11 myArkanoidVHDL:inst|Add295~13 myArkanoidVHDL:inst|Add295~15 myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6199 myArkanoidVHDL:inst|red0_signal~1242 myArkanoidVHDL:inst|red1_signal~1128 myArkanoidVHDL:inst|red3_signal~1005 myArkanoidVHDL:inst|green3_signal~1201 myArkanoidVHDL:inst|green3_signal~1208 myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "295.054 ns" { pin_l21 {} pin_l21~combout {} myArkanoidVHDL:inst|ballPositionV~1171 {} myArkanoidVHDL:inst|Add114~1 {} myArkanoidVHDL:inst|Add114~3 {} myArkanoidVHDL:inst|Add114~5 {} myArkanoidVHDL:inst|Add114~7 {} myArkanoidVHDL:inst|Add114~9 {} myArkanoidVHDL:inst|Add114~11 {} myArkanoidVHDL:inst|Add114~13 {} myArkanoidVHDL:inst|Add114~15 {} myArkanoidVHDL:inst|Add114~17 {} myArkanoidVHDL:inst|Add114~19 {} myArkanoidVHDL:inst|Add114~21 {} myArkanoidVHDL:inst|Add114~23 {} myArkanoidVHDL:inst|Add114~25 {} myArkanoidVHDL:inst|Add114~26 {} myArkanoidVHDL:inst|ballPositionV~1251 {} myArkanoidVHDL:inst|Add117~27 {} myArkanoidVHDL:inst|Add117~29 {} myArkanoidVHDL:inst|Add117~31 {} myArkanoidVHDL:inst|Add117~33 {} myArkanoidVHDL:inst|Add117~35 {} myArkanoidVHDL:inst|Add117~37 {} myArkanoidVHDL:inst|Add117~38 {} myArkanoidVHDL:inst|LessThan241~2 {} myArkanoidVHDL:inst|LessThan241~4 {} myArkanoidVHDL:inst|process_0~3895 {} myArkanoidVHDL:inst|process_0~3897 {} myArkanoidVHDL:inst|process_0~3898 {} myArkanoidVHDL:inst|process_0~3899 {} myArkanoidVHDL:inst|process_0~3902 {} myArkanoidVHDL:inst|process_0~3926 {} myArkanoidVHDL:inst|process_0~6234 {} myArkanoidVHDL:inst|Add127~1 {} myArkanoidVHDL:inst|Add127~3 {} myArkanoidVHDL:inst|Add127~5 {} myArkanoidVHDL:inst|Add127~7 {} myArkanoidVHDL:inst|Add127~9 {} myArkanoidVHDL:inst|Add127~11 {} myArkanoidVHDL:inst|Add127~13 {} myArkanoidVHDL:inst|Add127~15 {} myArkanoidVHDL:inst|Add127~17 {} myArkanoidVHDL:inst|Add127~19 {} myArkanoidVHDL:inst|Add127~20 {} myArkanoidVHDL:inst|Add131~21 {} myArkanoidVHDL:inst|Add131~23 {} myArkanoidVHDL:inst|Add131~25 {} myArkanoidVHDL:inst|Add131~27 {} myArkanoidVHDL:inst|Add131~29 {} myArkanoidVHDL:inst|Add131~31 {} myArkanoidVHDL:inst|Add131~33 {} myArkanoidVHDL:inst|Add131~35 {} myArkanoidVHDL:inst|Add131~37 {} myArkanoidVHDL:inst|Add131~39 {} myArkanoidVHDL:inst|Add131~41 {} myArkanoidVHDL:inst|Add131~43 {} myArkanoidVHDL:inst|Add131~45 {} myArkanoidVHDL:inst|Add131~47 {} myArkanoidVHDL:inst|Add131~49 {} myArkanoidVHDL:inst|Add131~51 {} myArkanoidVHDL:inst|Add131~53 {} myArkanoidVHDL:inst|Add131~54 {} myArkanoidVHDL:inst|process_0~3974 {} myArkanoidVHDL:inst|process_0~3975 {} myArkanoidVHDL:inst|process_0~3977 {} myArkanoidVHDL:inst|process_0~3979 {} myArkanoidVHDL:inst|process_0~3982 {} myArkanoidVHDL:inst|process_0~3987 {} myArkanoidVHDL:inst|process_0~6240 {} myArkanoidVHDL:inst|Add133~1 {} myArkanoidVHDL:inst|Add133~3 {} myArkanoidVHDL:inst|Add133~5 {} myArkanoidVHDL:inst|Add133~7 {} myArkanoidVHDL:inst|Add133~9 {} myArkanoidVHDL:inst|Add133~11 {} myArkanoidVHDL:inst|Add133~13 {} myArkanoidVHDL:inst|Add133~15 {} myArkanoidVHDL:inst|Add133~17 {} myArkanoidVHDL:inst|Add133~19 {} myArkanoidVHDL:inst|Add133~21 {} myArkanoidVHDL:inst|Add133~23 {} myArkanoidVHDL:inst|Add133~25 {} myArkanoidVHDL:inst|Add133~27 {} myArkanoidVHDL:inst|Add133~29 {} myArkanoidVHDL:inst|Add133~31 {} myArkanoidVHDL:inst|Add133~33 {} myArkanoidVHDL:inst|Add133~35 {} myArkanoidVHDL:inst|Add133~37 {} myArkanoidVHDL:inst|Add133~39 {} myArkanoidVHDL:inst|Add133~41 {} myArkanoidVHDL:inst|Add133~43 {} myArkanoidVHDL:inst|Add133~45 {} myArkanoidVHDL:inst|Add133~47 {} myArkanoidVHDL:inst|Add133~49 {} myArkanoidVHDL:inst|Add133~51 {} myArkanoidVHDL:inst|Add133~53 {} myArkanoidVHDL:inst|Add133~55 {} myArkanoidVHDL:inst|Add133~57 {} myArkanoidVHDL:inst|Add133~59 {} myArkanoidVHDL:inst|Add133~61 {} myArkanoidVHDL:inst|Add133~62 {} myArkanoidVHDL:inst|process_0~6241 {} myArkanoidVHDL:inst|process_0~3997 {} myArkanoidVHDL:inst|process_0~4003 {} myArkanoidVHDL:inst|process_0~4007 {} myArkanoidVHDL:inst|process_0~4031 {} myArkanoidVHDL:inst|process_0~4048 {} myArkanoidVHDL:inst|process_0~4051 {} myArkanoidVHDL:inst|process_0~4052 {} myArkanoidVHDL:inst|Add139~1 {} myArkanoidVHDL:inst|Add139~3 {} myArkanoidVHDL:inst|Add139~5 {} myArkanoidVHDL:inst|Add139~7 {} myArkanoidVHDL:inst|Add139~9 {} myArkanoidVHDL:inst|Add139~11 {} myArkanoidVHDL:inst|Add139~13 {} myArkanoidVHDL:inst|Add139~15 {} myArkanoidVHDL:inst|Add139~17 {} myArkanoidVHDL:inst|Add139~19 {} myArkanoidVHDL:inst|Add139~21 {} myArkanoidVHDL:inst|Add139~23 {} myArkanoidVHDL:inst|Add139~25 {} myArkanoidVHDL:inst|Add139~27 {} myArkanoidVHDL:inst|Add139~28 {} myArkanoidVHDL:inst|Add142~25 {} myArkanoidVHDL:inst|Add142~27 {} myArkanoidVHDL:inst|Add142~29 {} myArkanoidVHDL:inst|Add142~31 {} myArkanoidVHDL:inst|Add142~33 {} myArkanoidVHDL:inst|Add142~35 {} myArkanoidVHDL:inst|Add142~37 {} myArkanoidVHDL:inst|Add142~39 {} myArkanoidVHDL:inst|Add142~41 {} myArkanoidVHDL:inst|Add142~43 {} myArkanoidVHDL:inst|Add142~45 {} myArkanoidVHDL:inst|Add142~47 {} myArkanoidVHDL:inst|Add142~49 {} myArkanoidVHDL:inst|Add142~51 {} myArkanoidVHDL:inst|Add142~52 {} myArkanoidVHDL:inst|LessThan328~7 {} myArkanoidVHDL:inst|LessThan328~8 {} myArkanoidVHDL:inst|LessThan328~12 {} myArkanoidVHDL:inst|process_0~4059 {} myArkanoidVHDL:inst|process_0~4074 {} myArkanoidVHDL:inst|process_0~4118 {} myArkanoidVHDL:inst|process_0~4407 {} myArkanoidVHDL:inst|Add145~1 {} myArkanoidVHDL:inst|Add145~3 {} myArkanoidVHDL:inst|Add145~5 {} myArkanoidVHDL:inst|Add145~7 {} myArkanoidVHDL:inst|Add145~9 {} myArkanoidVHDL:inst|Add145~11 {} myArkanoidVHDL:inst|Add145~13 {} myArkanoidVHDL:inst|Add145~15 {} myArkanoidVHDL:inst|Add145~17 {} myArkanoidVHDL:inst|Add145~19 {} myArkanoidVHDL:inst|Add145~21 {} myArkanoidVHDL:inst|Add145~23 {} myArkanoidVHDL:inst|Add145~25 {} myArkanoidVHDL:inst|Add145~27 {} myArkanoidVHDL:inst|Add145~29 {} myArkanoidVHDL:inst|Add145~31 {} myArkanoidVHDL:inst|Add145~32 {} myArkanoidVHDL:inst|Add150~29 {} myArkanoidVHDL:inst|Add150~31 {} myArkanoidVHDL:inst|Add150~33 {} myArkanoidVHDL:inst|Add150~35 {} myArkanoidVHDL:inst|Add150~37 {} myArkanoidVHDL:inst|Add150~39 {} myArkanoidVHDL:inst|Add150~41 {} myArkanoidVHDL:inst|Add150~43 {} myArkanoidVHDL:inst|Add150~45 {} myArkanoidVHDL:inst|Add150~47 {} myArkanoidVHDL:inst|Add150~49 {} myArkanoidVHDL:inst|Add150~50 {} myArkanoidVHDL:inst|process_0~4452 {} myArkanoidVHDL:inst|process_0~4453 {} myArkanoidVHDL:inst|process_0~4454 {} myArkanoidVHDL:inst|process_0~4455 {} myArkanoidVHDL:inst|process_0~4458 {} myArkanoidVHDL:inst|process_0~4464 {} myArkanoidVHDL:inst|process_0~4467 {} myArkanoidVHDL:inst|process_0~4468 {} myArkanoidVHDL:inst|process_0~4469 {} myArkanoidVHDL:inst|Add151~1 {} myArkanoidVHDL:inst|Add151~3 {} myArkanoidVHDL:inst|Add151~5 {} myArkanoidVHDL:inst|Add151~7 {} myArkanoidVHDL:inst|Add151~9 {} myArkanoidVHDL:inst|Add151~11 {} myArkanoidVHDL:inst|Add151~13 {} myArkanoidVHDL:inst|Add151~15 {} myArkanoidVHDL:inst|Add151~17 {} myArkanoidVHDL:inst|Add151~19 {} myArkanoidVHDL:inst|Add151~20 {} myArkanoidVHDL:inst|Add153~21 {} myArkanoidVHDL:inst|Add153~22 {} myArkanoidVHDL:inst|LessThan377~7 {} myArkanoidVHDL:inst|LessThan377~9 {} myArkanoidVHDL:inst|LessThan377~12 {} myArkanoidVHDL:inst|process_0~4473 {} myArkanoidVHDL:inst|process_0~4474 {} myArkanoidVHDL:inst|process_0~4475 {} myArkanoidVHDL:inst|process_0~4484 {} myArkanoidVHDL:inst|process_0~4539 {} myArkanoidVHDL:inst|process_0~6298 {} myArkanoidVHDL:inst|Add157~1 {} myArkanoidVHDL:inst|Add157~3 {} myArkanoidVHDL:inst|Add157~5 {} myArkanoidVHDL:inst|Add157~7 {} myArkanoidVHDL:inst|Add157~9 {} myArkanoidVHDL:inst|Add157~11 {} myArkanoidVHDL:inst|Add157~13 {} myArkanoidVHDL:inst|Add157~15 {} myArkanoidVHDL:inst|Add157~17 {} myArkanoidVHDL:inst|Add157~19 {} myArkanoidVHDL:inst|Add157~21 {} myArkanoidVHDL:inst|Add157~23 {} myArkanoidVHDL:inst|Add157~25 {} myArkanoidVHDL:inst|Add157~27 {} myArkanoidVHDL:inst|Add157~29 {} myArkanoidVHDL:inst|Add157~31 {} myArkanoidVHDL:inst|Add157~32 {} myArkanoidVHDL:inst|Add162~29 {} myArkanoidVHDL:inst|Add162~31 {} myArkanoidVHDL:inst|Add162~33 {} myArkanoidVHDL:inst|Add162~35 {} myArkanoidVHDL:inst|Add162~37 {} myArkanoidVHDL:inst|Add162~39 {} myArkanoidVHDL:inst|Add162~41 {} myArkanoidVHDL:inst|Add162~43 {} myArkanoidVHDL:inst|Add162~45 {} myArkanoidVHDL:inst|Add162~47 {} myArkanoidVHDL:inst|Add162~49 {} myArkanoidVHDL:inst|Add162~50 {} myArkanoidVHDL:inst|process_0~4549 {} myArkanoidVHDL:inst|process_0~4555 {} myArkanoidVHDL:inst|process_0~4560 {} myArkanoidVHDL:inst|process_0~4582 {} myArkanoidVHDL:inst|process_0~4583 {} myArkanoidVHDL:inst|process_0~4599 {} myArkanoidVHDL:inst|process_0~4600 {} myArkanoidVHDL:inst|Add163~1 {} myArkanoidVHDL:inst|Add163~3 {} myArkanoidVHDL:inst|Add163~4 {} myArkanoidVHDL:inst|Add165~5 {} myArkanoidVHDL:inst|Add165~7 {} myArkanoidVHDL:inst|Add165~8 {} myArkanoidVHDL:inst|process_0~4603 {} myArkanoidVHDL:inst|LessThan431~5 {} myArkanoidVHDL:inst|LessThan431~7 {} myArkanoidVHDL:inst|process_0~4604 {} myArkanoidVHDL:inst|process_0~4625 {} myArkanoidVHDL:inst|process_0~4641 {} myArkanoidVHDL:inst|process_0~4642 {} myArkanoidVHDL:inst|process_0~4658 {} myArkanoidVHDL:inst|Add169~1 {} myArkanoidVHDL:inst|Add169~3 {} myArkanoidVHDL:inst|Add169~5 {} myArkanoidVHDL:inst|Add169~7 {} myArkanoidVHDL:inst|Add169~9 {} myArkanoidVHDL:inst|Add169~11 {} myArkanoidVHDL:inst|Add169~13 {} myArkanoidVHDL:inst|Add169~15 {} myArkanoidVHDL:inst|Add169~17 {} myArkanoidVHDL:inst|Add169~19 {} myArkanoidVHDL:inst|Add169~21 {} myArkanoidVHDL:inst|Add169~23 {} myArkanoidVHDL:inst|Add169~25 {} myArkanoidVHDL:inst|Add169~27 {} myArkanoidVHDL:inst|Add169~29 {} myArkanoidVHDL:inst|Add169~31 {} myArkanoidVHDL:inst|Add169~33 {} myArkanoidVHDL:inst|Add169~35 {} myArkanoidVHDL:inst|Add169~37 {} myArkanoidVHDL:inst|Add169~38 {} myArkanoidVHDL:inst|Add171~39 {} myArkanoidVHDL:inst|Add171~41 {} myArkanoidVHDL:inst|Add171~43 {} myArkanoidVHDL:inst|Add171~45 {} myArkanoidVHDL:inst|Add171~47 {} myArkanoidVHDL:inst|Add171~49 {} myArkanoidVHDL:inst|Add171~51 {} myArkanoidVHDL:inst|Add171~52 {} myArkanoidVHDL:inst|process_0~4660 {} myArkanoidVHDL:inst|process_0~4663 {} myArkanoidVHDL:inst|process_0~4715 {} myArkanoidVHDL:inst|process_0~4716 {} myArkanoidVHDL:inst|process_0~4718 {} myArkanoidVHDL:inst|process_0~4719 {} myArkanoidVHDL:inst|process_0~4720 {} myArkanoidVHDL:inst|Add175~1 {} myArkanoidVHDL:inst|Add175~3 {} myArkanoidVHDL:inst|Add175~5 {} myArkanoidVHDL:inst|Add175~7 {} myArkanoidVHDL:inst|Add175~9 {} myArkanoidVHDL:inst|Add175~10 {} myArkanoidVHDL:inst|Add179~11 {} myArkanoidVHDL:inst|Add179~13 {} myArkanoidVHDL:inst|Add179~15 {} myArkanoidVHDL:inst|Add179~17 {} myArkanoidVHDL:inst|Add179~19 {} myArkanoidVHDL:inst|Add179~21 {} myArkanoidVHDL:inst|Add179~23 {} myArkanoidVHDL:inst|Add179~25 {} myArkanoidVHDL:inst|Add179~27 {} myArkanoidVHDL:inst|Add179~29 {} myArkanoidVHDL:inst|Add179~31 {} myArkanoidVHDL:inst|Add179~33 {} myArkanoidVHDL:inst|Add179~35 {} myArkanoidVHDL:inst|Add179~37 {} myArkanoidVHDL:inst|Add179~39 {} myArkanoidVHDL:inst|Add179~41 {} myArkanoidVHDL:inst|Add179~43 {} myArkanoidVHDL:inst|Add179~45 {} myArkanoidVHDL:inst|Add179~47 {} myArkanoidVHDL:inst|Add179~49 {} myArkanoidVHDL:inst|Add179~51 {} myArkanoidVHDL:inst|Add179~53 {} myArkanoidVHDL:inst|Add179~55 {} myArkanoidVHDL:inst|Add179~57 {} myArkanoidVHDL:inst|Add179~59 {} myArkanoidVHDL:inst|Add179~60 {} myArkanoidVHDL:inst|process_0~4763 {} myArkanoidVHDL:inst|process_0~4764 {} myArkanoidVHDL:inst|process_0~4771 {} myArkanoidVHDL:inst|process_0~4791 {} myArkanoidVHDL:inst|process_0~4792 {} myArkanoidVHDL:inst|process_0~4793 {} myArkanoidVHDL:inst|process_0~4795 {} myArkanoidVHDL:inst|process_0~4796 {} myArkanoidVHDL:inst|Add181~1 {} myArkanoidVHDL:inst|Add181~3 {} myArkanoidVHDL:inst|Add181~5 {} myArkanoidVHDL:inst|Add181~7 {} myArkanoidVHDL:inst|Add181~9 {} myArkanoidVHDL:inst|Add181~11 {} myArkanoidVHDL:inst|Add181~13 {} myArkanoidVHDL:inst|Add181~15 {} myArkanoidVHDL:inst|Add181~17 {} myArkanoidVHDL:inst|Add181~19 {} myArkanoidVHDL:inst|Add181~21 {} myArkanoidVHDL:inst|Add181~23 {} myArkanoidVHDL:inst|Add181~25 {} myArkanoidVHDL:inst|Add181~27 {} myArkanoidVHDL:inst|Add181~29 {} myArkanoidVHDL:inst|Add181~31 {} myArkanoidVHDL:inst|Add181~32 {} myArkanoidVHDL:inst|Add184~29 {} myArkanoidVHDL:inst|Add184~31 {} myArkanoidVHDL:inst|Add184~33 {} myArkanoidVHDL:inst|Add184~34 {} myArkanoidVHDL:inst|LessThan517~8 {} myArkanoidVHDL:inst|LessThan517~9 {} myArkanoidVHDL:inst|process_0~4803 {} myArkanoidVHDL:inst|process_0~4838 {} myArkanoidVHDL:inst|process_0~4857 {} myArkanoidVHDL:inst|process_0~4858 {} myArkanoidVHDL:inst|Add187~1 {} myArkanoidVHDL:inst|Add187~3 {} myArkanoidVHDL:inst|Add187~5 {} myArkanoidVHDL:inst|Add187~6 {} myArkanoidVHDL:inst|process_0~3752 {} myArkanoidVHDL:inst|process_0~3750 {} myArkanoidVHDL:inst|process_0~6418 {} myArkanoidVHDL:inst|process_0~5408 {} myArkanoidVHDL:inst|process_0~5416 {} myArkanoidVHDL:inst|ballPositionV~1213 {} myArkanoidVHDL:inst|ballPositionV~1241 {} myArkanoidVHDL:inst|ballPositionV~971 {} myArkanoidVHDL:inst|process_0~5429 {} myArkanoidVHDL:inst|process_0~5430 {} myArkanoidVHDL:inst|process_0~5431 {} myArkanoidVHDL:inst|process_0~5476 {} myArkanoidVHDL:inst|process_0~1396 {} myArkanoidVHDL:inst|Add227~1 {} myArkanoidVHDL:inst|Add227~3 {} myArkanoidVHDL:inst|Add227~5 {} myArkanoidVHDL:inst|Add227~7 {} myArkanoidVHDL:inst|Add227~9 {} myArkanoidVHDL:inst|Add227~11 {} myArkanoidVHDL:inst|Add227~13 {} myArkanoidVHDL:inst|Add227~15 {} myArkanoidVHDL:inst|Add227~17 {} myArkanoidVHDL:inst|Add227~19 {} myArkanoidVHDL:inst|Add227~21 {} myArkanoidVHDL:inst|Add227~23 {} myArkanoidVHDL:inst|Add227~25 {} myArkanoidVHDL:inst|Add227~27 {} myArkanoidVHDL:inst|Add227~29 {} myArkanoidVHDL:inst|Add227~31 {} myArkanoidVHDL:inst|Add227~32 {} myArkanoidVHDL:inst|Add229~29 {} myArkanoidVHDL:inst|Add229~31 {} myArkanoidVHDL:inst|Add229~33 {} myArkanoidVHDL:inst|Add229~35 {} myArkanoidVHDL:inst|Add229~37 {} myArkanoidVHDL:inst|Add229~39 {} myArkanoidVHDL:inst|Add229~41 {} myArkanoidVHDL:inst|Add229~43 {} myArkanoidVHDL:inst|Add229~45 {} myArkanoidVHDL:inst|Add229~47 {} myArkanoidVHDL:inst|Add229~49 {} myArkanoidVHDL:inst|Add229~51 {} myArkanoidVHDL:inst|Add229~53 {} myArkanoidVHDL:inst|Add229~55 {} myArkanoidVHDL:inst|Add229~57 {} myArkanoidVHDL:inst|Add229~58 {} myArkanoidVHDL:inst|Equal78~2 {} myArkanoidVHDL:inst|Equal78~5 {} myArkanoidVHDL:inst|process_0~1399 {} myArkanoidVHDL:inst|Add230~1 {} myArkanoidVHDL:inst|Add230~3 {} myArkanoidVHDL:inst|Add230~5 {} myArkanoidVHDL:inst|Add230~7 {} myArkanoidVHDL:inst|Add230~9 {} myArkanoidVHDL:inst|Add230~11 {} myArkanoidVHDL:inst|Add230~13 {} myArkanoidVHDL:inst|Add230~15 {} myArkanoidVHDL:inst|Add230~16 {} myArkanoidVHDL:inst|Add232~13 {} myArkanoidVHDL:inst|Add232~15 {} myArkanoidVHDL:inst|Add232~17 {} myArkanoidVHDL:inst|Add232~19 {} myArkanoidVHDL:inst|Add232~21 {} myArkanoidVHDL:inst|Add232~23 {} myArkanoidVHDL:inst|Add232~25 {} myArkanoidVHDL:inst|Add232~27 {} myArkanoidVHDL:inst|Add232~28 {} myArkanoidVHDL:inst|Equal79~8 {} myArkanoidVHDL:inst|Equal79~10 {} myArkanoidVHDL:inst|Equal79~13 {} myArkanoidVHDL:inst|process_0~5480 {} myArkanoidVHDL:inst|Add233~1 {} myArkanoidVHDL:inst|Add233~3 {} myArkanoidVHDL:inst|Add233~5 {} myArkanoidVHDL:inst|Add233~7 {} myArkanoidVHDL:inst|Add233~9 {} myArkanoidVHDL:inst|Add233~11 {} myArkanoidVHDL:inst|Add233~13 {} myArkanoidVHDL:inst|Add233~15 {} myArkanoidVHDL:inst|Add233~16 {} myArkanoidVHDL:inst|Add235~13 {} myArkanoidVHDL:inst|Add235~15 {} myArkanoidVHDL:inst|Add235~17 {} myArkanoidVHDL:inst|Add235~19 {} myArkanoidVHDL:inst|Add235~21 {} myArkanoidVHDL:inst|Add235~23 {} myArkanoidVHDL:inst|Add235~25 {} myArkanoidVHDL:inst|Add235~27 {} myArkanoidVHDL:inst|Add235~29 {} myArkanoidVHDL:inst|Add235~31 {} myArkanoidVHDL:inst|Add235~33 {} myArkanoidVHDL:inst|Add235~35 {} myArkanoidVHDL:inst|Add235~37 {} myArkanoidVHDL:inst|Add235~39 {} myArkanoidVHDL:inst|Add235~40 {} myArkanoidVHDL:inst|Equal80~8 {} myArkanoidVHDL:inst|Equal80~9 {} myArkanoidVHDL:inst|Equal80~12 {} myArkanoidVHDL:inst|process_0~5490 {} myArkanoidVHDL:inst|Add236~1 {} myArkanoidVHDL:inst|Add236~3 {} myArkanoidVHDL:inst|Add236~5 {} myArkanoidVHDL:inst|Add236~7 {} myArkanoidVHDL:inst|Add236~9 {} myArkanoidVHDL:inst|Add236~11 {} myArkanoidVHDL:inst|Add236~13 {} myArkanoidVHDL:inst|Add236~15 {} myArkanoidVHDL:inst|Add236~17 {} myArkanoidVHDL:inst|Add236~19 {} myArkanoidVHDL:inst|Add236~21 {} myArkanoidVHDL:inst|Add236~23 {} myArkanoidVHDL:inst|Add236~25 {} myArkanoidVHDL:inst|Add236~27 {} myArkanoidVHDL:inst|Add236~29 {} myArkanoidVHDL:inst|Add236~31 {} myArkanoidVHDL:inst|Add236~32 {} myArkanoidVHDL:inst|Add238~29 {} myArkanoidVHDL:inst|Add238~31 {} myArkanoidVHDL:inst|Add238~33 {} myArkanoidVHDL:inst|Add238~35 {} myArkanoidVHDL:inst|Add238~37 {} myArkanoidVHDL:inst|Add238~39 {} myArkanoidVHDL:inst|Add238~41 {} myArkanoidVHDL:inst|Add238~43 {} myArkanoidVHDL:inst|Add238~45 {} myArkanoidVHDL:inst|Add238~47 {} myArkanoidVHDL:inst|Add238~49 {} myArkanoidVHDL:inst|Add238~51 {} myArkanoidVHDL:inst|Add238~53 {} myArkanoidVHDL:inst|Add238~54 {} myArkanoidVHDL:inst|Equal81~12 {} myArkanoidVHDL:inst|Equal81~13 {} myArkanoidVHDL:inst|process_0~1408 {} myArkanoidVHDL:inst|Add239~1 {} myArkanoidVHDL:inst|Add239~3 {} myArkanoidVHDL:inst|Add239~5 {} myArkanoidVHDL:inst|Add239~7 {} myArkanoidVHDL:inst|Add239~9 {} myArkanoidVHDL:inst|Add239~11 {} myArkanoidVHDL:inst|Add239~13 {} myArkanoidVHDL:inst|Add239~15 {} myArkanoidVHDL:inst|Add239~17 {} myArkanoidVHDL:inst|Add239~19 {} myArkanoidVHDL:inst|Add239~21 {} myArkanoidVHDL:inst|Add239~23 {} myArkanoidVHDL:inst|Add239~25 {} myArkanoidVHDL:inst|Add239~27 {} myArkanoidVHDL:inst|Add239~29 {} myArkanoidVHDL:inst|Add239~31 {} myArkanoidVHDL:inst|Add239~32 {} myArkanoidVHDL:inst|Add241~29 {} myArkanoidVHDL:inst|Add241~31 {} myArkanoidVHDL:inst|Add241~33 {} myArkanoidVHDL:inst|Add241~35 {} myArkanoidVHDL:inst|Add241~37 {} myArkanoidVHDL:inst|Add241~39 {} myArkanoidVHDL:inst|Add241~41 {} myArkanoidVHDL:inst|Add241~43 {} myArkanoidVHDL:inst|Add241~45 {} myArkanoidVHDL:inst|Add241~47 {} myArkanoidVHDL:inst|Add241~49 {} myArkanoidVHDL:inst|Add241~51 {} myArkanoidVHDL:inst|Add241~53 {} myArkanoidVHDL:inst|Add241~55 {} myArkanoidVHDL:inst|Add241~56 {} myArkanoidVHDL:inst|Equal82~12 {} myArkanoidVHDL:inst|Equal82~13 {} myArkanoidVHDL:inst|process_0~1411 {} myArkanoidVHDL:inst|Add242~1 {} myArkanoidVHDL:inst|Add242~3 {} myArkanoidVHDL:inst|Add242~5 {} myArkanoidVHDL:inst|Add242~7 {} myArkanoidVHDL:inst|Add242~9 {} myArkanoidVHDL:inst|Add242~11 {} myArkanoidVHDL:inst|Add242~13 {} myArkanoidVHDL:inst|Add242~15 {} myArkanoidVHDL:inst|Add242~17 {} myArkanoidVHDL:inst|Add242~19 {} myArkanoidVHDL:inst|Add242~21 {} myArkanoidVHDL:inst|Add242~23 {} myArkanoidVHDL:inst|Add242~25 {} myArkanoidVHDL:inst|Add242~27 {} myArkanoidVHDL:inst|Add242~29 {} myArkanoidVHDL:inst|Add242~31 {} myArkanoidVHDL:inst|Add242~32 {} myArkanoidVHDL:inst|Add244~29 {} myArkanoidVHDL:inst|Add244~31 {} myArkanoidVHDL:inst|Add244~33 {} myArkanoidVHDL:inst|Add244~35 {} myArkanoidVHDL:inst|Add244~37 {} myArkanoidVHDL:inst|Add244~39 {} myArkanoidVHDL:inst|Add244~41 {} myArkanoidVHDL:inst|Add244~43 {} myArkanoidVHDL:inst|Add244~45 {} myArkanoidVHDL:inst|Add244~47 {} myArkanoidVHDL:inst|Add244~48 {} myArkanoidVHDL:inst|Equal83~10 {} myArkanoidVHDL:inst|Equal83~11 {} myArkanoidVHDL:inst|process_0~5508 {} myArkanoidVHDL:inst|Add245~1 {} myArkanoidVHDL:inst|Add245~3 {} myArkanoidVHDL:inst|Add245~5 {} myArkanoidVHDL:inst|Add245~7 {} myArkanoidVHDL:inst|Add245~9 {} myArkanoidVHDL:inst|Add245~11 {} myArkanoidVHDL:inst|Add245~13 {} myArkanoidVHDL:inst|Add245~15 {} myArkanoidVHDL:inst|Add245~17 {} myArkanoidVHDL:inst|Add245~19 {} myArkanoidVHDL:inst|Add245~21 {} myArkanoidVHDL:inst|Add245~23 {} myArkanoidVHDL:inst|Add245~25 {} myArkanoidVHDL:inst|Add245~27 {} myArkanoidVHDL:inst|Add245~29 {} myArkanoidVHDL:inst|Add245~31 {} myArkanoidVHDL:inst|Add245~32 {} myArkanoidVHDL:inst|Add247~29 {} myArkanoidVHDL:inst|Add247~31 {} myArkanoidVHDL:inst|Add247~33 {} myArkanoidVHDL:inst|Add247~35 {} myArkanoidVHDL:inst|Add247~37 {} myArkanoidVHDL:inst|Add247~39 {} myArkanoidVHDL:inst|Add247~41 {} myArkanoidVHDL:inst|Add247~43 {} myArkanoidVHDL:inst|Add247~45 {} myArkanoidVHDL:inst|Add247~47 {} myArkanoidVHDL:inst|Add247~49 {} myArkanoidVHDL:inst|Add247~51 {} myArkanoidVHDL:inst|Add247~52 {} myArkanoidVHDL:inst|Equal84~12 {} myArkanoidVHDL:inst|Equal84~13 {} myArkanoidVHDL:inst|Equal84~14 {} myArkanoidVHDL:inst|process_0~5511 {} myArkanoidVHDL:inst|Add248~1 {} myArkanoidVHDL:inst|Add248~3 {} myArkanoidVHDL:inst|Add248~5 {} myArkanoidVHDL:inst|Add248~7 {} myArkanoidVHDL:inst|Add248~9 {} myArkanoidVHDL:inst|Add248~11 {} myArkanoidVHDL:inst|Add248~13 {} myArkanoidVHDL:inst|Add248~15 {} myArkanoidVHDL:inst|Add248~17 {} myArkanoidVHDL:inst|Add248~19 {} myArkanoidVHDL:inst|Add248~21 {} myArkanoidVHDL:inst|Add248~23 {} myArkanoidVHDL:inst|Add248~25 {} myArkanoidVHDL:inst|Add248~27 {} myArkanoidVHDL:inst|Add248~29 {} myArkanoidVHDL:inst|Add248~31 {} myArkanoidVHDL:inst|Add248~32 {} myArkanoidVHDL:inst|Add250~29 {} myArkanoidVHDL:inst|Add250~31 {} myArkanoidVHDL:inst|Add250~33 {} myArkanoidVHDL:inst|Add250~35 {} myArkanoidVHDL:inst|Add250~37 {} myArkanoidVHDL:inst|Add250~39 {} myArkanoidVHDL:inst|Add250~41 {} myArkanoidVHDL:inst|Add250~43 {} myArkanoidVHDL:inst|Add250~45 {} myArkanoidVHDL:inst|Add250~47 {} myArkanoidVHDL:inst|Add250~48 {} myArkanoidVHDL:inst|Equal85~10 {} myArkanoidVHDL:inst|Equal85~11 {} myArkanoidVHDL:inst|Equal85~12 {} myArkanoidVHDL:inst|process_0~5514 {} myArkanoidVHDL:inst|Add251~1 {} myArkanoidVHDL:inst|Add251~3 {} myArkanoidVHDL:inst|Add251~5 {} myArkanoidVHDL:inst|Add251~7 {} myArkanoidVHDL:inst|Add251~9 {} myArkanoidVHDL:inst|Add251~11 {} myArkanoidVHDL:inst|Add251~13 {} myArkanoidVHDL:inst|Add251~15 {} myArkanoidVHDL:inst|Add251~17 {} myArkanoidVHDL:inst|Add251~19 {} myArkanoidVHDL:inst|Add251~21 {} myArkanoidVHDL:inst|Add251~23 {} myArkanoidVHDL:inst|Add251~25 {} myArkanoidVHDL:inst|Add251~27 {} myArkanoidVHDL:inst|Add251~29 {} myArkanoidVHDL:inst|Add251~31 {} myArkanoidVHDL:inst|Add251~32 {} myArkanoidVHDL:inst|Add253~29 {} myArkanoidVHDL:inst|Add253~31 {} myArkanoidVHDL:inst|Add253~33 {} myArkanoidVHDL:inst|Add253~35 {} myArkanoidVHDL:inst|Add253~37 {} myArkanoidVHDL:inst|Add253~39 {} myArkanoidVHDL:inst|Add253~41 {} myArkanoidVHDL:inst|Add253~42 {} myArkanoidVHDL:inst|Equal86~8 {} myArkanoidVHDL:inst|Equal86~9 {} myArkanoidVHDL:inst|Equal86~12 {} myArkanoidVHDL:inst|process_0~5993 {} myArkanoidVHDL:inst|Add254~1 {} myArkanoidVHDL:inst|Add254~3 {} myArkanoidVHDL:inst|Add254~5 {} myArkanoidVHDL:inst|Add254~7 {} myArkanoidVHDL:inst|Add254~9 {} myArkanoidVHDL:inst|Add254~11 {} myArkanoidVHDL:inst|Add254~13 {} myArkanoidVHDL:inst|Add254~15 {} myArkanoidVHDL:inst|Add254~17 {} myArkanoidVHDL:inst|Add254~19 {} myArkanoidVHDL:inst|Add254~21 {} myArkanoidVHDL:inst|Add254~23 {} myArkanoidVHDL:inst|Add254~25 {} myArkanoidVHDL:inst|Add254~27 {} myArkanoidVHDL:inst|Add254~29 {} myArkanoidVHDL:inst|Add254~31 {} myArkanoidVHDL:inst|Add254~32 {} myArkanoidVHDL:inst|Add256~29 {} myArkanoidVHDL:inst|Add256~31 {} myArkanoidVHDL:inst|Add256~33 {} myArkanoidVHDL:inst|Add256~34 {} myArkanoidVHDL:inst|Equal87~10 {} myArkanoidVHDL:inst|Equal87~11 {} myArkanoidVHDL:inst|process_0~1426 {} myArkanoidVHDL:inst|Add257~1 {} myArkanoidVHDL:inst|Add257~3 {} myArkanoidVHDL:inst|Add257~5 {} myArkanoidVHDL:inst|Add257~7 {} myArkanoidVHDL:inst|Add257~9 {} myArkanoidVHDL:inst|Add257~11 {} myArkanoidVHDL:inst|Add257~13 {} myArkanoidVHDL:inst|Add257~15 {} myArkanoidVHDL:inst|Add257~17 {} myArkanoidVHDL:inst|Add257~19 {} myArkanoidVHDL:inst|Add257~20 {} myArkanoidVHDL:inst|Add260~19 {} myArkanoidVHDL:inst|Add260~21 {} myArkanoidVHDL:inst|Add260~23 {} myArkanoidVHDL:inst|Add260~25 {} myArkanoidVHDL:inst|Add260~27 {} myArkanoidVHDL:inst|Add260~29 {} myArkanoidVHDL:inst|Add260~31 {} myArkanoidVHDL:inst|Add260~33 {} myArkanoidVHDL:inst|Add260~35 {} myArkanoidVHDL:inst|Add260~37 {} myArkanoidVHDL:inst|Add260~39 {} myArkanoidVHDL:inst|Add260~41 {} myArkanoidVHDL:inst|Add260~43 {} myArkanoidVHDL:inst|Add260~45 {} myArkanoidVHDL:inst|Add260~47 {} myArkanoidVHDL:inst|Add260~49 {} myArkanoidVHDL:inst|Add260~51 {} myArkanoidVHDL:inst|Add260~53 {} myArkanoidVHDL:inst|Add260~54 {} myArkanoidVHDL:inst|process_0~6070 {} myArkanoidVHDL:inst|process_0~6071 {} myArkanoidVHDL:inst|process_0~6073 {} myArkanoidVHDL:inst|process_0~6084 {} myArkanoidVHDL:inst|process_0~6094 {} myArkanoidVHDL:inst|process_0~6099 {} myArkanoidVHDL:inst|ballPositionH~1131 {} myArkanoidVHDL:inst|ballPositionH~1145 {} myArkanoidVHDL:inst|Add295~5 {} myArkanoidVHDL:inst|Add295~7 {} myArkanoidVHDL:inst|Add295~9 {} myArkanoidVHDL:inst|Add295~11 {} myArkanoidVHDL:inst|Add295~13 {} myArkanoidVHDL:inst|Add295~15 {} myArkanoidVHDL:inst|Add295~17 {} myArkanoidVHDL:inst|Add295~18 {} myArkanoidVHDL:inst|Equal130~0 {} myArkanoidVHDL:inst|Equal130~4 {} myArkanoidVHDL:inst|Equal130~6 {} myArkanoidVHDL:inst|process_0~1510 {} myArkanoidVHDL:inst|process_0~6199 {} myArkanoidVHDL:inst|red0_signal~1242 {} myArkanoidVHDL:inst|red1_signal~1128 {} myArkanoidVHDL:inst|red3_signal~1005 {} myArkanoidVHDL:inst|green3_signal~1201 {} myArkanoidVHDL:inst|green3_signal~1208 {} myArkanoidVHDL:inst|red0_signal {} } { 0.000ns 0.000ns 3.108ns 1.170ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.775ns 1.786ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.742ns 0.894ns 0.310ns 0.291ns 1.173ns 0.296ns 1.222ns 0.298ns 1.168ns 1.049ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.822ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.889ns 0.319ns 0.302ns 0.899ns 0.296ns 0.808ns 0.303ns 0.993ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 0.302ns 1.734ns 0.836ns 0.902ns 0.306ns 0.307ns 0.294ns 1.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.595ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.857ns 0.310ns 1.166ns 0.299ns 0.318ns 0.317ns 0.303ns 1.314ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.864ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.456ns 0.317ns 0.302ns 0.296ns 0.294ns 1.164ns 0.304ns 0.320ns 0.300ns 1.164ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.812ns 0.000ns 1.676ns 0.296ns 0.313ns 1.077ns 1.403ns 0.291ns 0.296ns 0.300ns 0.311ns 1.224ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.822ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.172ns 0.290ns 0.754ns 0.308ns 0.304ns 0.288ns 0.816ns 0.935ns 0.000ns 0.000ns 1.208ns 0.000ns 0.000ns 2.322ns 0.309ns 0.301ns 2.005ns 0.308ns 0.311ns 0.297ns 0.312ns 1.291ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.949ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.325ns 0.316ns 1.461ns 0.309ns 0.308ns 0.552ns 0.303ns 1.891ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.576ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.534ns 0.299ns 1.192ns 0.299ns 0.302ns 0.295ns 0.299ns 0.299ns 1.221ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.833ns 0.000ns 0.000ns 0.000ns 2.613ns 0.292ns 2.053ns 0.302ns 0.308ns 1.507ns 0.588ns 0.000ns 0.000ns 0.000ns 1.783ns 0.298ns 0.301ns 2.320ns 1.171ns 1.422ns 0.984ns 0.295ns 0.901ns 0.567ns 0.289ns 0.918ns 0.326ns 2.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.868ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.116ns 0.296ns 0.309ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.144ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.220ns 0.303ns 0.305ns 0.306ns 0.978ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.089ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.805ns 0.292ns 0.295ns 0.311ns 1.187ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.879ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.375ns 0.296ns 0.839ns 1.025ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.893ns 0.295ns 0.298ns 0.934ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.812ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.295ns 0.922ns 0.299ns 0.965ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.890ns 0.316ns 0.295ns 0.303ns 1.272ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.891ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.295ns 0.921ns 0.289ns 0.310ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.781ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.849ns 0.297ns 0.915ns 0.834ns 0.974ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.789ns 0.000ns 0.000ns 0.000ns 1.400ns 0.298ns 0.491ns 1.196ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.835ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.859ns 0.291ns 0.294ns 0.306ns 0.521ns 0.527ns 1.757ns 2.414ns 2.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.297ns 0.289ns 0.497ns 0.889ns 0.899ns 0.318ns 0.323ns 1.197ns 0.318ns 1.110ns 0.818ns } { 0.000ns 1.026ns 0.457ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.322ns 0.483ns 0.178ns 0.322ns 0.178ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.545ns 0.278ns 0.319ns 0.319ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.178ns 0.278ns 0.278ns 0.278ns 0.322ns 0.178ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.545ns 0.178ns 0.178ns 0.319ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.521ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.458ns 0.177ns 0.521ns 0.513ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.278ns 0.178ns 0.545ns 0.483ns 0.322ns 0.178ns 0.322ns 0.495ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.455ns 0.516ns 0.521ns 0.177ns 0.521ns 0.319ns 0.322ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.455ns 0.178ns 0.178ns 0.319ns 0.322ns 0.512ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.278ns 0.178ns 0.319ns 0.319ns 0.178ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.458ns 0.455ns 0.491ns 0.319ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.458ns 0.545ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.516ns 0.178ns 0.450ns 0.544ns 0.178ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.491ns 0.491ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.450ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.491ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.450ns 0.542ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.457ns 0.545ns 0.491ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.450ns 0.521ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.322ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.458ns 0.450ns 0.322ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.177ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.491ns 0.322ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red0_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.614 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red0_signal {} } { 0.000ns 0.000ns 0.404ns 0.706ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50MHz pin_a7 myArkanoidVHDL:inst\|red2 10.799 ns register " "Info: tco from clock \"clk_50MHz\" to destination pin \"pin_a7\" through register \"myArkanoidVHDL:inst\|red2\" is 10.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz source 4.614 ns + Longest register " "Info: + Longest clock path from clock \"clk_50MHz\" to source register is 4.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50MHz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns dimezzaClock:inst1\|conta\[0\] 2 REG LCFF_X1_Y13_N29 2 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 2; REG Node = 'dimezzaClock:inst1\|conta\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk_50MHz dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 3.015 ns dimezzaClock:inst1\|conta\[0\]~clkctrl 3 COMB CLKCTRL_G2 405 " "Info: 3: + IC(0.706 ns) + CELL(0.000 ns) = 3.015 ns; Loc. = CLKCTRL_G2; Fanout = 405; COMB Node = 'dimezzaClock:inst1\|conta\[0\]~clkctrl'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 4.614 ns myArkanoidVHDL:inst\|red2 4 REG LCFF_X24_Y13_N13 1 " "Info: 4: + IC(0.997 ns) + CELL(0.602 ns) = 4.614 ns; Loc. = LCFF_X24_Y13_N13; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.33 % ) " "Info: Total cell delay = 2.507 ns ( 54.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 45.67 % ) " "Info: Total interconnect delay = 2.107 ns ( 45.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red2 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.614 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red2 {} } { 0.000ns 0.000ns 0.404ns 0.706ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.908 ns + Longest register pin " "Info: + Longest register to pin delay is 5.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns myArkanoidVHDL:inst\|red2 1 REG LCFF_X24_Y13_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N13; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { myArkanoidVHDL:inst|red2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(3.006 ns) 5.908 ns pin_a7 2 PIN PIN_A7 0 " "Info: 2: + IC(2.902 ns) + CELL(3.006 ns) = 5.908 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'pin_a7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { myArkanoidVHDL:inst|red2 pin_a7 } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 280 784 960 296 "pin_a7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 50.88 % ) " "Info: Total cell delay = 3.006 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.902 ns ( 49.12 % ) " "Info: Total interconnect delay = 2.902 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { myArkanoidVHDL:inst|red2 pin_a7 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { myArkanoidVHDL:inst|red2 {} pin_a7 {} } { 0.000ns 2.902ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red2 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.614 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red2 {} } { 0.000ns 0.000ns 0.404ns 0.706ns 0.997ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { myArkanoidVHDL:inst|red2 pin_a7 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { myArkanoidVHDL:inst|red2 {} pin_a7 {} } { 0.000ns 2.902ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "myArkanoidVHDL:inst\|obstacles\[6\] pin_l21 clk_50MHz 2.122 ns register " "Info: th for register \"myArkanoidVHDL:inst\|obstacles\[6\]\" (data pin = \"pin_l21\", clock pin = \"clk_50MHz\") is 2.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz destination 4.621 ns + Longest register " "Info: + Longest clock path from clock \"clk_50MHz\" to destination register is 4.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50MHz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns dimezzaClock:inst1\|conta\[0\] 2 REG LCFF_X1_Y13_N29 2 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 2; REG Node = 'dimezzaClock:inst1\|conta\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk_50MHz dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 3.015 ns dimezzaClock:inst1\|conta\[0\]~clkctrl 3 COMB CLKCTRL_G2 405 " "Info: 3: + IC(0.706 ns) + CELL(0.000 ns) = 3.015 ns; Loc. = CLKCTRL_G2; Fanout = 405; COMB Node = 'dimezzaClock:inst1\|conta\[0\]~clkctrl'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.602 ns) 4.621 ns myArkanoidVHDL:inst\|obstacles\[6\] 4 REG LCFF_X46_Y13_N15 4 " "Info: 4: + IC(1.004 ns) + CELL(0.602 ns) = 4.621 ns; Loc. = LCFF_X46_Y13_N15; Fanout = 4; REG Node = 'myArkanoidVHDL:inst\|obstacles\[6\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|obstacles[6] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.25 % ) " "Info: Total cell delay = 2.507 ns ( 54.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.114 ns ( 45.75 % ) " "Info: Total interconnect delay = 2.114 ns ( 45.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.621 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|obstacles[6] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.621 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|obstacles[6] {} } { 0.000ns 0.000ns 0.404ns 0.706ns 1.004ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 182 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.785 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns pin_l21 1 PIN PIN_L21 1529 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1529; PIN Node = 'pin_l21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_l21 } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 216 296 464 232 "pin_l21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.521 ns) 2.689 ns myArkanoidVHDL:inst\|obstacles~166 2 COMB LCCOMB_X46_Y13_N14 4 " "Info: 2: + IC(1.142 ns) + CELL(0.521 ns) = 2.689 ns; Loc. = LCCOMB_X46_Y13_N14; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|obstacles~166'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { pin_l21 myArkanoidVHDL:inst|obstacles~166 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.785 ns myArkanoidVHDL:inst\|obstacles\[6\] 3 REG LCFF_X46_Y13_N15 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.785 ns; Loc. = LCFF_X46_Y13_N15; Fanout = 4; REG Node = 'myArkanoidVHDL:inst\|obstacles\[6\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { myArkanoidVHDL:inst|obstacles~166 myArkanoidVHDL:inst|obstacles[6] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 58.99 % ) " "Info: Total cell delay = 1.643 ns ( 58.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 41.01 % ) " "Info: Total interconnect delay = 1.142 ns ( 41.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { pin_l21 myArkanoidVHDL:inst|obstacles~166 myArkanoidVHDL:inst|obstacles[6] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { pin_l21 {} pin_l21~combout {} myArkanoidVHDL:inst|obstacles~166 {} myArkanoidVHDL:inst|obstacles[6] {} } { 0.000ns 0.000ns 1.142ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.621 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|obstacles[6] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "4.621 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|obstacles[6] {} } { 0.000ns 0.000ns 0.404ns 0.706ns 1.004ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { pin_l21 myArkanoidVHDL:inst|obstacles~166 myArkanoidVHDL:inst|obstacles[6] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { pin_l21 {} pin_l21~combout {} myArkanoidVHDL:inst|obstacles~166 {} myArkanoidVHDL:inst|obstacles[6] {} } { 0.000ns 0.000ns 1.142ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 16:38:31 2009 " "Info: Processing ended: Tue Oct 27 16:38:31 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Info: Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
