read -sv run_verilog_mid/adder_32b_21_63_0ff569f772dcfcd205fe93394ddbe4b6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_21_63_0ff569f772dcfcd205fe93394ddbe4b6_yosys.v
