{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1581580852148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1581580852157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 00:00:52 2020 " "Processing started: Thu Feb 13 00:00:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1581580852157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1581580852157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1581580852157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1581580852813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "Synchronizer.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Synchronizer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580864340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580864340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file light_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Light_Control " "Found entity 1: Light_Control" {  } { { "Light_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Light_Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580864342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580864342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flipflop " "Found entity 1: Flipflop" {  } { { "Flipflop.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flipflop.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580864344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580864344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_address_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file flash_address_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Address_Control " "Found entity 1: Flash_Address_Control" {  } { { "Flash_Address_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flash_Address_Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580864346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580864346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divided_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file divided_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divided_Clk " "Found entity 1: Divided_Clk" {  } { { "Divided_Clk.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Divided_Clk.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580864347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580864347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalaon_read_flash.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalaon_read_flash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Avalon_Read_Flash " "Found entity 1: Avalon_Read_Flash" {  } { { "Avalaon_Read_Flash.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Avalaon_Read_Flash.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580864349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580864349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580864497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580864497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580864668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580864668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580864803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580864803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580865125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580865125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580865270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580865270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580865404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580865404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580865561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580865561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580865705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580865705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580865829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580865829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580865970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580865970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580865973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580865973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file speed_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Speed_Control " "Found entity 1: Speed_Control" {  } { { "Speed_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Speed_Control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580865975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580865975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Control " "Found entity 1: Keyboard_Control" {  } { { "Keyboard_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Keyboard_Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580865978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580865978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1581580866050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 simple_ipod_solution.v(372) " "Verilog HDL assignment warning at simple_ipod_solution.v(372): truncated value with size 64 to match size of target (8)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866056 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(612) " "Verilog HDL assignment warning at simple_ipod_solution.v(612): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866057 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(670) " "Verilog HDL assignment warning at simple_ipod_solution.v(670): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866058 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(685) " "Verilog HDL assignment warning at simple_ipod_solution.v(685): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866058 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(686) " "Verilog HDL assignment warning at simple_ipod_solution.v(686): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866059 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(687) " "Verilog HDL assignment warning at simple_ipod_solution.v(687): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866059 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(688) " "Verilog HDL assignment warning at simple_ipod_solution.v(688): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866059 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(689) " "Verilog HDL assignment warning at simple_ipod_solution.v(689): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866059 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(690) " "Verilog HDL assignment warning at simple_ipod_solution.v(690): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866059 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] simple_ipod_solution.v(71) " "Output port \"LEDR\[9..8\]\" at simple_ipod_solution.v(71) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866062 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR simple_ipod_solution.v(112) " "Output port \"DRAM_ADDR\" at simple_ipod_solution.v(112) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866062 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA simple_ipod_solution.v(113) " "Output port \"DRAM_BA\" at simple_ipod_solution.v(113) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866062 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N simple_ipod_solution.v(114) " "Output port \"DRAM_CAS_N\" at simple_ipod_solution.v(114) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866062 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE simple_ipod_solution.v(115) " "Output port \"DRAM_CKE\" at simple_ipod_solution.v(115) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866062 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK simple_ipod_solution.v(116) " "Output port \"DRAM_CLK\" at simple_ipod_solution.v(116) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866063 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N simple_ipod_solution.v(117) " "Output port \"DRAM_CS_N\" at simple_ipod_solution.v(117) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866063 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM simple_ipod_solution.v(119) " "Output port \"DRAM_LDQM\" at simple_ipod_solution.v(119) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866063 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM simple_ipod_solution.v(120) " "Output port \"DRAM_UDQM\" at simple_ipod_solution.v(120) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866063 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N simple_ipod_solution.v(121) " "Output port \"DRAM_RAS_N\" at simple_ipod_solution.v(121) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866063 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N simple_ipod_solution.v(122) " "Output port \"DRAM_WE_N\" at simple_ipod_solution.v(122) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866063 "|simple_ipod_solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "simple_ipod_solution.v" "flash_inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Avalon_Read_Flash Avalon_Read_Flash:Read_Flash " "Elaborating entity \"Avalon_Read_Flash\" for hierarchy \"Avalon_Read_Flash:Read_Flash\"" {  } { { "simple_ipod_solution.v" "Read_Flash" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer Synchronizer:Speed_Up_Synchronizer " "Elaborating entity \"Synchronizer\" for hierarchy \"Synchronizer:Speed_Up_Synchronizer\"" {  } { { "simple_ipod_solution.v" "Speed_Up_Synchronizer" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flipflop Synchronizer:Speed_Up_Synchronizer\|Flipflop:fdc1 " "Elaborating entity \"Flipflop\" for hierarchy \"Synchronizer:Speed_Up_Synchronizer\|Flipflop:fdc1\"" {  } { { "Synchronizer.sv" "fdc1" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Synchronizer.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Speed_Control Speed_Control:Speed_Control_Inst " "Elaborating entity \"Speed_Control\" for hierarchy \"Speed_Control:Speed_Control_Inst\"" {  } { { "simple_ipod_solution.v" "Speed_Control_Inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866210 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Speed_Control.sv(14) " "Verilog HDL Case Statement information at Speed_Control.sv(14): all case item expressions in this case statement are onehot" {  } { { "Speed_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Speed_Control.sv" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1581580866212 "|simple_ipod_solution|Speed_Control:Speed_Control_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divided_Clk Divided_Clk:Divided_Clk_44K " "Elaborating entity \"Divided_Clk\" for hierarchy \"Divided_Clk:Divided_Clk_44K\"" {  } { { "simple_ipod_solution.v" "Divided_Clk_44K" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_Address_Control Flash_Address_Control:Address_Control " "Elaborating entity \"Flash_Address_Control\" for hierarchy \"Flash_Address_Control:Address_Control\"" {  } { { "simple_ipod_solution.v" "Address_Control" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Control Keyboard_Control:Keyboard_Control_Inst " "Elaborating entity \"Keyboard_Control\" for hierarchy \"Keyboard_Control:Keyboard_Control_Inst\"" {  } { { "simple_ipod_solution.v" "Keyboard_Control_Inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Light_Control Light_Control:Led_Control " "Elaborating entity \"Light_Control\" for hierarchy \"Light_Control:Led_Control\"" {  } { { "simple_ipod_solution.v" "Led_Control" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580866336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581580866336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:ps2c_doublsync " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:ps2c_doublsync\"" {  } { { "simple_ipod_solution.v" "ps2c_doublsync" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866337 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kbd_ctrl.v 1 1 " "Using design file kbd_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Kbd_ctrl " "Found entity 1: Kbd_ctrl" {  } { { "kbd_ctrl.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/kbd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580866364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581580866364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kbd_ctrl Kbd_ctrl:Kbd_Controller " "Elaborating entity \"Kbd_ctrl\" for hierarchy \"Kbd_ctrl:Kbd_Controller\"" {  } { { "simple_ipod_solution.v" "Kbd_Controller" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866365 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "old_kbd_data kbd_ctrl.v(31) " "Output port \"old_kbd_data\" at kbd_ctrl.v(31) has no driver" {  } { { "kbd_ctrl.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/kbd_ctrl.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866392 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "very_old_kbd_data kbd_ctrl.v(32) " "Output port \"very_old_kbd_data\" at kbd_ctrl.v(32) has no driver" {  } { { "kbd_ctrl.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/kbd_ctrl.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581580866392 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold " "Elaborating entity \"async_trap_and_reset\" for hierarchy \"Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold\"" {  } { { "kbd_ctrl.v" "ensure_data_ready_hold" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/kbd_ctrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866422 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key2ascii.v 1 1 " "Using design file key2ascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580866502 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581580866502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii key2ascii:kbd2ascii " "Elaborating entity \"key2ascii\" for hierarchy \"key2ascii:kbd2ascii\"" {  } { { "simple_ipod_solution.v" "kbd2ascii" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "write_kbd_to_scope_lcd.v 1 1 " "Using design file write_kbd_to_scope_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_Scope_LCD " "Found entity 1: Write_Kbd_To_Scope_LCD" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580866542 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581580866542 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(47) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(47): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581580866543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(48) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(48): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581580866543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(49) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(49): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581580866543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(50) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(50): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581580866543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(51) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(51): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581580866543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(52) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(52): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581580866543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(53) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(53): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581580866544 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(54) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(54): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581580866544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1 " "Elaborating entity \"Write_Kbd_To_Scope_LCD\" for hierarchy \"Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\"" {  } { { "simple_ipod_solution.v" "Write_Kbd_To_LCD1" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 write_kbd_to_scope_lcd.v(104) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(104): truncated value with size 17 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866546 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_kbd_to_scope_lcd.v(125) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(125): truncated value with size 32 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581580866547 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580866621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581580866621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "simple_ipod_solution.v" "Generate_LCD_scope_Clk" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\"" {  } { { "generate_arbitrary_divided_clk32.v" "Div_Clk" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/generate_arbitrary_divided_clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "simple_ipod_solution.v" "LCD_scope_channelA" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866673 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Using design file lcd_scope_encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580866748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581580866748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "simple_ipod_solution.v" "LCD_LED_scope" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "simple_ipod_solution.v" "make_speedup_pulse" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "simple_ipod_solution.v" "speed_reg_control_inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "simple_ipod_solution.v" "SevenSegmentDisplayDecoder_inst0" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580866955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "simple_ipod_solution.v" "interface_actual_audio_data_right" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580867163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "simple_ipod_solution.v" "audio_control" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581580867256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88e4 " "Found entity 1: altsyncram_88e4" {  } { { "db/altsyncram_88e4.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/altsyncram_88e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580869975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580869975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580870406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580870406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580870506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580870506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qai " "Found entity 1: cntr_qai" {  } { { "db/cntr_qai.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cntr_qai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580870650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580870650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580870713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580870713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580870803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580870803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580870948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580870948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580871001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580871001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580871088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580871088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580871145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580871145 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581580871546 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1581580871599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581580879137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581580879328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581580880836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581580880859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581580880908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581580880924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581580880925 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1581580881635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcdeaedfc/alt_sld_fab.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580881801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580881801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580881802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580881802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580881810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580881810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580881838 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580881838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580881838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581580881849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581580881849 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "read_sig Flash_Address_Control:Address_Control\|start " "Net \"read_sig\", which fans out to \"Flash_Address_Control:Address_Control\|start\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581580882519 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Keyboard_Control:Keyboard_Control_Inst\|read_signal " "Net is fed by \"Keyboard_Control:Keyboard_Control_Inst\|read_signal\"" {  } { { "Keyboard_Control.sv" "read_signal" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Keyboard_Control.sv" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581580882519 ""}  } { { "simple_ipod_solution.v" "read_sig" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 325 -1 0 } } { "Flash_Address_Control.sv" "start" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flash_Address_Control.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1581580882519 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "dir Flash_Address_Control:Address_Control\|direction " "Net \"dir\", which fans out to \"Flash_Address_Control:Address_Control\|direction\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581580882519 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Keyboard_Control:Keyboard_Control_Inst\|direction " "Net is fed by \"Keyboard_Control:Keyboard_Control_Inst\|direction\"" {  } { { "Keyboard_Control.sv" "direction" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Keyboard_Control.sv" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581580882519 ""}  } { { "simple_ipod_solution.v" "dir" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 326 -1 0 } } { "Flash_Address_Control.sv" "direction" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flash_Address_Control.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1581580882519 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "res Flash_Address_Control:Address_Control\|restart " "Net \"res\", which fans out to \"Flash_Address_Control:Address_Control\|restart\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581580882520 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Keyboard_Control:Keyboard_Control_Inst\|reset " "Net is fed by \"Keyboard_Control:Keyboard_Control_Inst\|reset\"" {  } { { "Keyboard_Control.sv" "reset" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Keyboard_Control.sv" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581580882520 ""}  } { { "simple_ipod_solution.v" "res" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 327 -1 0 } } { "Flash_Address_Control.sv" "restart" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flash_Address_Control.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1581580882520 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1581580882524 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 39 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1581580883240 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 13 00:01:23 2020 " "Processing ended: Thu Feb 13 00:01:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1581580883240 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1581580883240 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1581580883240 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1581580883240 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 39 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 39 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1581580883984 ""}
