{"Source Block": ["oh/elink/dv/dv_elink.v@96:106@HdlIdDef", "   wire\t\t\telink1_rxwr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxwr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_timeout;\t\t// From elink1 of elink.v\n   wire\t\t\telink1_tx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@93:103", "   wire [PW-1:0]\telink1_rxrd_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxrr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxrr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxwr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxwr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_timeout;\t\t// From elink1 of elink.v\n   wire\t\t\telink1_tx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@66:76", "   wire\t\t\telink0_timeout;\t\t// From elink0 of elink.v\n   wire\t\t\telink0_tx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk90;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@67:77", "   wire\t\t\telink0_tx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk90;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrr_wait;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@100:110", "   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrd_wait;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrr_access;\t// From emem of ememory.v\n   wire [PW-1:0]\telink1_txrr_packet;\t// From emem of ememory.v\n"], ["oh/elink/dv/dv_elink.v@91:101", "   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxrd_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxrd_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxrr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxrr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxwr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxwr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_timeout;\t\t// From elink1 of elink.v\n   wire\t\t\telink1_tx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n"], ["oh/elink/dv/dv_elink.v@99:109", "   wire\t\t\telink1_tx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrd_wait;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrr_access;\t// From emem of ememory.v\n"], ["oh/elink/dv/dv_elink.v@102:112", "   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrd_wait;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrr_access;\t// From emem of ememory.v\n   wire [PW-1:0]\telink1_txrr_packet;\t// From emem of ememory.v\n   wire\t\t\telink1_txrr_wait;\t// From elink1 of elink.v\n   wire\t\t\telink1_txwr_wait;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@104:114", "   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrd_wait;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrr_access;\t// From emem of ememory.v\n   wire [PW-1:0]\telink1_txrr_packet;\t// From emem of ememory.v\n   wire\t\t\telink1_txrr_wait;\t// From elink1 of elink.v\n   wire\t\t\telink1_txwr_wait;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From tx_emaxi of emaxi.v\n   wire [1:0]\t\tm_axi_arburst;\t\t// From tx_emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink.v@68:78", "   wire\t\t\telink0_tx_lclk90;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@98:108", "   wire\t\t\telink1_timeout;\t\t// From elink1 of elink.v\n   wire\t\t\telink1_tx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrd_wait;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@62:72", "   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxwr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxwr_packet;\t// From elink0 of elink.v\n   wire\t\t\telink0_timeout;\t\t// From elink0 of elink.v\n   wire\t\t\telink0_tx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk90;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@65:75", "   wire [PW-1:0]\telink0_rxwr_packet;\t// From elink0 of elink.v\n   wire\t\t\telink0_timeout;\t\t// From elink0 of elink.v\n   wire\t\t\telink0_tx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk90;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@63:73", "   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxwr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxwr_packet;\t// From elink0 of elink.v\n   wire\t\t\telink0_timeout;\t\t// From elink0 of elink.v\n   wire\t\t\telink0_tx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk90;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@94:104", "   wire\t\t\telink1_rxrr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxrr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxwr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxwr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_timeout;\t\t// From elink1 of elink.v\n   wire\t\t\telink1_tx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@103:113", "   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrd_wait;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrr_access;\t// From emem of ememory.v\n   wire [PW-1:0]\telink1_txrr_packet;\t// From emem of ememory.v\n   wire\t\t\telink1_txrr_wait;\t// From elink1 of elink.v\n   wire\t\t\telink1_txwr_wait;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From tx_emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink.v@92:102", "   wire\t\t\telink1_rxrd_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxrd_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxrr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxrr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxwr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxwr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_timeout;\t\t// From elink1 of elink.v\n   wire\t\t\telink1_tx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@64:74", "   wire\t\t\telink0_rxwr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxwr_packet;\t// From elink0 of elink.v\n   wire\t\t\telink0_timeout;\t\t// From elink0 of elink.v\n   wire\t\t\telink0_tx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk90;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_tx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@101:111", "   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrd_wait;\t// From elink1 of elink.v\n   wire\t\t\telink1_txrr_access;\t// From emem of ememory.v\n   wire [PW-1:0]\telink1_txrr_packet;\t// From emem of ememory.v\n   wire\t\t\telink1_txrr_wait;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@97:107", "   wire [PW-1:0]\telink1_rxwr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_timeout;\t\t// From elink1 of elink.v\n   wire\t\t\telink1_tx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@90:100", "   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxrd_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxrd_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxrr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxrr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxwr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxwr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_timeout;\t\t// From elink1 of elink.v\n   wire\t\t\telink1_tx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n"], ["oh/elink/dv/dv_elink.v@69:79", "   wire\t\t\telink0_tx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire [11:0]\t\telink1_e_chipid;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@95:105", "   wire [PW-1:0]\telink1_rxrr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxwr_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxwr_packet;\t// From elink1 of elink.v\n   wire\t\t\telink1_timeout;\t\t// From elink1 of elink.v\n   wire\t\t\telink1_tx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk90;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n"]], "Diff Content": {"Delete": [[101, "   wire\t\t\telink1_tx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n"]], "Add": []}}