
*** Running vivado
    with args -log CLSend.vdi -applog -m32 -messageDb vivado.pb -mode batch -source CLSend.tcl -notrace


****** Vivado v2014.4
  **** SW Build 1071353 on Tue Nov 18 16:37:30 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source CLSend.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 731.355 ; gain = 151.551 ; free physical = 515 ; free virtual = 0
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 734.340 ; gain = 2.984 ; free physical = 512 ; free virtual = 0
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 141abbc11

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1056.914 ; gain = 0.000 ; free physical = 274 ; free virtual = 0

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 120 cells.
Phase 2 Constant Propagation | Checksum: 1498a2b46

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1056.914 ; gain = 0.000 ; free physical = 274 ; free virtual = 0

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 197 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1ed55910

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1056.914 ; gain = 0.000 ; free physical = 274 ; free virtual = 0
Ending Logic Optimization Task | Checksum: 1ed55910

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1056.914 ; gain = 0.000 ; free physical = 274 ; free virtual = 0
Implement Debug Cores | Checksum: 141abbc11
Logic Optimization | Checksum: 141abbc11

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 1ed55910

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1056.914 ; gain = 0.000 ; free physical = 274 ; free virtual = 0
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1056.914 ; gain = 325.559 ; free physical = 274 ; free virtual = 0
INFO: [Coretcl 2-168] The results of DRC are in file /root/Cameralink/Vivado/CLSend.runs/impl_1/CLSend_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net CLK_READ_IBUF is directly driven by an IO rather than a Clock Buffer. Driver(s): CLK_READ_IBUF_inst/O2000
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1b100b81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1056.918 ; gain = 0.000 ; free physical = 272 ; free virtual = 0

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1056.918 ; gain = 0.000 ; free physical = 272 ; free virtual = 0
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1056.918 ; gain = 0.000 ; free physical = 272 ; free virtual = 0

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1056.918 ; gain = 0.000 ; free physical = 272 ; free virtual = 0
WARNING: [Place 30-568] A LUT 'n_0_137_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	CLSend_S00_AXI_inst/CCCounter_reg[30] {LDCE}
	CLSend_S00_AXI_inst/CCCounter_reg[31] {LDCE}
	CLSend_S00_AXI_inst/CCCounter_reg[3] {LDCE}
	CLSend_S00_AXI_inst/CCCounter_reg[4] {LDCE}
	CLSend_S00_AXI_inst/CCCounter_reg[5] {LDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 272 ; free virtual = 0

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 272 ; free virtual = 0

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: c151ba13

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 272 ; free virtual = 0
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fde7831d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 272 ; free virtual = 0

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design
Phase 2.1.2.1 Place Init Design | Checksum: 11a452c7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 272 ; free virtual = 0
Phase 2.1.2 Build Placer Netlist Model | Checksum: 11a452c7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 272 ; free virtual = 0

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 11a452c7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 272 ; free virtual = 0
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 11a452c7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 272 ; free virtual = 0
Phase 2.1 Placer Initialization Core | Checksum: 11a452c7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 272 ; free virtual = 0
Phase 2 Placer Initialization | Checksum: 11a452c7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 272 ; free virtual = 0

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 15f29da43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 268 ; free virtual = 0

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 15f29da43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 268 ; free virtual = 0

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: f1feba06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 268 ; free virtual = 0

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: c4da6837

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 268 ; free virtual = 0

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 176f9b1b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 176f9b1b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 176f9b1b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 176f9b1b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0
Phase 4.4 Small Shape Detail Placement | Checksum: 176f9b1b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 176f9b1b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0
Phase 4 Detail Placement | Checksum: 176f9b1b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 15f42610c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 15f42610c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 15f42610c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 15f42610c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 15f42610c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1643c2f36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1643c2f36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0
Ending Placer Task | Checksum: 1271675f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.914 ; gain = 19.996 ; free physical = 266 ; free virtual = 0
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1076.918 ; gain = 0.000 ; free physical = 264 ; free virtual = 0
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1076.918 ; gain = 0.000 ; free physical = 264 ; free virtual = 0
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1076.918 ; gain = 0.000 ; free physical = 264 ; free virtual = 0
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1076.918 ; gain = 0.000 ; free physical = 264 ; free virtual = 0
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a07f62aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1133.914 ; gain = 56.996 ; free physical = 156 ; free virtual = 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: a07f62aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1135.914 ; gain = 58.996 ; free physical = 153 ; free virtual = 0
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: b85dab32

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.914 ; gain = 77.996 ; free physical = 134 ; free virtual = 0

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8839297b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.914 ; gain = 77.996 ; free physical = 134 ; free virtual = 0

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 105f097b7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.914 ; gain = 77.996 ; free physical = 134 ; free virtual = 0
Phase 4 Rip-up And Reroute | Checksum: 105f097b7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.914 ; gain = 77.996 ; free physical = 134 ; free virtual = 0

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 105f097b7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.914 ; gain = 77.996 ; free physical = 134 ; free virtual = 0

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.375686 %
  Global Horizontal Routing Utilization  = 0.270876 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
Phase 6 Route finalize | Checksum: 105f097b7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.914 ; gain = 77.996 ; free physical = 134 ; free virtual = 0

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 105f097b7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.914 ; gain = 77.996 ; free physical = 134 ; free virtual = 0

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: d99875fb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.914 ; gain = 77.996 ; free physical = 134 ; free virtual = 0
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1157.277 ; gain = 80.359 ; free physical = 133 ; free virtual = 0
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1157.277 ; gain = 80.359 ; free physical = 133 ; free virtual = 0
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1157.277 ; gain = 0.000 ; free physical = 131 ; free virtual = 0
INFO: [Coretcl 2-168] The results of DRC are in file /root/Cameralink/Vivado/CLSend.runs/impl_1/CLSend_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Feb 23 20:34:34 2015...
