module Segment_7(OUT, SEG, SEG_COM CLK_1Hz ,CLK_50MHz, Res);

output reg [4:0]OUT;
output reg [6:0]SEG = 7'b100_0000;
output reg [3:0]SEG_COM = 4'b1000;
output reg CLK_1Hz;
reg [27:0]CLK_1Hz_count = 0;

input CLK_50MHz, Res;

// 50MHz --> 1Hz = 1ns
always@(posedge CLK_50MHz)begin
	if(CLK_50MHz_count > 25000000)begin
		CLK_1Hz = ~CLK_1Hz;
		CLK_1Hz_count = 0;
	end
	else CLK_1Hz_count = CLK_1Hz_count + 1;
end
// counter 0~9
always@(posedge CLK_1Hz or negedge Res)begin
	if(!Res) OUT <= 4'd0;
	else OUT <= (OUT==4'd9)?4'd0:(OUT + 4'd1);
end
// 7 Segment Display
always@(OUT)begin
	case(OUT) // seg-gfedcba "1" is on. // 0äº®
		4'd0:seg = 7'b100_0000;
		4'd1:seg = 7'b111_1001;
		4'd2:seg = 7'b010_0100;
		4'd3:seg = 7'b011_0000;
		4'd4:seg = 7'b001_1001;
		4'd5:seg = 7'b001_0010;
		4'd6:seg = 7'b000_0010;
		4'd7:seg = 7'b101_1000;
		4'd8:seg = 7'b000_0000;
		4'd9:seg = 7'b001_1000;
		default:seg = 7'b000_110;
end
