#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 20 18:54:19 2015
# Process ID: 13318
# Log file: /home/kevin/programming/accel/ACL_IP/ACL_IP.runs/synth_1/PmodACL_Demo.vds
# Journal file: /home/kevin/programming/accel/ACL_IP/ACL_IP.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PmodACL_Demo.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/kevin/programming/accel/ACL_IP/ACL_IP.cache/wt [current_project]
# set_property parent.project_path /home/kevin/programming/accel/ACL_IP/ACL_IP.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property ip_repo_paths /home/kevin/programming/accel [current_project]
# read_vhdl -library xil_defaultlib {
#   /home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPImaster.vhd
#   /home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIinterface.vhd
#   /home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/slaveSelect.vhd
#   /home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIcomponents.vhd
#   /home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/selData.vhd
#   /home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/ClkDiv_5Hz.vhd
#   /home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/PmodACL_Demo.vhd
# }
# catch { write_hwdef -file PmodACL_Demo.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top PmodACL_Demo -part xc7z010clg400-1
Command: synth_design -top PmodACL_Demo -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 877.809 ; gain = 132.727 ; free physical = 3891 ; free virtual = 7001
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PmodACL_Demo' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/PmodACL_Demo.vhd:84]
INFO: [Synth 8-3491] module 'sel_Data' declared at '/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/selData.vhd:23' bound to instance 'SDATA' of component 'sel_Data' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/PmodACL_Demo.vhd:152]
INFO: [Synth 8-638] synthesizing module 'sel_Data' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/selData.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'sel_Data' (1#1) [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/selData.vhd:34]
INFO: [Synth 8-3491] module 'SPIcomponent' declared at '/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIcomponents.vhd:42' bound to instance 'SPI' of component 'SPIcomponent' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/PmodACL_Demo.vhd:166]
INFO: [Synth 8-638] synthesizing module 'SPIcomponent' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIcomponents.vhd:56]
INFO: [Synth 8-3491] module 'SPImaster' declared at '/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPImaster.vhd:45' bound to instance 'C0' of component 'SPImaster' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIcomponents.vhd:125]
INFO: [Synth 8-638] synthesizing module 'SPImaster' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPImaster.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'SPImaster' (2#1) [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPImaster.vhd:58]
INFO: [Synth 8-3491] module 'SPIinterface' declared at '/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIinterface.vhd:42' bound to instance 'C1' of component 'SPIinterface' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIcomponents.vhd:141]
INFO: [Synth 8-638] synthesizing module 'SPIinterface' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIinterface.vhd:54]
INFO: [Synth 8-226] default block is never used [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIinterface.vhd:100]
INFO: [Synth 8-226] default block is never used [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIinterface.vhd:142]
INFO: [Synth 8-226] default block is never used [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIinterface.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'SPIinterface' (3#1) [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIinterface.vhd:54]
INFO: [Synth 8-3491] module 'slaveSelect' declared at '/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/slaveSelect.vhd:34' bound to instance 'C2' of component 'slaveSelect' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIcomponents.vhd:156]
INFO: [Synth 8-638] synthesizing module 'slaveSelect' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/slaveSelect.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'slaveSelect' (4#1) [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/slaveSelect.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SPIcomponent' (5#1) [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/SPIcomponents.vhd:56]
INFO: [Synth 8-3491] module 'ClkDiv_5Hz' declared at '/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/ClkDiv_5Hz.vhd:24' bound to instance 'genStart' of component 'ClkDiv_5Hz' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/PmodACL_Demo.vhd:182]
INFO: [Synth 8-638] synthesizing module 'ClkDiv_5Hz' [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/ClkDiv_5Hz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv_5Hz' (6#1) [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/ClkDiv_5Hz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'PmodACL_Demo' (7#1) [/home/kevin/programming/accel/ACL_IP/ACL_IP.srcs/sources_1/imports/PmodACL_Demo/PmodACL_Demo.vhd:84]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 914.051 ; gain = 168.969 ; free physical = 3853 ; free virtual = 6963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 914.051 ; gain = 168.969 ; free physical = 3853 ; free virtual = 6963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 922.051 ; gain = 176.969 ; free physical = 3853 ; free virtual = 6963
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SPImaster'
ROM "hold_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "break_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'SPImaster'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 939.062 ; gain = 193.980 ; free physical = 3837 ; free virtual = 6947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 39    
	   7 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodACL_Demo 
Detailed RTL Component Info : 
Module sel_Data 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
Module SPImaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 15    
Module SPIinterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module slaveSelect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SPIcomponent 
Detailed RTL Component Info : 
Module ClkDiv_5Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.383 ; gain = 281.301 ; free physical = 3753 ; free virtual = 6863
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.383 ; gain = 281.301 ; free physical = 3753 ; free virtual = 6863
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.383 ; gain = 281.301 ; free physical = 3753 ; free virtual = 6863

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI/C0/txdata_reg[14] )
WARNING: [Synth 8-3332] Sequential element (\SPI/C0/txdata_reg[14] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C0/txdata_reg[7] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C0/txdata_reg[6] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C0/txdata_reg[5] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C0/txdata_reg[4] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C0/txdata_reg[3] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C0/txdata_reg[2] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C0/txdata_reg[1] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C0/txdata_reg[0] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C1/tx_shift_register_reg[2] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C1/tx_shift_register_reg[1] ) is unused and will be removed from module PmodACL_Demo.
WARNING: [Synth 8-3332] Sequential element (\SPI/C1/tx_shift_register_reg[0] ) is unused and will be removed from module PmodACL_Demo.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |    24|
|4     |LUT2   |    33|
|5     |LUT3   |    48|
|6     |LUT4   |    15|
|7     |LUT5   |    59|
|8     |LUT6   |    31|
|9     |FDCE   |    28|
|10    |FDRE   |   133|
|11    |IBUF   |     5|
|12    |OBUF   |    36|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   427|
|2     |  SDATA    |sel_Data     |     6|
|3     |  SPI      |SPIcomponent |   318|
|4     |    C0     |SPImaster    |   219|
|5     |    C1     |SPIinterface |    98|
|6     |    C2     |slaveSelect  |     1|
|7     |  genStart |ClkDiv_5Hz   |    61|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1051.422 ; gain = 225.602 ; free physical = 3726 ; free virtual = 6836
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.422 ; gain = 306.340 ; free physical = 3726 ; free virtual = 6836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.426 ; gain = 290.613 ; free physical = 3662 ; free virtual = 6772
# write_checkpoint -noxdef PmodACL_Demo.dcp
# catch { report_utilization -file PmodACL_Demo_utilization_synth.rpt -pb PmodACL_Demo_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1131.426 ; gain = 0.000 ; free physical = 3660 ; free virtual = 6770
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 18:54:35 2015...
