// Seed: 711645004
program module_0 (
    output uwire id_0,
    input  tri1  id_1
);
  assign id_0 = id_1;
  wire id_3;
  task id_4(input id_5, id_6);
    logic [7:0][1][(  -1  )  +  -1] id_7;
  endtask
  always id_5 <= -1;
endprogram
module module_1 #(
    parameter id_4 = 32'd13,
    parameter id_6 = 32'd38
) (
    input wand id_0,
    output tri1 id_1,
    output wand id_2,
    output supply1 id_3,
    input supply0 _id_4,
    output wire id_5,
    input wor _id_6,
    input wire id_7,
    input tri0 id_8,
    output wire id_9,
    output tri0 id_10[-1 : {  ~  id_4  {  id_6  }  }]
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_2 = 1 - 1;
endmodule
