// Seed: 1089182615
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_2.id_1 = 0;
  input wire id_1;
  tri1 id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_2 (
    input  wor  id_0,
    output wor  id_1,
    output tri0 id_2
);
  xor primCall (id_2, id_0, id_4);
  logic [-1 : -1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
