
*** Running vivado
    with args -log game_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/krishnan/.Xilinx/Vivado/2019.2/Vivado_init.tcl'
source game_top.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:szg_std_j6:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:hsio_std_j6:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:szg_std_j6:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:hsio_std_j6:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:szg_std_j6:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:hsio_std_j6:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml
Command: synth_design -top game_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27114 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.148 ; gain = 201.578 ; free physical = 3201 ; free virtual = 30643
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'game_top' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/krishnan/vivado_ws/vga/vga.runs/synth_1/.Xil/Vivado-27075-OptiPlex7090/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/krishnan/vivado_ws/vga/vga.runs/synth_1/.Xil/Vivado-27075-OptiPlex7090/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v:23]
	Parameter DIV bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'drawcon' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:23]
INFO: [Synth 8-6157] synthesizing module 'pacman_map_blockmem' [/home/krishnan/vivado_ws/vga/vga.runs/synth_1/.Xil/Vivado-27075-OptiPlex7090/realtime/pacman_map_blockmem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pacman_map_blockmem' (3#1) [/home/krishnan/vivado_ws/vga/vga.runs/synth_1/.Xil/Vivado-27075-OptiPlex7090/realtime/pacman_map_blockmem_stub.v:6]
INFO: [Synth 8-4471] merging register 'bg_g_reg[3:0]' into 'bg_r_reg[3:0]' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:92]
WARNING: [Synth 8-6014] Unused sequential element bg_g_reg was removed.  [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:92]
INFO: [Synth 8-6155] done synthesizing module 'drawcon' (4#1) [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_out' [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v:24]
INFO: [Synth 8-6155] done synthesizing module 'vga_out' (5#1) [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v:24]
INFO: [Synth 8-6155] done synthesizing module 'game_top' (6#1) [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v:23]
WARNING: [Synth 8-3331] design game_top has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2393.867 ; gain = 265.297 ; free physical = 3235 ; free virtual = 30677
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.867 ; gain = 265.297 ; free physical = 3232 ; free virtual = 30674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.867 ; gain = 265.297 ; free physical = 3232 ; free virtual = 30674
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.867 ; gain = 0.000 ; free physical = 3225 ; free virtual = 30668
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Finished Parsing XDC File [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Parsing XDC File [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/pacman_map_blockmem/pacman_map_blockmem_in_context.xdc] for cell 'drawcon_inst/map'
Finished Parsing XDC File [/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/pacman_map_blockmem/pacman_map_blockmem_in_context.xdc] for cell 'drawcon_inst/map'
Parsing XDC File [/home/krishnan/vivado_ws/vga/vga.srcs/constrs_1/imports/cs256-fall23/nexys-a7-100t-master.xdc]
Finished Parsing XDC File [/home/krishnan/vivado_ws/vga/vga.srcs/constrs_1/imports/cs256-fall23/nexys-a7-100t-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/krishnan/vivado_ws/vga/vga.srcs/constrs_1/imports/cs256-fall23/nexys-a7-100t-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/krishnan/vivado_ws/vga/vga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/krishnan/vivado_ws/vga/vga.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.648 ; gain = 0.000 ; free physical = 3139 ; free virtual = 30582
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.648 ; gain = 0.000 ; free physical = 3139 ; free virtual = 30582
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'drawcon_inst/map' at clock pin 'clka' is different from the actual clock period '11.982', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3207 ; free virtual = 30650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3207 ; free virtual = 30650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drawcon_inst/map. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3207 ; free virtual = 30650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3199 ; free virtual = 30642
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module drawcon 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module vga_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design game_top has unconnected port rst
INFO: [Synth 8-3886] merging instance 'drawcon_inst/bg_b_reg[0]' (FDR) to 'drawcon_inst/bg_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'drawcon_inst/bg_b_reg[1]' (FDS) to 'drawcon_inst/bg_b_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drawcon_inst/bg_b_reg[2] )
INFO: [Synth 8-3886] merging instance 'drawcon_inst/bg_r_reg[0]' (FD) to 'drawcon_inst/bg_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'drawcon_inst/bg_r_reg[1]' (FD) to 'drawcon_inst/bg_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'drawcon_inst/bg_r_reg[2]' (FD) to 'drawcon_inst/bg_r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drawcon_inst/bg_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred/\blkpos_y_reg[0] )
INFO: [Synth 8-3886] merging instance 'drawcon_inst/g_reg[0]' (FDR) to 'drawcon_inst/r_reg[0]'
INFO: [Synth 8-3886] merging instance 'drawcon_inst/g_reg[1]' (FDS) to 'drawcon_inst/r_reg[1]'
INFO: [Synth 8-3886] merging instance 'drawcon_inst/g_reg[2]' (FDR) to 'drawcon_inst/r_reg[2]'
INFO: [Synth 8-3886] merging instance 'drawcon_inst/b_reg[0]' (FDR) to 'drawcon_inst/b_reg[2]'
INFO: [Synth 8-3886] merging instance 'drawcon_inst/b_reg[2]' (FDR) to 'drawcon_inst/g_reg[3]'
INFO: [Synth 8-3886] merging instance 'drawcon_inst/g_reg[3]' (FDR) to 'drawcon_inst/r_reg[0]'
INFO: [Synth 8-3886] merging instance 'drawcon_inst/r_reg[0]' (FDR) to 'drawcon_inst/r_reg[2]'
INFO: [Synth 8-3886] merging instance 'drawcon_inst/r_reg[1]' (FDS) to 'drawcon_inst/r_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3178 ; free virtual = 30625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3063 ; free virtual = 30509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3050 ; free virtual = 30497
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3052 ; free virtual = 30498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3051 ; free virtual = 30498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3051 ; free virtual = 30498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3051 ; free virtual = 30498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3051 ; free virtual = 30498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3051 ; free virtual = 30498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3051 ; free virtual = 30498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_wiz_0           |         1|
|2     |pacman_map_blockmem |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |clk_wiz_0           |     1|
|2     |pacman_map_blockmem |     1|
|3     |CARRY4              |    17|
|4     |LUT1                |    10|
|5     |LUT2                |    52|
|6     |LUT3                |    26|
|7     |LUT4                |    43|
|8     |LUT5                |    21|
|9     |LUT6                |    63|
|10    |MUXF7               |     7|
|11    |FDRE                |    78|
|12    |FDSE                |     9|
|13    |IBUF                |     5|
|14    |OBUF                |    14|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   426|
|2     |  clk_div      |clk_div |     5|
|3     |  drawcon_inst |drawcon |   168|
|4     |  vga_out_inst |vga_out |   176|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3051 ; free virtual = 30498
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2565.617 ; gain = 265.297 ; free physical = 3107 ; free virtual = 30553
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2565.617 ; gain = 437.047 ; free physical = 3107 ; free virtual = 30553
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2565.617 ; gain = 0.000 ; free physical = 3175 ; free virtual = 30621
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.617 ; gain = 0.000 ; free physical = 3125 ; free virtual = 30572
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 10 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2565.617 ; gain = 686.367 ; free physical = 3257 ; free virtual = 30704
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.617 ; gain = 0.000 ; free physical = 3257 ; free virtual = 30704
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/krishnan/vivado_ws/vga/vga.runs/synth_1/game_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_top_utilization_synth.rpt -pb game_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 02:34:31 2023...
