FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
//
// Copyright (c) 2018 MediaTek Inc.
// Author: Weiyi Lu <weiyi.lu@mediatek.com>

#include <linux/clk-provider.h>
#include <linux/platform_device.h>

#include "clk-mtk.h"
#include "clk-gate.h"

#include <dt-bindings/clock/mt8183-clk.h>

static const struct mtk_gate_regs vdec0_cg_regs = {
	.set_ofs = 0x0,
	.clr_ofs = 0x4,
	.sta_ofs = 0x0,
};

static const struct mtk_gate_regs vdec1_cg_regs = {
	.set_ofs = 0x8,
	.clr_ofs = 0xc,
	.sta_ofs = 0x8,
};

#define GATE_VDEC0_I(_id, _name, _parent, _shift)		\
	GATE_MTK(_id, _name, _parent, &vdec0_cg_regs, _shift,	\
/* bench 6842.2.0 b668c180228e */
/* bench 6842.2.1 1de7fcba804d */
/* bench 6842.2.2 9e346d2f3ba5 */
/* bench 23353.3.0 2c0c8ce3cc02 */
/* bench 23353.3.1 b8270a3559b4 */
/* bench 23353.3.2 22764e65073e */
/* bench 23353.3.3 1076d4f84ca1 */
/* bench 6842.2.5 664ecd8639d1 */
/* bench 6842.2.6 8598ad20f63c */
/* bench 6842.2.7 5afc74cc8a95 */
/* bench 6842.2.8 79b224908d1f */
/* bench 6842.2.9 12606698627b */
/* bench 6842.2.10 c987c98ce0dd */
/* bench 6842.2.11 6d6518a2bbde */
/* bench 6842.2.12 b36c6255e386 */
	GATE_MTK(_id, _name, _parent, &vdec1_cg_regs, _shift,	\
		&mtk_clk_gate_ops_setclr_inv)

static const struct mtk_gate vdec_clks[] = {
	/* VDEC0 */
	GATE_VDEC0_I(CLK_VDEC_VDEC, "vdec_vdec", "mm_sel", 0),
	/* VDEC1 */
	GATE_VDEC1_I(CLK_VDEC_LARB1, "vdec_larb1", "mm_sel", 0),
};
/* bench 1115.2.0 4ae23b9573d0 */
/* bench 1115.2.1 79510991c647 */
/* bench 1115.2.2 bbe05b7edc85 */
/* bench 1115.2.3 8f3e92168ecd */
/* bench 1115.2.4 df60488e167c */

static int clk_mt8183_vdec_probe(struct platform_device *pdev)
{
	struct clk_onecell_data *clk_data;
	struct device_node *node = pdev->dev.of_node;
/* bench 17805.4.0 f40207db90a8 */
/* bench 17805.4.1 7d34aa7aa502 */
/* bench 17805.4.2 6da0d3396007 */

/* bench 8055.4.0 0dfc80b13cfd */
/* bench 8055.4.1 45a5bbe32d1b */
/* bench 8055.4.2 01cf2b15a942 */
/* bench 8055.4.3 60ae3618e7c0 */
/* bench 8055.4.4 0d8d481e591a */
/* bench 8055.4.5 bb88dba6e8d2 */
/* bench 8055.4.6 00f833ebcad0 */
/* bench 8055.4.7 ceead3f83a7a */
/* bench 8055.4.8 08c59557963d */
/* bench 8055.4.9 48dbcda56094 */
/* bench 8055.4.10 44fcb6c1900c */
/* bench 8055.4.11 37c8997021b5 */
	mtk_clk_register_gates(node, vdec_clks, ARRAY_SIZE(vdec_clks),
			clk_data);

	return of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
}

static const struct of_device_id of_match_clk_mt8183_vdec[] = {
	{ .compatible = "mediatek,mt8183-vdecsys", },
	{}
};

static struct platform_driver clk_mt8183_vdec_drv = {
	.probe = clk_mt8183_vdec_probe,
	.driver = {
		.name = "clk-mt8183-vdec",
		.of_match_table = of_match_clk_mt8183_vdec,
	},
};

builtin_platform_driver(clk_mt8183_vdec_drv);
