=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 173 8 2 1 161
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 142 8 2 1 130
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.38 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 658 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 656 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.12/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.14/0.14 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.38 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 775 12 2 1 757
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.36 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 642 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 640 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/1 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.1/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.25/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.14/0.14 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 733 12 2 1 715
=====================  add8n.aag =====================
[LOG] Relation determinization time: 6.98 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 3418 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3416 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.26/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.05/1 sec, 0.18/0 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.24/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.39/0.39 sec )
[LOG] Total clause minimization time: 5.69/6 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.48/0.48 sec, 1.2/1.2 sec, 3.08/3.08 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 6.98 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.67 sec (Real time) / 7.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3579 16 2 1 3555
=====================  add8y.aag =====================
[LOG] Relation determinization time: 7.02 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 3508 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3506 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.26/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.06/0 sec, 0.18/0 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.17/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.2/0.2 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.29/0.29 sec )
[LOG] Total clause minimization time: 5.78/5 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.27/0.27 sec, 0.5/0.5 sec, 1.16/1.16 sec, 2.96/2.96 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 7.02 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.72 sec (Real time) / 7.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.29 sec (Real time) / 1.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3633 16 2 1 3609
=====================  add10n.aag =====================
[LOG] Relation determinization time: 162.76 sec CPU time.
[LOG] Relation determinization time: 166 sec real time.
[LOG] Final circuit size: 15195 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15193 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 3.08/4 sec (0/0 sec, 0/0 sec, 0/1 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.05/0 sec, 0.19/0 sec, 0.63/0 sec, 2.19/3 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 33.41/35 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.45/0.45 sec, 1.53/1.53 sec, 5.86/5.86 sec, 4.21/4.21 sec, 1.6/1.6 sec, 1.08/1.08 sec, 0.72/0.72 sec, 0.84/0.84 sec, 1.11/1.11 sec, 2.06/2.06 sec, 3.76/3.76 sec, 10.03/10.03 sec )
[LOG] Total clause minimization time: 128.58/127 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.58/0.58 sec, 4.32/4.32 sec, 2.87/2.87 sec, 2.05/2.05 sec, 1.78/1.78 sec, 1.93/1.93 sec, 2.64/2.64 sec, 5.25/5.25 sec, 10.98/10.98 sec, 25.53/25.53 sec, 70.41/70.41 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 162.76 sec CPU time.
[LOG] Overall execution time: 166 sec real time.
Synthesis time: 165.58 sec (Real time) / 164.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.63 sec (Real time) / 2.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.30 sec (Real time) / 6.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15400 20 2 1 15370
=====================  add10y.aag =====================
[LOG] Relation determinization time: 213.08 sec CPU time.
[LOG] Relation determinization time: 216 sec real time.
[LOG] Final circuit size: 15117 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15116 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 3.04/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.06/0 sec, 0.17/0 sec, 0.59/1 sec, 2.2/2 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 26.95/28 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.31/0.31 sec, 1.44/1.44 sec, 2.87/2.87 sec, 2.26/2.26 sec, 1.53/1.53 sec, 0.8/0.8 sec, 0.65/0.65 sec, 0.86/0.86 sec, 1.21/1.21 sec, 2.17/2.17 sec, 4.12/4.12 sec, 8.58/8.58 sec )
[LOG] Total clause minimization time: 185.04/184 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.23/0.23 sec, 0.7/0.7 sec, 4.04/4.04 sec, 3.94/3.94 sec, 2.68/2.68 sec, 2.87/2.87 sec, 1.96/1.96 sec, 2.99/2.99 sec, 5.68/5.68 sec, 12.3/12.3 sec, 28.93/28.93 sec, 118.65/118.65 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 213.08 sec CPU time.
[LOG] Overall execution time: 216 sec real time.
Synthesis time: 216.04 sec (Real time) / 215.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.67 sec (Real time) / 2.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.57 sec (Real time) / 5.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15277 20 2 1 15246
=====================  add12n.aag =====================
[LOG] Relation determinization time: 8531.8 sec CPU time.
[LOG] Relation determinization time: 8541 sec real time.
[LOG] Final circuit size: 66967 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66965 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 86.52/86 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec, 0.19/0 sec, 0.62/1 sec, 2.45/2 sec, 11.68/12 sec, 71.48/71 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 872.34/884 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.41/0.41 sec, 1.76/1.76 sec, 7.72/7.72 sec, 39.45/39.45 sec, 125.68/125.68 sec, 98.84/98.84 sec, 50.66/50.66 sec, 38.55/38.55 sec, 27.61/27.61 sec, 20.79/20.79 sec, 23/23 sec, 29.63/29.63 sec, 37.23/37.23 sec, 49.17/49.17 sec, 88.95/88.95 sec, 232.7/232.7 sec )
[LOG] Total clause minimization time: 7646.14/7637 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.18/0.18 sec, 0.61/0.61 sec, 3.81/3.81 sec, 31.61/31.61 sec, 228.47/228.47 sec, 126.11/126.11 sec, 73.2/73.2 sec, 49.34/49.34 sec, 38.63/38.63 sec, 37.27/37.27 sec, 44.07/44.07 sec, 85.04/85.04 sec, 167.24/167.24 sec, 329.73/329.73 sec, 1079.19/1079.19 sec, 5351.57/5351.57 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 8531.8 sec CPU time.
[LOG] Overall execution time: 8541 sec real time.
Synthesis time: 8541.31 sec (Real time) / 8533.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.94 sec (Real time) / 13.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 206.63 sec (Real time) / 206.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 67216 24 2 1 67180
=====================  add12y.aag =====================
[LOG] Relation determinization time: 6716.44 sec CPU time.
[LOG] Relation determinization time: 6733 sec real time.
[LOG] Final circuit size: 66693 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66693 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 114.23/114 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec, 0.2/0 sec, 0.66/1 sec, 2.66/3 sec, 18.24/18 sec, 92.38/92 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 972.15/987 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.43/0.43 sec, 1.7/1.7 sec, 9.78/9.78 sec, 48.7/48.7 sec, 148.96/148.96 sec, 121.77/121.77 sec, 77.74/77.74 sec, 34.72/34.72 sec, 28.45/28.45 sec, 19.5/19.5 sec, 18.4/18.4 sec, 23.33/23.33 sec, 36.01/36.01 sec, 59.02/59.02 sec, 100.57/100.57 sec, 242.88/242.88 sec )
[LOG] Total clause minimization time: 5730.17/5717 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.2/0.2 sec, 0.86/0.86 sec, 8.26/8.26 sec, 43.15/43.15 sec, 281.22/281.22 sec, 175.38/175.38 sec, 126.38/126.38 sec, 96.51/96.51 sec, 52.38/52.38 sec, 49.46/49.46 sec, 54.98/54.98 sec, 95.97/95.97 sec, 188.55/188.55 sec, 401/401 sec, 1030.85/1030.85 sec, 3124.94/3124.94 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 6716.44 sec CPU time.
[LOG] Overall execution time: 6733 sec real time.
Synthesis time: 6733.06 sec (Real time) / 6718.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.00 sec (Real time) / 14.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 220.29 sec (Real time) / 220.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 66888 24 2 1 66850
=====================  add14n.aag =====================
Command terminated by signal 6
Synthesis time: 6522.73 sec (Real time) / 6515.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  add14y.aag =====================
Command terminated by signal 6
Synthesis time: 6746.91 sec (Real time) / 6739.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9998.46 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9998.38 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.64 sec (Real time) / 0.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.79 sec (Real time) / 1.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.28 sec (Real time) / 1.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.98 sec (Real time) / 6.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.51 sec (Real time) / 4.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1198.15 sec (Real time) / 1190.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1901.45 sec (Real time) / 1891.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.22 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.20 sec (Real time) / 9969.22 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.13 sec (Real time) / 2.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9969.81 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1012.40 sec (Real time) / 1006.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9972.01 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (15, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 160 --> 85 (154 --> 84, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8.88889 --> 4.72222 (10.2667 --> 5.6, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (15, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 159 --> 71 (154 --> 70, 0 --> 0, 0 --> 0, 5 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8.83333 --> 3.94444 (10.2667 --> 4.66667, 0 --> 0, 0 --> 0, 5 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (5, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 48 --> 17 (44 --> 16, 0 --> 0, 0 --> 0, 4 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 6 --> 2.125 (8.8 --> 3.2, 0 --> 0, 0 --> 0, 4 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (6, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 16 (55 --> 15, 0 --> 0, 0 --> 0, 3 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 6.44444 --> 1.77778 (9.16667 --> 2.5, 0 --> 0, 0 --> 0, 3 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.64 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.61/0 sec (0.51/0 sec, 0.1/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4072 (4065, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.32/0 sec (0.22/0.22 sec, 0.1/0.1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.14/0 sec (0.14/0.14 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 93486 --> 56897 (93472 --> 56896, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 22.9583 --> 13.9727 (22.9943 --> 13.9966, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.64 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.51 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.49/1 sec (0.39/1 sec, 0.1/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4072 (4065, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.28/1 sec (0.18/0.18 sec, 0.1/0.1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.09/0.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 93485 --> 52833 (93472 --> 52832, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 22.958 --> 12.9747 (22.9943 --> 12.9968, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.51 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 47 (40, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 905 --> 313 (897 --> 312, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 8 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 19.2553 --> 6.65957 (22.425 --> 7.8, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 8 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 76 (69, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1571 --> 477 (1564 --> 476, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 20.6711 --> 6.27632 (22.6667 --> 6.89855, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
Command terminated by signal 6
Synthesis time: 3241.28 sec (Real time) / 3231.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mv12y.aag =====================
Command terminated by signal 6
Synthesis time: 3117.71 sec (Real time) / 3106.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.07/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 595 (584, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.07/0 sec (0.05/0.05 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 20417 --> 6997 (20405 --> 6996, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 12 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.3143 --> 11.7597 (34.9401 --> 11.9795, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 12 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.09/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 1039 (1028, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.11/0 sec (0.06/0.06 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35956 --> 11298 (35945 --> 11297, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.6064 --> 10.8739 (34.966 --> 10.9893, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9994.80 sec (User CPU time)
Timeout: 1
=====================  mv16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9990.32 sec (User CPU time)
Timeout: 1
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 35.19 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 35.05/35 sec (1.68/2 sec, 33.37/33 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8211 (8196, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 34.31/34 sec (0.94/0.94 sec, 33.37/33.37 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.25/0 sec (0.25/0.25 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385181 --> 131121 (385165 --> 131120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9104 --> 15.9689 (46.9943 --> 15.998, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 35.19 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.41 sec (Real time) / 35.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 146.39 sec CPU time.
[LOG] Relation determinization time: 147 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 146.18/147 sec (2.82/3 sec, 143.36/144 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15563 (15548, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 144.73/144 sec (1.38/1.38 sec, 143.35/143.35 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.5/2 sec (0.5/0.5 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 730724 --> 233206 (730709 --> 233205, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9526 --> 14.9846 (46.997 --> 14.999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 146.39 sec CPU time.
[LOG] Overall execution time: 147 sec real time.
Synthesis time: 146.63 sec (Real time) / 146.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 5845.45 sec CPU time.
[LOG] Relation determinization time: 5846 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5843.89/5844 sec (20.93/21 sec, 5822.92/5823 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 64505 (64488, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 5836.1/5839 sec (13.2/13.2 sec, 5822.9/5822.9 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.28/0 sec (3.28/3.28 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3417829 --> 1160767 (3417811 --> 1160766, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9855 --> 17.995 (52.9992 --> 17.9997, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 5845.45 sec CPU time.
[LOG] Overall execution time: 5846 sec real time.
Synthesis time: 5845.65 sec (Real time) / 5840.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 393.69 sec CPU time.
[LOG] Relation determinization time: 394 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 392.89/392 sec (7.45/7 sec, 385.42/385 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32844 (32827, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 389.54/390 sec (4.13/4.13 sec, 385.41/385.41 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.13/0 sec (1.13/1.13 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1739795 --> 558043 (1739778 --> 558042, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9715 --> 16.9907 (52.9984 --> 16.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 393.69 sec CPU time.
[LOG] Overall execution time: 394 sec real time.
Synthesis time: 393.95 sec (Real time) / 392.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9990.30 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9997.20 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.37 sec (Real time) / 9995.72 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 3167.44 sec (Real time) / 3160.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9994.74 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9994.44 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 418 new AND gates.
[LOG] Size before ABC: 1180 AND gates.
[LOG] Size after ABC: 417 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 537 (3, 6, 17, 52, 63, 65, 41, 31, 2, 5, 16, 51, 61, 62, 40, 22 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.22/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 4529 --> 2674 (32 --> 2, 75 --> 12, 224 --> 66, 663 --> 314, 744 --> 382, 704 --> 364, 400 --> 210, 270 --> 144, 2 --> 2, 12 --> 12, 66 --> 59, 314 --> 273, 374 --> 320, 348 --> 298, 210 --> 167, 91 --> 49 )
[LOG] Average clause size reduction: 8.43389 --> 4.97952 (10.6667 --> 0.666667, 12.5 --> 2, 13.1765 --> 3.88235, 12.75 --> 6.03846, 11.8095 --> 6.06349, 10.8308 --> 5.6, 9.7561 --> 5.12195, 8.70968 --> 4.64516, 1 --> 1, 2.4 --> 2.4, 4.125 --> 3.6875, 6.15686 --> 5.35294, 6.13115 --> 5.2459, 5.6129 --> 4.80645, 5.25 --> 4.175, 4.13636 --> 2.22727 )
[LOG] Overall execution time: 0.29 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 561 8 0 1 546
=====================  mult5.aag =====================
[LOG] Relation determinization time: 6.41 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 2163 new AND gates.
[LOG] Size before ABC: 7187 AND gates.
[LOG] Size after ABC: 2163 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.41/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec, 0.05/0 sec, 0.09/0 sec, 0.1/0 sec, 0.08/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 2399 (3, 6, 15, 53, 196, 230, 239, 222, 156, 105, 2, 5, 14, 51, 195, 228, 238, 214, 154, 73 )
[LOG] Total clause computation time: 1.42/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.23/0.23 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.12/0.12 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 4.87/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.15/0.15 sec, 0.7/0.7 sec, 0.89/0.89 sec, 1.01/1.01 sec, 0.91/0.91 sec, 0.65/0.65 sec, 0.26/0.26 sec )
[LOG] Total clause size reduction: 26322 --> 16841 (40 --> 2, 95 --> 12, 252 --> 56, 884 --> 321, 3120 --> 1593, 3435 --> 1909, 3332 --> 1986, 2873 --> 1806, 1860 --> 1218, 1144 --> 751, 2 --> 2, 12 --> 12, 56 --> 51, 313 --> 272, 1593 --> 1378, 1899 --> 1621, 1986 --> 1626, 1736 --> 1258, 1208 --> 733, 482 --> 234 )
[LOG] Average clause size reduction: 10.9721 --> 7.02001 (13.3333 --> 0.666667, 15.8333 --> 2, 16.8 --> 3.73333, 16.6792 --> 6.0566, 15.9184 --> 8.12755, 14.9348 --> 8.3, 13.9414 --> 8.30962, 12.9414 --> 8.13514, 11.9231 --> 7.80769, 10.8952 --> 7.15238, 1 --> 1, 2.4 --> 2.4, 4 --> 3.64286, 6.13725 --> 5.33333, 8.16923 --> 7.06667, 8.32895 --> 7.10965, 8.34454 --> 6.83193, 8.11215 --> 5.8785, 7.84416 --> 4.75974, 6.60274 --> 3.20548 )
[LOG] Overall execution time: 6.41 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.03 sec (Real time) / 6.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.38 sec (Real time) / 1.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2400 10 0 1 2380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 307.81 sec CPU time.
[LOG] Relation determinization time: 310 sec real time.
[LOG] Final circuit size: 10089 new AND gates.
[LOG] Size before ABC: 45108 AND gates.
[LOG] Size after ABC: 10087 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 18.29/18 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.21/0 sec, 0.65/1 sec, 1.63/1 sec, 3.5/4 sec, 4.75/4 sec, 4.52/5 sec, 2.99/3 sec )
[LOG] Nr of iterations: 12329 (3, 6, 15, 50, 185, 726, 1026, 1091, 1028, 974, 703, 448, 2, 5, 13, 49, 176, 725, 1024, 1090, 1021, 944, 641, 384 )
[LOG] Total clause computation time: 47.59/40 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.42/0.42 sec, 0.93/0.93 sec, 1.97/1.97 sec, 2.69/2.69 sec, 2.64/2.64 sec, 1.64/1.64 sec, 0.32/0.32 sec, 0.53/0.53 sec, 0.56/0.56 sec, 0.8/0.8 sec, 1.29/1.29 sec, 3.74/3.74 sec, 4.99/4.99 sec, 5.86/5.86 sec, 6.01/6.01 sec, 5.86/5.86 sec, 4.38/4.38 sec, 2.79/2.79 sec )
[LOG] Total clause minimization time: 258.98/266 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.19/0.19 sec, 0.64/0.64 sec, 1.49/1.49 sec, 2.01/2.01 sec, 1.86/1.86 sec, 1.34/1.34 sec, 0.75/0.75 sec, 0.34/0.34 sec, 0.62/0.62 sec, 1.48/1.48 sec, 5.83/5.83 sec, 27.58/27.58 sec, 40.5/40.5 sec, 48.61/48.61 sec, 47.52/47.52 sec, 40.07/40.07 sec, 28.49/28.49 sec, 9.61/9.61 sec )
[LOG] Total clause size reduction: 165566 --> 110017 (48 --> 2, 115 --> 12, 308 --> 56, 1029 --> 302, 3680 --> 1512, 13775 --> 7532, 18450 --> 10942, 18530 --> 11639, 16432 --> 10964, 14595 --> 10401, 9828 --> 7184, 5811 --> 4363, 2 --> 2, 12 --> 12, 50 --> 46, 302 --> 263, 1432 --> 1252, 7532 --> 6451, 10930 --> 9255, 11639 --> 9448, 10892 --> 7909, 10053 --> 5955, 6452 --> 3396, 3669 --> 1119 )
[LOG] Average clause size reduction: 13.429 --> 8.92343 (16 --> 0.666667, 19.1667 --> 2, 20.5333 --> 3.73333, 20.58 --> 6.04, 19.8919 --> 8.17297, 18.9738 --> 10.3747, 17.9825 --> 10.6647, 16.9844 --> 10.6682, 15.9844 --> 10.6654, 14.9846 --> 10.6786, 13.9801 --> 10.2191, 12.971 --> 9.73884, 1 --> 1, 2.4 --> 2.4, 3.84615 --> 3.53846, 6.16327 --> 5.36735, 8.13636 --> 7.11364, 10.389 --> 8.89793, 10.6738 --> 9.03809, 10.678 --> 8.66789, 10.668 --> 7.74633, 10.6494 --> 6.30826, 10.0655 --> 5.29797, 9.55469 --> 2.91406 )
[LOG] Overall execution time: 307.81 sec CPU time.
[LOG] Overall execution time: 310 sec real time.
Synthesis time: 310.27 sec (Real time) / 309.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.82 sec (Real time) / 4.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.55 sec (Real time) / 6.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 10433 12 0 1 10411
=====================  mult7.aag =====================
[LOG] Relation determinization time: 9368.59 sec CPU time.
[LOG] Relation determinization time: 9376 sec real time.
[LOG] Final circuit size: 49630 new AND gates.
[LOG] Size before ABC: 257112 AND gates.
[LOG] Size after ABC: 49630 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 562.24/563 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.05/1 sec, 0.23/0 sec, 2.01/2 sec, 21.71/21 sec, 56.13/57 sec, 89.76/89 sec, 110.22/111 sec, 123.27/123 sec, 100.08/100 sec, 58.77/59 sec )
[LOG] Nr of iterations: 59134 (3, 6, 16, 48, 176, 737, 3021, 4415, 4658, 4708, 4205, 3806, 2752, 1571, 2, 5, 14, 45, 174, 734, 3014, 4413, 4657, 4704, 4198, 3727, 2246, 1079 )
[LOG] Total clause computation time: 1234.41/1208 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.14/0.14 sec, 1.38/1.38 sec, 12.08/12.08 sec, 31.73/31.73 sec, 46.35/46.35 sec, 54.05/54.05 sec, 61.1/61.1 sec, 50.06/50.06 sec, 31.31/31.31 sec, 13.47/13.47 sec, 20.48/20.48 sec, 18.34/18.34 sec, 14.84/14.84 sec, 19.35/19.35 sec, 41.84/41.84 sec, 82.61/82.61 sec, 113.26/113.26 sec, 113.97/113.97 sec, 122.33/122.33 sec, 133.75/133.75 sec, 124.37/124.37 sec, 83.86/83.86 sec, 43.69/43.69 sec )
[LOG] Total clause minimization time: 8120.88/8147 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.51/0.51 sec, 9.4/9.4 sec, 24.18/24.18 sec, 43.15/43.15 sec, 55.92/55.92 sec, 61.89/61.89 sec, 49.89/49.89 sec, 27.39/27.39 sec, 36.79/36.79 sec, 16.93/16.93 sec, 14.17/14.17 sec, 16.37/16.37 sec, 47.16/47.16 sec, 202.98/202.98 sec, 812.87/812.87 sec, 1240.11/1240.11 sec, 1300/1300 sec, 1297.56/1297.56 sec, 1273.61/1273.61 sec, 914.96/914.96 sec, 483.85/483.85 sec, 191.12/191.12 sec )
[LOG] Total clause size reduction: 940748 --> 640152 (56 --> 2, 135 --> 12, 390 --> 62, 1175 --> 293, 4200 --> 1439, 16928 --> 7605, 66440 --> 38348, 92694 --> 57484, 93140 --> 60463, 89433 --> 61081, 75672 --> 54056, 64685 --> 48944, 44016 --> 34683, 23550 --> 18568, 2 --> 2, 12 --> 12, 56 --> 51, 277 --> 242, 1429 --> 1248, 7581 --> 6498, 38264 --> 31985, 57470 --> 47167, 60463 --> 48314, 61039 --> 44708, 53972 --> 35361, 47852 --> 24856, 27613 --> 12318, 12204 --> 4350 )
[LOG] Average clause size reduction: 15.9087 --> 10.8254 (18.6667 --> 0.666667, 22.5 --> 2, 24.375 --> 3.875, 24.4792 --> 6.10417, 23.8636 --> 8.17614, 22.9688 --> 10.3189, 21.9927 --> 12.6938, 20.9952 --> 13.0202, 19.9957 --> 12.9805, 18.996 --> 12.9739, 17.9957 --> 12.8552, 16.9955 --> 12.8597, 15.9942 --> 12.6028, 14.9905 --> 11.8192, 1 --> 1, 2.4 --> 2.4, 4 --> 3.64286, 6.15556 --> 5.37778, 8.21264 --> 7.17241, 10.3283 --> 8.85286, 12.6954 --> 10.6121, 13.0229 --> 10.6882, 12.9833 --> 10.3745, 12.976 --> 9.50425, 12.8566 --> 8.4233, 12.8393 --> 6.66917, 12.2943 --> 5.48442, 11.3105 --> 4.03151 )
[LOG] Overall execution time: 9368.59 sec CPU time.
[LOG] Overall execution time: 9376 sec real time.
Synthesis time: 9375.88 sec (Real time) / 9373.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 56.01 sec (Real time) / 55.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 172.33 sec (Real time) / 172.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 50113 14 0 1 50085
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.21 sec (Real time) / 9996.76 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.20 sec (Real time) / 9997.78 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9998.40 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 288 AND gates.
[LOG] Size after ABC: 95 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.04/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 652 (79, 94, 71, 118, 94, 40, 15, 28, 27, 1, 65, 20 )
[LOG] Total clause computation time: 0.14/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.16/1 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 15627 --> 5334 (2496 --> 846, 2883 --> 1056, 2100 --> 775, 3393 --> 1290, 2604 --> 753, 1053 --> 327, 91 --> 18, 200 --> 44, 199 --> 58, 5 --> 0, 474 --> 129, 129 --> 38 )
[LOG] Average clause size reduction: 23.9678 --> 8.18098 (31.5949 --> 10.7089, 30.6702 --> 11.234, 29.5775 --> 10.9155, 28.7542 --> 10.9322, 27.7021 --> 8.01064, 26.325 --> 8.175, 6.06667 --> 1.2, 7.14286 --> 1.57143, 7.37037 --> 2.14815, 5 --> 0, 7.29231 --> 1.98462, 6.45 --> 1.9 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 261 5 21 1 230
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 3.67 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 318 new AND gates.
[LOG] Size before ABC: 1241 AND gates.
[LOG] Size after ABC: 318 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.37/2 sec (0.06/0 sec, 0.13/0 sec, 0.23/1 sec, 0.21/0 sec, 0.23/0 sec, 0.41/1 sec, 0.1/0 sec )
[LOG] Nr of iterations: 2445 (173, 293, 438, 278, 253, 360, 73, 38, 88, 28, 30, 91, 267, 35 )
[LOG] Total clause computation time: 1.64/1 sec (0.06/0.06 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.25/0.25 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.21/0.21 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 1.85/2 sec (0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.24/0.24 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.66/0.66 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 68795 --> 25093 (6364 --> 2262, 10512 --> 4050, 15295 --> 6026, 9418 --> 3423, 8316 --> 3406, 11488 --> 4047, 2232 --> 638, 276 --> 74, 780 --> 167, 208 --> 70, 216 --> 58, 766 --> 136, 2678 --> 670, 246 --> 66 )
[LOG] Average clause size reduction: 28.137 --> 10.263 (36.7861 --> 13.0751, 35.8771 --> 13.8225, 34.9201 --> 13.758, 33.8777 --> 12.3129, 32.8696 --> 13.4625, 31.9111 --> 11.2417, 30.5753 --> 8.73973, 7.26316 --> 1.94737, 8.86364 --> 1.89773, 7.42857 --> 2.5, 7.2 --> 1.93333, 8.41758 --> 1.49451, 10.03 --> 2.50936, 7.02857 --> 1.88571 )
[LOG] Overall execution time: 3.67 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.94 sec (Real time) / 3.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 524 6 24 1 487
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 275.68 sec CPU time.
[LOG] Relation determinization time: 277 sec real time.
[LOG] Final circuit size: 1343 new AND gates.
[LOG] Size before ABC: 12913 AND gates.
[LOG] Size after ABC: 1343 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 78.29/79 sec (0.26/1 sec, 0.86/0 sec, 1.1/2 sec, 2.26/2 sec, 3.75/4 sec, 8.96/9 sec, 36.35/36 sec, 21.66/22 sec, 3.09/3 sec )
[LOG] Nr of iterations: 17674 (474, 1016, 722, 1014, 903, 1722, 4433, 1457, 186, 113, 238, 76, 323, 49, 771, 3348, 734, 95 )
[LOG] Total clause computation time: 99.74/116 sec (0.19/0.19 sec, 0.59/0.59 sec, 0.8/0.8 sec, 1.67/1.67 sec, 2.41/2.41 sec, 5.65/5.65 sec, 22.79/22.79 sec, 13.65/13.65 sec, 1.97/1.97 sec, 2.4/2.4 sec, 3.51/3.51 sec, 1.36/1.36 sec, 3.17/3.17 sec, 0.86/0.86 sec, 6.81/6.81 sec, 25.16/25.16 sec, 5.95/5.95 sec, 0.8/0.8 sec )
[LOG] Total clause minimization time: 171.97/158 sec (0.06/0.06 sec, 0.23/0.23 sec, 0.26/0.26 sec, 0.56/0.56 sec, 1.31/1.31 sec, 3.23/3.23 sec, 13.32/13.32 sec, 7.91/7.91 sec, 1.11/1.11 sec, 6.88/6.88 sec, 8.28/8.28 sec, 5.9/5.9 sec, 11.23/11.23 sec, 4.06/4.06 sec, 21.58/21.58 sec, 60.64/60.64 sec, 23.08/23.08 sec, 2.33/2.33 sec )
[LOG] Total clause size reduction: 539497 --> 211651 (20339 --> 6849, 42630 --> 18429, 29561 --> 10864, 40520 --> 16231, 35178 --> 13853, 65398 --> 32223, 163984 --> 78228, 52416 --> 20027, 6475 --> 2034, 1083 --> 232, 2648 --> 451, 712 --> 166, 3499 --> 725, 451 --> 103, 10729 --> 1983, 54542 --> 7089, 8522 --> 2005, 810 --> 159 )
[LOG] Average clause size reduction: 30.5249 --> 11.9753 (42.9093 --> 14.4494, 41.9587 --> 18.1388, 40.9432 --> 15.0471, 39.9606 --> 16.0069, 38.9568 --> 15.3411, 37.9779 --> 18.7125, 36.9917 --> 17.6467, 35.9753 --> 13.7454, 34.8118 --> 10.9355, 9.58407 --> 2.0531, 11.1261 --> 1.89496, 9.36842 --> 2.18421, 10.8328 --> 2.24458, 9.20408 --> 2.10204, 13.9157 --> 2.57198, 16.2909 --> 2.11738, 11.6104 --> 2.73161, 8.52632 --> 1.67368 )
[LOG] Overall execution time: 275.68 sec CPU time.
[LOG] Overall execution time: 277 sec real time.
Synthesis time: 276.29 sec (Real time) / 275.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.73 sec (Real time) / 3.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 1588 7 27 1 1545
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 600.94 sec CPU time.
[LOG] Relation determinization time: 602 sec real time.
[LOG] Final circuit size: 1563 new AND gates.
[LOG] Size before ABC: 10871 AND gates.
[LOG] Size after ABC: 1563 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 251.85/252 sec (1.03/1 sec, 6.42/7 sec, 12.14/12 sec, 14.56/15 sec, 19.62/19 sec, 22.14/22 sec, 30.77/31 sec, 45.74/46 sec, 89.15/89 sec, 10.28/10 sec )
[LOG] Nr of iterations: 23599 (1250, 3145, 1665, 1503, 1656, 1632, 1929, 2380, 3696, 344, 168, 354, 9, 87, 133, 81, 1285, 455, 1739, 88 )
[LOG] Total clause computation time: 238.77/260 sec (0.75/0.75 sec, 4.4/4.4 sec, 7.63/7.63 sec, 9.33/9.33 sec, 12.32/12.32 sec, 13.83/13.83 sec, 19.42/19.42 sec, 29.35/29.35 sec, 56/56 sec, 6.65/6.65 sec, 9.16/9.16 sec, 12.34/12.34 sec, 1.83/1.83 sec, 2.8/2.8 sec, 3.07/3.07 sec, 1.99/1.99 sec, 17.26/17.26 sec, 6.41/6.41 sec, 22.88/22.88 sec, 1.35/1.35 sec )
[LOG] Total clause minimization time: 357.58/335 sec (0.2/0.2 sec, 1.8/1.8 sec, 4.4/4.4 sec, 5.14/5.14 sec, 7.22/7.22 sec, 8.22/8.22 sec, 11.23/11.23 sec, 16.25/16.25 sec, 32.87/32.87 sec, 3.61/3.61 sec, 30.28/30.28 sec, 24.63/24.63 sec, 16.36/16.36 sec, 16.17/16.17 sec, 14.63/14.63 sec, 10.35/10.35 sec, 67.01/67.01 sec, 15.89/15.89 sec, 67.86/67.86 sec, 3.46/3.46 sec )
[LOG] Total clause size reduction: 889456 --> 337655 (59952 --> 23342, 147768 --> 68593, 76544 --> 28039, 67590 --> 24217, 72820 --> 26609, 70133 --> 24804, 80976 --> 31631, 97539 --> 39727, 147800 --> 56012, 13377 --> 3810, 1707 --> 367, 4219 --> 632, 79 --> 17, 856 --> 173, 1383 --> 307, 799 --> 178, 17643 --> 3545, 5061 --> 948, 22518 --> 4581, 692 --> 123 )
[LOG] Average clause size reduction: 37.6904 --> 14.308 (47.9616 --> 18.6736, 46.9851 --> 21.8102, 45.9724 --> 16.8402, 44.9701 --> 16.1124, 43.9734 --> 16.0682, 42.9737 --> 15.1985, 41.9782 --> 16.3976, 40.9828 --> 16.692, 39.9892 --> 15.1548, 38.8866 --> 11.0756, 10.1607 --> 2.18452, 11.9181 --> 1.78531, 8.77778 --> 1.88889, 9.83908 --> 1.98851, 10.3985 --> 2.30827, 9.8642 --> 2.19753, 13.73 --> 2.75875, 11.1231 --> 2.08352, 12.9488 --> 2.63427, 7.86364 --> 1.39773 )
[LOG] Overall execution time: 600.94 sec CPU time.
[LOG] Overall execution time: 602 sec real time.
Synthesis time: 601.55 sec (Real time) / 600.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.22 sec (Real time) / 4.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 1853 8 30 1 1805
=====================  genbuf5c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9997.06 sec (User CPU time)
Timeout: 1
=====================  genbuf6c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9997.42 sec (User CPU time)
Timeout: 1
=====================  genbuf7c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9997.39 sec (User CPU time)
Timeout: 1
=====================  genbuf8c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.34 sec (Real time) / 9994.37 sec (User CPU time)
Timeout: 1
=====================  genbuf9c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.26 sec (Real time) / 9996.16 sec (User CPU time)
Timeout: 1
=====================  genbuf10c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.29 sec (Real time) / 9996.66 sec (User CPU time)
Timeout: 1
=====================  genbuf11c3y.aag =====================
Command terminated by signal 6
Synthesis time: 2621.87 sec (Real time) / 2611.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf12c3y.aag =====================
Command terminated by signal 6
Synthesis time: 5654.38 sec (Real time) / 5642.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf13c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9992.26 sec (User CPU time)
Timeout: 1
=====================  genbuf14c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9992.29 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9991.90 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9991.50 sec (User CPU time)
Timeout: 1
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.39 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 156 new AND gates.
[LOG] Size before ABC: 467 AND gates.
[LOG] Size after ABC: 155 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.05/0 sec, 0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 753 (100, 111, 67, 125, 86, 28, 51, 73, 7, 1, 83, 21 )
[LOG] Total clause computation time: 0.2/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.17/1 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 18347 --> 6105 (3366 --> 1267, 3630 --> 1331, 2112 --> 674, 3844 --> 1459, 2550 --> 723, 783 --> 185, 464 --> 83, 727 --> 126, 40 --> 14, 5 --> 0, 695 --> 205, 131 --> 38 )
[LOG] Average clause size reduction: 24.3652 --> 8.10757 (33.66 --> 12.67, 32.7027 --> 11.991, 31.5224 --> 10.0597, 30.752 --> 11.672, 29.6512 --> 8.40698, 27.9643 --> 6.60714, 9.09804 --> 1.62745, 9.9589 --> 1.72603, 5.71429 --> 2, 5 --> 0, 8.37349 --> 2.46988, 6.2381 --> 1.80952 )
[LOG] Overall execution time: 0.39 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 330 5 23 1 297
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 4.12 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 492 new AND gates.
[LOG] Size before ABC: 1709 AND gates.
[LOG] Size after ABC: 492 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.53/2 sec (0.1/0 sec, 0.13/1 sec, 0.26/0 sec, 0.26/0 sec, 0.22/0 sec, 0.44/1 sec, 0.12/0 sec )
[LOG] Nr of iterations: 2867 (342, 284, 512, 332, 215, 329, 75, 218, 92, 37, 76, 53, 273, 29 )
[LOG] Total clause computation time: 1.75/2 sec (0.07/0.07 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.14/0.14 sec, 0.27/0.27 sec, 0.06/0.06 sec, 0.3/0.3 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.27/0.27 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 2.19/2 sec (0.02/0.02 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.16/0.16 sec, 0.06/0.06 sec, 0.29/0.29 sec, 0.2/0.2 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.67/0.67 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 84211 --> 29705 (13299 --> 5536, 10754 --> 3827, 18907 --> 7294, 11916 --> 4291, 7490 --> 2618, 11152 --> 3762, 2442 --> 668, 3109 --> 369, 813 --> 136, 288 --> 73, 624 --> 165, 376 --> 63, 2849 --> 851, 192 --> 52 )
[LOG] Average clause size reduction: 29.3725 --> 10.361 (38.886 --> 16.1871, 37.8662 --> 13.4754, 36.9277 --> 14.2461, 35.8916 --> 12.9247, 34.8372 --> 12.1767, 33.8967 --> 11.4347, 32.56 --> 8.90667, 14.2615 --> 1.69266, 8.83696 --> 1.47826, 7.78378 --> 1.97297, 8.21053 --> 2.17105, 7.09434 --> 1.18868, 10.4359 --> 3.11722, 6.62069 --> 1.7931 )
[LOG] Overall execution time: 4.12 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.44 sec (Real time) / 4.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 705 6 26 1 666
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 425.2 sec CPU time.
[LOG] Relation determinization time: 426 sec real time.
[LOG] Final circuit size: 1588 new AND gates.
[LOG] Size before ABC: 9954 AND gates.
[LOG] Size after ABC: 1588 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 186.18/185 sec (0.35/0 sec, 1.17/1 sec, 2.52/3 sec, 4.54/5 sec, 8.41/8 sec, 15.69/16 sec, 89.85/89 sec, 58.36/58 sec, 5.29/5 sec )
[LOG] Nr of iterations: 23366 (963, 1196, 1290, 1065, 1487, 2091, 8279, 2423, 200, 766, 105, 136, 103, 56, 695, 1035, 1413, 63 )
[LOG] Total clause computation time: 177.16/179 sec (0.25/0.25 sec, 0.64/0.64 sec, 1.78/1.78 sec, 2.86/2.86 sec, 5.06/5.06 sec, 9.4/9.4 sec, 54.07/54.07 sec, 37.65/37.65 sec, 3.45/3.45 sec, 12.62/12.62 sec, 6.05/6.05 sec, 3.65/3.65 sec, 2.32/2.32 sec, 1.6/1.6 sec, 8.83/8.83 sec, 11.23/11.23 sec, 14.99/14.99 sec, 0.71/0.71 sec )
[LOG] Total clause minimization time: 243.67/240 sec (0.06/0.06 sec, 0.48/0.48 sec, 0.69/0.69 sec, 1.63/1.63 sec, 3.26/3.26 sec, 6.15/6.15 sec, 35.23/35.23 sec, 20.56/20.56 sec, 1.83/1.83 sec, 30.29/30.29 sec, 10.46/10.46 sec, 12.51/12.51 sec, 9.31/9.31 sec, 5.77/5.77 sec, 32.28/32.28 sec, 16.58/16.58 sec, 55.15/55.15 sec, 1.43/1.43 sec )
[LOG] Total clause size reduction: 840761 --> 346433 (44252 --> 18893, 53775 --> 19862, 56716 --> 22507, 45752 --> 16464, 62412 --> 25959, 85690 --> 40443, 331120 --> 151040, 94458 --> 38965, 7562 --> 2346, 14100 --> 1330, 962 --> 125, 1332 --> 299, 997 --> 224, 486 --> 117, 9409 --> 1827, 12338 --> 1339, 18901 --> 4593, 499 --> 100 )
[LOG] Average clause size reduction: 35.9822 --> 14.8264 (45.9522 --> 19.6189, 44.9624 --> 16.607, 43.9659 --> 17.4473, 42.9596 --> 15.4592, 41.9718 --> 17.4573, 40.9804 --> 19.3415, 39.9952 --> 18.2437, 38.9839 --> 16.0813, 37.81 --> 11.73, 18.4073 --> 1.73629, 9.1619 --> 1.19048, 9.79412 --> 2.19853, 9.67961 --> 2.17476, 8.67857 --> 2.08929, 13.5381 --> 2.62878, 11.9208 --> 1.29372, 13.3765 --> 3.25053, 7.92063 --> 1.5873 )
[LOG] Overall execution time: 425.2 sec CPU time.
[LOG] Overall execution time: 426 sec real time.
Synthesis time: 425.76 sec (Real time) / 425.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.78 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.79 sec (Real time) / 3.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 1842 7 30 1 1796
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 3163.66 sec CPU time.
[LOG] Relation determinization time: 3166 sec real time.
[LOG] Final circuit size: 7057 new AND gates.
[LOG] Size before ABC: 39166 AND gates.
[LOG] Size after ABC: 7057 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1024.26/1025 sec (0.3/1 sec, 1.88/2 sec, 53.5/53 sec, 77.43/78 sec, 139.6/139 sec, 64.92/65 sec, 47.83/48 sec, 84/84 sec, 240.59/241 sec, 314.21/314 sec )
[LOG] Nr of iterations: 54971 (1142, 1931, 14305, 4150, 5750, 1989, 1051, 1752, 5827, 5713, 329, 515, 289, 134, 37, 153, 280, 143, 4380, 5101 )
[LOG] Total clause computation time: 1031.06/1003 sec (0.17/0.17 sec, 1.44/1.44 sec, 32.18/32.18 sec, 42.77/42.77 sec, 81.63/81.63 sec, 38.53/38.53 sec, 32.26/32.26 sec, 56.51/56.51 sec, 151.5/151.5 sec, 197.03/197.03 sec, 31.16/31.16 sec, 40.46/40.46 sec, 11.87/11.87 sec, 7.63/7.63 sec, 3.74/3.74 sec, 5.99/5.99 sec, 14.48/14.48 sec, 8.98/8.98 sec, 125.39/125.39 sec, 147.34/147.34 sec )
[LOG] Total clause minimization time: 2120.68/2146 sec (0.08/0.08 sec, 0.32/0.32 sec, 20.37/20.37 sec, 34.35/34.35 sec, 57.58/57.58 sec, 26.25/26.25 sec, 15.53/15.53 sec, 27.4/27.4 sec, 88.74/88.74 sec, 116.8/116.8 sec, 112.26/112.26 sec, 144.11/144.11 sec, 77.3/77.3 sec, 30.86/30.86 sec, 16.25/16.25 sec, 24.42/24.42 sec, 21.16/21.16 sec, 14.58/14.58 sec, 696.46/696.46 sec, 595.86/595.86 sec )
[LOG] Total clause size reduction: 2207872 --> 851153 (58191 --> 21223, 96500 --> 37885, 700896 --> 290964, 199152 --> 78659, 270203 --> 104979, 91448 --> 31795, 47250 --> 19458, 77044 --> 29735, 250518 --> 103449, 239904 --> 93840, 5702 --> 537, 9321 --> 1363, 2935 --> 780, 1283 --> 284, 315 --> 69, 1499 --> 320, 3146 --> 351, 1483 --> 175, 70846 --> 19244, 80236 --> 16043 )
[LOG] Average clause size reduction: 40.1643 --> 15.4837 (50.9553 --> 18.5841, 49.9741 --> 19.6194, 48.9966 --> 20.34, 47.9884 --> 18.954, 46.9918 --> 18.2572, 45.9769 --> 15.9854, 44.9572 --> 18.5138, 43.9749 --> 16.972, 42.9926 --> 17.7534, 41.9926 --> 16.4257, 17.3313 --> 1.63222, 18.099 --> 2.6466, 10.1557 --> 2.69896, 9.57463 --> 2.1194, 8.51351 --> 1.86486, 9.79739 --> 2.0915, 11.2357 --> 1.25357, 10.3706 --> 1.22378, 16.1749 --> 4.39361, 15.7295 --> 3.14507 )
[LOG] Overall execution time: 3163.66 sec CPU time.
[LOG] Overall execution time: 3166 sec real time.
Synthesis time: 3165.36 sec (Real time) / 3163.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.04 sec (Real time) / 2.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.08 sec (Real time) / 14.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 7353 8 33 1 7302
=====================  genbuf5b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9997.92 sec (User CPU time)
Timeout: 1
=====================  genbuf6b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9997.96 sec (User CPU time)
Timeout: 1
=====================  genbuf7b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.23 sec (Real time) / 9996.97 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.19 sec (Real time) / 9997.44 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.21 sec (Real time) / 9997.55 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9989.96 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Command terminated by signal 6
Synthesis time: 1686.98 sec (Real time) / 1678.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf12b4y.aag =====================
Command terminated by signal 6
Synthesis time: 4916.06 sec (Real time) / 4905.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf13b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9991.46 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9991.22 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9991.02 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9991.03 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.65 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 208 new AND gates.
[LOG] Size before ABC: 667 AND gates.
[LOG] Size after ABC: 207 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.26/0 sec (0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.09/0 sec, 0.05/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 1095 (140, 162, 83, 216, 99, 44, 134, 128, 6, 1, 57, 25 )
[LOG] Total clause computation time: 0.28/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.3/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 27478 --> 9571 (4726 --> 1969, 5313 --> 1974, 2624 --> 859, 6665 --> 2855, 2940 --> 935, 1247 --> 313, 1876 --> 214, 1437 --> 270, 34 --> 9, 5 --> 0, 464 --> 129, 147 --> 44 )
[LOG] Average clause size reduction: 25.0941 --> 8.74064 (33.7571 --> 14.0643, 32.7963 --> 12.1852, 31.6145 --> 10.3494, 30.8565 --> 13.2176, 29.697 --> 9.44444, 28.3409 --> 7.11364, 14 --> 1.59701, 11.2266 --> 2.10938, 5.66667 --> 1.5, 5 --> 0, 8.14035 --> 2.26316, 5.88 --> 1.76 )
[LOG] Overall execution time: 0.65 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 379 5 23 1 346
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 7.65 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 390 new AND gates.
[LOG] Size before ABC: 1498 AND gates.
[LOG] Size after ABC: 390 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.64/4 sec (0.12/0 sec, 0.28/1 sec, 0.55/0 sec, 0.59/1 sec, 0.62/0 sec, 1.25/2 sec, 0.23/0 sec )
[LOG] Nr of iterations: 3807 (391, 561, 789, 504, 348, 493, 68, 147, 68, 19, 28, 82, 280, 29 )
[LOG] Total clause computation time: 3.55/2 sec (0.11/0.11 sec, 0.13/0.13 sec, 0.33/0.33 sec, 0.33/0.33 sec, 0.38/0.38 sec, 0.91/0.91 sec, 0.11/0.11 sec, 0.34/0.34 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.44/0.44 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 3.79/6 sec (0/0 sec, 0.12/0.12 sec, 0.19/0.19 sec, 0.23/0.23 sec, 0.23/0.23 sec, 0.33/0.33 sec, 0.12/0.12 sec, 0.67/0.67 sec, 0.32/0.32 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.18/0.18 sec, 1.05/1.05 sec, 0.1/0.1 sec )
[LOG] Total clause size reduction: 121558 --> 48459 (15210 --> 6697, 21280 --> 8731, 29156 --> 11887, 18108 --> 7617, 12145 --> 5133, 16728 --> 6229, 2211 --> 667, 2015 --> 305, 606 --> 119, 141 --> 36, 222 --> 56, 685 --> 121, 2863 --> 812, 188 --> 49 )
[LOG] Average clause size reduction: 31.9301 --> 12.7289 (38.9003 --> 17.1279, 37.9323 --> 15.5633, 36.9531 --> 15.0659, 35.9286 --> 15.1131, 34.8994 --> 14.75, 33.931 --> 12.6349, 32.5147 --> 9.80882, 13.7075 --> 2.07483, 8.91176 --> 1.75, 7.42105 --> 1.89474, 7.92857 --> 2, 8.35366 --> 1.47561, 10.225 --> 2.9, 6.48276 --> 1.68966 )
[LOG] Overall execution time: 7.65 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.93 sec (Real time) / 7.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.05 sec (Real time) / 1.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 597 6 26 1 558
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1129.35 sec CPU time.
[LOG] Relation determinization time: 1130 sec real time.
[LOG] Final circuit size: 2338 new AND gates.
[LOG] Size before ABC: 15594 AND gates.
[LOG] Size after ABC: 2338 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 513.45/514 sec (0.42/1 sec, 1.1/1 sec, 3.46/3 sec, 12.17/13 sec, 20.15/20 sec, 47.3/47 sec, 261.68/262 sec, 159.43/159 sec, 7.74/8 sec )
[LOG] Nr of iterations: 40373 (1021, 978, 1964, 2452, 2486, 4312, 16751, 4684, 209, 581, 163, 66, 86, 63, 476, 676, 3319, 86 )
[LOG] Total clause computation time: 475.19/487 sec (0.3/0.3 sec, 0.78/0.78 sec, 2.45/2.45 sec, 7.64/7.64 sec, 12.18/12.18 sec, 29.34/29.34 sec, 160.44/160.44 sec, 112.23/112.23 sec, 5.4/5.4 sec, 25.18/25.18 sec, 12.93/12.93 sec, 8.09/8.09 sec, 5.53/5.53 sec, 3.39/3.39 sec, 10.53/10.53 sec, 10.83/10.83 sec, 65.68/65.68 sec, 2.27/2.27 sec )
[LOG] Total clause minimization time: 646.02/631 sec (0.08/0.08 sec, 0.28/0.28 sec, 0.9/0.9 sec, 4.4/4.4 sec, 7.76/7.76 sec, 17.6/17.6 sec, 100.16/100.16 sec, 46.94/46.94 sec, 2.33/2.33 sec, 47.9/47.9 sec, 39.58/39.58 sec, 25.51/25.51 sec, 19.9/19.9 sec, 12.25/12.25 sec, 33.54/33.54 sec, 15.94/15.94 sec, 266.82/266.82 sec, 4.13/4.13 sec )
[LOG] Total clause size reduction: 1502537 --> 695710 (46920 --> 19473, 43965 --> 16206, 86372 --> 36993, 105393 --> 47994, 104370 --> 49825, 176751 --> 97032, 670000 --> 331778, 182637 --> 78345, 7904 --> 2470, 9819 --> 1364, 1633 --> 320, 617 --> 137, 820 --> 187, 581 --> 129, 6015 --> 1094, 8150 --> 762, 49853 --> 11465, 737 --> 136 )
[LOG] Average clause size reduction: 37.2164 --> 17.2321 (45.9549 --> 19.0725, 44.954 --> 16.5706, 43.9776 --> 18.8355, 42.9825 --> 19.5734, 41.9831 --> 20.0422, 40.9905 --> 22.5028, 39.9976 --> 19.8065, 38.9917 --> 16.7261, 37.8182 --> 11.8182, 16.9002 --> 2.34768, 10.0184 --> 1.96319, 9.34848 --> 2.07576, 9.53488 --> 2.17442, 9.22222 --> 2.04762, 12.6366 --> 2.29832, 12.0562 --> 1.12722, 15.0205 --> 3.45435, 8.56977 --> 1.5814 )
[LOG] Overall execution time: 1129.36 sec CPU time.
[LOG] Overall execution time: 1130 sec real time.
Synthesis time: 1130.06 sec (Real time) / 1128.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.03 sec (Real time) / 13.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 2584 7 30 1 2538
=====================  genbuf4f4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9996.58 sec (User CPU time)
Timeout: 1
=====================  genbuf5f5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.28 sec (Real time) / 9995.91 sec (User CPU time)
Timeout: 1
=====================  genbuf6f6y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.41 sec (Real time) / 9993.68 sec (User CPU time)
Timeout: 1
=====================  genbuf7f7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.22 sec (Real time) / 9995.96 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.20 sec (Real time) / 9996.87 sec (User CPU time)
Timeout: 1
=====================  amba3c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9992.57 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9992.26 sec (User CPU time)
Timeout: 1
=====================  amba5c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9991.06 sec (User CPU time)
Timeout: 1
=====================  amba6c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9990.58 sec (User CPU time)
Timeout: 1
=====================  amba7c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9991.21 sec (User CPU time)
Timeout: 1
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9992.50 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9989.50 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9989.98 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.29 sec (Real time) / 9996.68 sec (User CPU time)
Timeout: 1
=====================  amba3b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9992.09 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9992.25 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9989.83 sec (User CPU time)
Timeout: 1
=====================  amba6b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9989.65 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9990.75 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.18 sec (Real time) / 9989.29 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9988.24 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9997.92 sec (User CPU time)
Timeout: 1
=====================  amba3f9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9991.49 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9992.94 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9991.70 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9993.35 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
