

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Thu Sep  7 08:25:54 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    67825|    67825|  0.678 ms|  0.678 ms|  67825|  67825|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |    67824|    67824|      5652|          -|          -|    12|        no|
        | + l_exp_sum_i6  |      804|      804|        67|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 19 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v346, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v345, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v344, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%acc_outp2_V = alloca i64 1" [bert_layer.cpp:167]   --->   Operation 23 'alloca' 'acc_outp2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc_outp2_V_1 = alloca i64 1" [bert_layer.cpp:167]   --->   Operation 24 'alloca' 'acc_outp2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_outp2_V_2 = alloca i64 1" [bert_layer.cpp:167]   --->   Operation 25 'alloca' 'acc_outp2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc_outp2_V_3 = alloca i64 1" [bert_layer.cpp:167]   --->   Operation 26 'alloca' 'acc_outp2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca i64 1" [bert_layer.cpp:124]   --->   Operation 27 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc_outp1_V = alloca i64 1" [bert_layer.cpp:90]   --->   Operation 28 'alloca' 'acc_outp1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc_outp1_V_1 = alloca i64 1" [bert_layer.cpp:90]   --->   Operation 29 'alloca' 'acc_outp1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc_outp1_V_2 = alloca i64 1" [bert_layer.cpp:90]   --->   Operation 30 'alloca' 'acc_outp1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%acc_outp1_V_3 = alloca i64 1" [bert_layer.cpp:90]   --->   Operation 31 'alloca' 'acc_outp1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Q_h = alloca i64 1" [bert_layer.cpp:210]   --->   Operation 32 'alloca' 'Q_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Q_h_1 = alloca i64 1" [bert_layer.cpp:210]   --->   Operation 33 'alloca' 'Q_h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Q_h_2 = alloca i64 1" [bert_layer.cpp:210]   --->   Operation 34 'alloca' 'Q_h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Q_h_3 = alloca i64 1" [bert_layer.cpp:210]   --->   Operation 35 'alloca' 'Q_h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%K_h = alloca i64 1" [bert_layer.cpp:211]   --->   Operation 36 'alloca' 'K_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%K_h_1 = alloca i64 1" [bert_layer.cpp:211]   --->   Operation 37 'alloca' 'K_h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%K_h_2 = alloca i64 1" [bert_layer.cpp:211]   --->   Operation 38 'alloca' 'K_h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%K_h_3 = alloca i64 1" [bert_layer.cpp:211]   --->   Operation 39 'alloca' 'K_h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%V_h = alloca i64 1" [bert_layer.cpp:212]   --->   Operation 40 'alloca' 'V_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%V_h_1 = alloca i64 1" [bert_layer.cpp:212]   --->   Operation 41 'alloca' 'V_h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%V_h_2 = alloca i64 1" [bert_layer.cpp:212]   --->   Operation 42 'alloca' 'V_h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%V_h_3 = alloca i64 1" [bert_layer.cpp:212]   --->   Operation 43 'alloca' 'V_h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v123 = alloca i64 1" [bert_layer.cpp:224]   --->   Operation 44 'alloca' 'v123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v123_1 = alloca i64 1" [bert_layer.cpp:224]   --->   Operation 45 'alloca' 'v123_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v123_2 = alloca i64 1" [bert_layer.cpp:224]   --->   Operation 46 'alloca' 'v123_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v123_3 = alloca i64 1" [bert_layer.cpp:224]   --->   Operation 47 'alloca' 'v123_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%v124 = alloca i64 1" [bert_layer.cpp:226]   --->   Operation 48 'alloca' 'v124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v124_1 = alloca i64 1" [bert_layer.cpp:226]   --->   Operation 49 'alloca' 'v124_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v124_2 = alloca i64 1" [bert_layer.cpp:226]   --->   Operation 50 'alloca' 'v124_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v124_3 = alloca i64 1" [bert_layer.cpp:226]   --->   Operation 51 'alloca' 'v124_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v125 = alloca i64 1" [bert_layer.cpp:228]   --->   Operation 52 'alloca' 'v125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v125_1 = alloca i64 1" [bert_layer.cpp:228]   --->   Operation 53 'alloca' 'v125_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v125_2 = alloca i64 1" [bert_layer.cpp:228]   --->   Operation 54 'alloca' 'v125_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v125_3 = alloca i64 1" [bert_layer.cpp:228]   --->   Operation 55 'alloca' 'v125_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln209 = store i4 0, i4 %h" [bert_layer.cpp:209]   --->   Operation 56 'store' 'store_ln209' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln209 = br void %l_mh_separate_i_s" [bert_layer.cpp:209]   --->   Operation 57 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [bert_layer.cpp:209]   --->   Operation 58 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.30ns)   --->   "%icmp_ln209 = icmp_eq  i4 %h_1, i4 12" [bert_layer.cpp:209]   --->   Operation 59 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln209 = add i4 %h_1, i4 1" [bert_layer.cpp:209]   --->   Operation 61 'add' 'add_ln209' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %l_mh_separate_i_s.split, void %for.end71" [bert_layer.cpp:209]   --->   Operation 62 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [bert_layer.cpp:209]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln209 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i8 %v109_0, i8 %v109_1, i8 %v109_2, i8 %v109_3, i8 %v109_4, i8 %v109_5, i8 %v109_6, i8 %v109_7, i8 %v109_8, i8 %v109_9, i8 %v109_10, i8 %v109_11, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i10 %tmp, i8 %v107_0, i8 %v107_1, i8 %v107_2, i8 %v107_3, i8 %v107_4, i8 %v107_5, i8 %v107_6, i8 %v107_7, i8 %v107_8, i8 %v107_9, i8 %v107_10, i8 %v107_11, i8 %v108_0, i8 %v108_1, i8 %v108_2, i8 %v108_3, i8 %v108_4, i8 %v108_5, i8 %v108_6, i8 %v108_7, i8 %v108_8, i8 %v108_9, i8 %v108_10, i8 %v108_11" [bert_layer.cpp:209]   --->   Operation 64 'call' 'call_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3"   --->   Operation 65 'call' 'call_ln0' <Predicate = (!icmp_ln209)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_125_1, i32 %inp_sumRow"   --->   Operation 66 'call' 'call_ln0' <Predicate = (!icmp_ln209)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln238 = ret" [bert_layer.cpp:238]   --->   Operation 67 'ret' 'ret_ln238' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln209 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i8 %v109_0, i8 %v109_1, i8 %v109_2, i8 %v109_3, i8 %v109_4, i8 %v109_5, i8 %v109_6, i8 %v109_7, i8 %v109_8, i8 %v109_9, i8 %v109_10, i8 %v109_11, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i10 %tmp, i8 %v107_0, i8 %v107_1, i8 %v107_2, i8 %v107_3, i8 %v107_4, i8 %v107_5, i8 %v107_6, i8 %v107_7, i8 %v107_8, i8 %v107_9, i8 %v107_10, i8 %v107_11, i8 %v108_0, i8 %v108_1, i8 %v108_2, i8 %v108_3, i8 %v108_4, i8 %v108_5, i8 %v108_6, i8 %v108_7, i8 %v108_8, i8 %v108_9, i8 %v108_10, i8 %v108_11" [bert_layer.cpp:209]   --->   Operation 68 'call' 'call_ln209' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_125_1, i32 %inp_sumRow"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln100 = call void @gemm_systolic_array_attn, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3" [bert_layer.cpp:100]   --->   Operation 71 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln100 = call void @gemm_systolic_array_attn, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3" [bert_layer.cpp:100]   --->   Operation 72 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i5_l_j5, i32 %v344, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln210 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [bert_layer.cpp:210]   --->   Operation 74 'specloopname' 'specloopname_ln210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i5_l_j5, i32 %v344, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln129 = br void %l_j6.i" [bert_layer.cpp:129]   --->   Operation 76 'br' 'br_ln129' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%i6 = phi i4 %add_ln129, void %l_j6.i.split, i4 0, void %l_mh_separate_i_s.split" [bert_layer.cpp:129]   --->   Operation 77 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.30ns)   --->   "%icmp_ln129 = icmp_eq  i4 %i6, i4 12" [bert_layer.cpp:129]   --->   Operation 78 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_2294 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 79 'speclooptripcount' 'empty_2294' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln129 = add i4 %i6, i4 1" [bert_layer.cpp:129]   --->   Operation 80 'add' 'add_ln129' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %l_j6.i.split, void %for.inc51.i.preheader" [bert_layer.cpp:129]   --->   Operation 81 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i4 %i6" [bert_layer.cpp:129]   --->   Operation 82 'zext' 'zext_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln129" [bert_layer.cpp:129]   --->   Operation 83 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:136]   --->   Operation 84 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln129)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i7_l_j7, i32 %inp_sumRow, i32 %v345, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3"   --->   Operation 85 'call' 'call_ln0' <Predicate = (icmp_ln129)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3"   --->   Operation 86 'call' 'call_ln0' <Predicate = (icmp_ln129)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln209 = store i4 %add_ln209, i4 %h" [bert_layer.cpp:209]   --->   Operation 87 'store' 'store_ln209' <Predicate = (icmp_ln129)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 88 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:136]   --->   Operation 88 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 6.90>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i4 %i6" [bert_layer.cpp:129]   --->   Operation 89 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i6, i32 2, i32 3" [bert_layer.cpp:129]   --->   Operation 90 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 0" [bert_layer.cpp:132]   --->   Operation 91 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_s, i2 0" [bert_layer.cpp:132]   --->   Operation 92 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i4 %tmp_30" [bert_layer.cpp:132]   --->   Operation 93 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.82ns)   --->   "%sub_ln132 = sub i6 %tmp_29, i6 %zext_ln132" [bert_layer.cpp:132]   --->   Operation 94 'sub' 'sub_ln132' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [2/2] (5.07ns)   --->   "%call_ln136 = call void @Self_attention_Pipeline_l_j6, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i6, i6 %sub_ln132, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i2 %trunc_ln129" [bert_layer.cpp:136]   --->   Operation 95 'call' 'call_ln136' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [bert_layer.cpp:129]   --->   Operation 96 'specloopname' 'specloopname_ln129' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln136 = call void @Self_attention_Pipeline_l_j6, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i6, i6 %sub_ln132, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i2 %trunc_ln129" [bert_layer.cpp:136]   --->   Operation 97 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln129 = br void %l_j6.i" [bert_layer.cpp:129]   --->   Operation 98 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i7_l_j7, i32 %inp_sumRow, i32 %v345, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3"   --->   Operation 99 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln177 = call void @gemm_systolic_array_cont, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3" [bert_layer.cpp:177]   --->   Operation 101 'call' 'call_ln177' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln177 = call void @gemm_systolic_array_cont, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3" [bert_layer.cpp:177]   --->   Operation 102 'call' 'call_ln177' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_scale_outp_i9_l_j9, i32 %v346, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_scale_outp_i9_l_j9, i32 %v346, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln209 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3, i10 %tmp, i8 %v113_0, i8 %v113_1, i8 %v113_2, i8 %v113_3, i8 %v113_4, i8 %v113_5, i8 %v113_6, i8 %v113_7, i8 %v113_8, i8 %v113_9, i8 %v113_10, i8 %v113_11" [bert_layer.cpp:209]   --->   Operation 105 'call' 'call_ln209' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln209 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3, i10 %tmp, i8 %v113_0, i8 %v113_1, i8 %v113_2, i8 %v113_3, i8 %v113_4, i8 %v113_5, i8 %v113_6, i8 %v113_7, i8 %v113_8, i8 %v113_9, i8 %v113_10, i8 %v113_11" [bert_layer.cpp:209]   --->   Operation 106 'call' 'call_ln209' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln209 = br void %l_mh_separate_i_s" [bert_layer.cpp:209]   --->   Operation 107 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('h') [52]  (0 ns)
	'store' operation ('store_ln209', bert_layer.cpp:209) of constant 0 on local variable 'h' [89]  (1.59 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'load' operation ('h', bert_layer.cpp:209) on local variable 'h' [92]  (0 ns)
	'add' operation ('add_ln209', bert_layer.cpp:209) [95]  (1.74 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i6', bert_layer.cpp:129) with incoming values : ('add_ln129', bert_layer.cpp:129) [107]  (1.59 ns)

 <State 8>: 2.89ns
The critical path consists of the following:
	'phi' operation ('i6', bert_layer.cpp:129) with incoming values : ('add_ln129', bert_layer.cpp:129) [107]  (0 ns)
	'getelementptr' operation ('inp_sumRow_addr', bert_layer.cpp:129) [116]  (0 ns)
	'load' operation ('inp_sumRow_load', bert_layer.cpp:136) on array 'inp_sumRow', bert_layer.cpp:124 [117]  (2.32 ns)
	blocking operation 0.568 ns on control path)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('inp_sumRow_load', bert_layer.cpp:136) on array 'inp_sumRow', bert_layer.cpp:124 [117]  (2.32 ns)

 <State 10>: 6.9ns
The critical path consists of the following:
	'sub' operation ('sub_ln132', bert_layer.cpp:132) [122]  (1.83 ns)
	'call' operation ('call_ln136', bert_layer.cpp:136) to 'Self_attention_Pipeline_l_j6' [123]  (5.08 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
