// Seed: 112574548
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = ~1;
  specify
    (id_4 => id_5) = (1'b0 : id_2  : id_4, id_4);
    (id_6 => id_7) = 0;
  endspecify
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    output tri id_8,
    output wand id_9
);
  wire id_11;
  assign id_7 = id_3;
  integer id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13
  );
endmodule
