{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "06", "@timestamp": "2021-11-06T17:17:13.000013-04:00", "@year": "2021", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2003", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics and Telecommunications"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Ant\u00f3nio B.", "preferred-name": {"ce:given-name": "Ant\u00f3nio B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}, "@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "@type": "auth", "ce:surname": "Ferrari", "@auid": "55188033900", "ce:indexed-name": "Ferrari A.B."}]}, "citation-title": "Reconfigurable hardware SAT solvers: A survey of systems", "abstracts": "By adapting to computations that are not so well supported by general-purpose processors, reconfigurable systems achieve significant increases in performance. Such computational systems use high-capacity programmable logic devices and are based on processing units customized to the requirements of a particular application. A great deal of research effort in this area is aimed at accelerating the solution of combinatorial optimization problems. Special attention was given to the Boolean satisfiability (SAT) problem resulting in a considerable number of different architectures being proposed. This paper presents the state-of-the-art in reconfigurable hardware SAT satisfiers. The analysis of existing systems has been performed according to such criteria as reconfiguration modes, the execution model, the programming model, etc. \u00a9 Springer-Verlag Berlin Heidelberg 2003.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics and Telecommunications"}, {"$": "IEETA"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"citation-type": {"@code": "re"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "https://www.springer.com/series/558", "@type": "email"}}, "translated-sourcetitle": {"$": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "2778"}, "pagerange": {"@first": "468", "@last": "477"}}, "@type": "k", "isbn": [{"@level": "volume", "$": "3540408223", "@type": "electronic", "@length": "10"}, {"@level": "volume", "$": "9783540408222", "@type": "electronic", "@length": "13"}], "sourcetitle": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "contributor-group": [{"contributor": [{"ce:given-name": "Peter Y. K.", "@seq": "1", "ce:initials": "P.Y.K.", "ce:e-address": {"$": "p.cheung@ic.ac.uk", "@type": "email"}, "ce:surname": "Cheung", "@role": "edit", "ce:indexed-name": "Cheung P.Y.K."}, {"ce:given-name": "George A.", "@seq": "2", "ce:initials": "G.A.", "ce:e-address": {"$": "george.constantinides@ieee.org", "@type": "email"}, "ce:surname": "Constantinides", "@role": "edit", "ce:indexed-name": "Constantinides G.A."}], "affiliation": {"address-part": "Exhibition Road", "postal-code": "SW7 2 BT", "@country": "gbr", "city": "London", "organization": {"$": "Imperial College of Science, Technology, and Medicine, Dept. of Electrical and Electronic Engineering"}}}, {"contributor": {"ce:given-name": "Jose T.", "@seq": "1", "ce:initials": "J.T.", "ce:e-address": {"$": "jts@inesc-id.pt", "@type": "email"}, "ce:surname": "de Sousa", "@role": "edit", "ce:indexed-name": "de Sousa J.T."}, "affiliation": {"address-part": "R. Alves Redol, 9, Apartido 13069", "postal-code": "1000-029", "@country": "prt", "city": "Lisboa", "organization": {"$": "Technical University of Lisbon, INESC-ID/IST"}}}], "publicationdate": {"year": "2003", "date-text": {"@xfab-added": "true", "$": "2003"}}, "sourcetitle-abbrev": "Lect. Notes Comput. Sci.", "@country": "deu", "issn": [{"$": "16113349", "@type": "electronic"}, {"$": "03029743", "@type": "print"}], "publicationyear": {"@first": "2003"}, "publisher": {"publishername": "Springer Verlag"}, "@srcid": "25674"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}, {"classification-code": "921.5", "classification-description": "Optimization Techniques"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "2614"}, {"$": "1700"}]}, {"@type": "SUBJABBR", "classification": [{"$": "MATH"}, {"$": "COMP"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2020 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "SNCPX"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "19", "@timestamp": "BST 08:20:54", "@year": "2020", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "137631647", "@idtype": "PUI"}, {"$": "27162386", "@idtype": "CAR-ID"}, {"$": "20124015522037", "@idtype": "CPX"}, {"$": "20098139520", "@idtype": "SCOPUS"}, {"$": "2100209450", "@idtype": "SNCPX"}, {"$": "35248848429", "@idtype": "SCP"}, {"$": "35248848429", "@idtype": "SGR"}, {"$": "605184554", "@idtype": "PUIsecondary"}], "ce:doi": "10.1007/978-3-540-45234-8_46"}}, "tail": {"bibliography": {"@refcount": "25", "reference": [{"ref-fulltext": "Estrin, G.: Reconfigurable Computer Origins: The UCLA Fixed-Plus-Variable (F+V) Structure Computer. IEEE Annals of the History of Computing. Oct.-Dec. (2002) 3-9", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable Computer Origins: The UCLA Fixed-Plus-Variable (F+V) Structure Computer"}, "refd-itemidlist": {"itemid": {"$": "0036817822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "OCT.-DEC."}, "pagerange": {"@first": "3", "@last": "9"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "IEEE Annals of the History of Computing"}}, {"ref-fulltext": "Gu, J., Purdom, P.W., Franco, J., Wah, B.W.: Algorithms for the Satisfiability (SAT) Problem: A Survey. DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 35 (1997) 19-151", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Algorithms for the Satisfiability (SAT) Problem: A Survey"}, "refd-itemidlist": {"itemid": {"$": "0001788107", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "35"}, "pagerange": {"@first": "19", "@last": "151"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gu", "ce:indexed-name": "Gu J."}, {"@seq": "2", "ce:initials": "P.W.", "@_fa": "true", "ce:surname": "Purdom", "ce:indexed-name": "Purdom P.W."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Franco", "ce:indexed-name": "Franco J."}, {"@seq": "4", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Wah", "ce:indexed-name": "Wah B.W."}]}, "ref-sourcetitle": "DIMACS Series in Discrete Mathematics and Theoretical Computer Science"}}, {"ref-fulltext": "Garey, M.R., Johnson, D.S.: Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman and Company. San Francisco (1979)", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1979"}, "refd-itemidlist": {"itemid": {"$": "0003603813", "@idtype": "SGR"}}, "ref-text": "W.H. Freeman and Company. San Francisco", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Garey", "ce:indexed-name": "Garey M.R."}, {"@seq": "2", "ce:initials": "D.S.", "@_fa": "true", "ce:surname": "Johnson", "ce:indexed-name": "Johnson D.S."}]}, "ref-sourcetitle": "Computers and Intractability: A Guide to the Theory of NP-Completeness"}}, {"ref-fulltext": "Yokoo, M., Suyama, T., Sawada, H.: Solving Satisfiability Problems Using Field Programmable Gate Arrays: First Results. In: Proc. of 2nd Int. Conf. on Principles and Practice of Constraint Programming (1996) 497-509", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "ref-title": {"ref-titletext": "Solving Satisfiability Problems Using Field Programmable Gate Arrays: First Results"}, "refd-itemidlist": {"itemid": {"$": "84957874566", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "497", "@last": "509"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Yokoo", "ce:indexed-name": "Yokoo M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Suyama", "ce:indexed-name": "Suyama T."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Sawada", "ce:indexed-name": "Sawada H."}]}, "ref-sourcetitle": "Proc. of 2nd Int. Conf. on Principles and Practice of Constraint Programming"}}, {"ref-fulltext": "Suyama, T., Yokoo, M., Sawada, H., Nagoya, A.: Solving Satisfiability Problems Using Reconfigurable Computing. IEEE Trans. on VLSI Systems, vol. 9, no. 1 (2001) 109-116", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Solving Satisfiability Problems Using Reconfigurable Computing"}, "refd-itemidlist": {"itemid": {"$": "0035242975", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "1"}, "pagerange": {"@first": "109", "@last": "116"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Suyama", "ce:indexed-name": "Suyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Yokoo", "ce:indexed-name": "Yokoo M."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Sawada", "ce:indexed-name": "Sawada H."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Nagoya", "ce:indexed-name": "Nagoya A."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}, {"ref-fulltext": "Freeman, J.W.: Improvements to Prepositional Satisfiability Search Algorithms. Ph.D. dissertation. Univ. Pennsylvania (1995)", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1995"}, "refd-itemidlist": {"itemid": {"$": "0003872611", "@idtype": "SGR"}}, "ref-text": "Ph.D. dissertation. Univ. Pennsylvania", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Freeman", "ce:indexed-name": "Freeman J.W."}]}, "ref-sourcetitle": "Improvements to Prepositional Satisfiability Search Algorithms"}}, {"ref-fulltext": "DIMACS challenge benchmarks. [Online]. Available: http://www.intellektik.informatik.tu-darmstadt.de/SATLIB/benchm.html", "@id": "7", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.intellektik.informatik.tu-darmstadt.de/SATLIB/benchm.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "35248883495", "@idtype": "SGR"}}, "ref-sourcetitle": "DIMACS Challenge Benchmarks. [Online]"}}, {"ref-fulltext": "Davis, M., Logemann, G., Loveland, D.: A machine program for theorem proving. Communications of the ACM n. 5 (1962) 394-397", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "1962"}, "ref-title": {"ref-titletext": "A machine program for theorem proving"}, "refd-itemidlist": {"itemid": {"$": "84919401135", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "5"}, "pagerange": {"@first": "394", "@last": "397"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis M."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Logemann", "ce:indexed-name": "Logemann G."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Loveland", "ce:indexed-name": "Loveland D."}]}, "ref-sourcetitle": "Communications of the ACM"}}, {"ref-fulltext": "Zhong, P., Martonosi, M., Ashar, P., Malik, S.: Using Configurable Computing to Accelerate Boolean Satisfiability. IEEE Trans. CAD of Integrated Circuits and Systems, vol. 18, n. 6 (1999) 861-868", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Using Configurable Computing to Accelerate Boolean Satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0032671229", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "18", "@issue": "6"}, "pagerange": {"@first": "861", "@last": "868"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "4", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}]}, "ref-sourcetitle": "IEEE Trans. CAD of Integrated Circuits and Systems"}}, {"ref-fulltext": "Zhong, P., Ashar, P., Malik, S., Martonosi, M.: Using reconfigurable computing techniques to accelerate problems in the CAD domain: a case study with Boolean satisfiability. In: Proc. Design Automation Conf. (1998) 194-199", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Using reconfigurable computing techniques to accelerate problems in the CAD domain: A case study with Boolean satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0031624029", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "194", "@last": "199"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}]}, "ref-sourcetitle": "Proc. Design Automation Conf."}}, {"ref-fulltext": "Zhong, P., Martonosi, M., Ashar, P., Malik, S.: Solving Boolean satisfiability with dynamic hardware configurations. In Hartenstein, R.W., Keevallik, A. (eds). Field-Programmable Logic: From FPGAs to Computing Paradigm (1998). Springer-Verlag. 326-235", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Solving Boolean satisfiability with dynamic hardware configurations"}, "refd-itemidlist": {"itemid": {"$": "33846027103", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "326", "@last": "1235"}}, "ref-text": "Hartenstein, R.W., Keevallik, A. (eds). Springer-Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "4", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}]}, "ref-sourcetitle": "Field-Programmable Logic: From FPGAs to Computing Paradigm"}}, {"ref-fulltext": "Zhong, P.: Using Configurable Computing to Accelerate Boolean Satisfiability. Ph.D. dissertation. Department of Electrical Engineering. Princeton University (1999)", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0141977504", "@idtype": "SGR"}}, "ref-text": "Ph.D. dissertation. Department of Electrical Engineering. Princeton University", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}]}, "ref-sourcetitle": "Using Configurable Computing to Accelerate Boolean Satisfiability"}}, {"ref-fulltext": "Silva, L.M., Sakallah, K.A.: GRASP: a search algorithm for prepositional satisfiability. IEEE Trans. Computers, vol. 48, n. 5 (1999) 506-521", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "GRASP: A search algorithm for prepositional satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0032680865", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "506", "@last": "521"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.M.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva L.M."}, {"@seq": "2", "ce:initials": "K.A.", "@_fa": "true", "ce:surname": "Sakallah", "ce:indexed-name": "Sakallah K.A."}]}, "ref-sourcetitle": "IEEE Trans. Computers"}}, {"ref-fulltext": "Abramovici, M., Saab, D.: Satisfiability on Reconfigurable Hardware. In: Proc. 7th. Int. Workshop on Field-Programmable Logic and Applications (1997), 448-456", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Satisfiability on Reconfigurable Hardware"}, "refd-itemidlist": {"itemid": {"$": "84957878228", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "448", "@last": "456"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Saab", "ce:indexed-name": "Saab D."}]}, "ref-sourcetitle": "Proc. 7th. Int. Workshop on Field-Programmable Logic and Applications"}}, {"ref-fulltext": "Abramovici, M., de Sousa, J.T.: A SAT solver using reconfigurable hardware and virtual logic. Journal of Automated Reasoning, vol. 24, n. 1-2 (2000) 5-36", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "A SAT solver using reconfigurable hardware and virtual logic"}, "refd-itemidlist": {"itemid": {"$": "0034140752", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24", "@issue": "1-2"}, "pagerange": {"@first": "5", "@last": "36"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}, {"@seq": "2", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "De Sousa", "ce:indexed-name": "De Sousa J.T."}]}, "ref-sourcetitle": "Journal of Automated Reasoning"}}, {"ref-fulltext": "Platzner, M.: Reconfigurable accelerators for combinatorial problems. IEEE Computer. Apr. (2000) 58-60", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Reconfigurable accelerators for combinatorial problems"}, "refd-itemidlist": {"itemid": {"$": "0034174021", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "58", "@last": "60"}}, "ref-text": "Apr.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "IEEE Computer"}}, {"ref-fulltext": "Platzner, M., De Micheli, G.: Acceleration of satisfiability algorithms by reconfigurable hardware. In: Hartenstein, R.W., Keevallik, A. (eds.) Field-Programmable Logic: From FPGAs to Computing Paradigm. Springer-Verlag (1998) 69-78", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Acceleration of satisfiability algorithms by reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "65849432527", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "69", "@last": "78"}}, "ref-text": "Hartenstein, R.W., Keevallik, A. (eds.) Springer-Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "De Micheli", "ce:indexed-name": "De Micheli G."}]}, "ref-sourcetitle": "Field-Programmable Logic: From FPGAs to Computing Paradigm"}}, {"ref-fulltext": "Boyd, M., Larrabee, T.: ELVIS - a scalable, loadable custom programmable logic device for solving Boolean satisfiability problems. In: Proc. 8thIEEE Int. Symp. on Field-Programmable Custom Computing Machines - FCCM (2000)", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "ELVIS - A scalable, loadable custom programmable logic device for solving Boolean satisfiability problems"}, "refd-itemidlist": {"itemid": {"$": "0006534010", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Boyd", "ce:indexed-name": "Boyd M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Larrabee", "ce:indexed-name": "Larrabee T."}]}, "ref-sourcetitle": "Proc. 8thIEEE Int. Symp. on Field-Programmable Custom Computing Machines - FCCM"}}, {"ref-fulltext": "de Sousa, J., Marques-Silva, J.P., Abramovici, M.: A configware/software approach to SAT solving\". In: Proc. of 9thIEEE Int. Symp. on Field-Programmable Custom Computing Machines (2001)", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "A configware/software approach to SAT solving"}, "refd-itemidlist": {"itemid": {"$": "33748911127", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "De Sousa", "ce:indexed-name": "De Sousa J."}, {"@seq": "2", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "Marques-Silva", "ce:indexed-name": "Marques-Silva J.P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}]}, "ref-sourcetitle": "Proc. of 9thIEEE Int. Symp. on Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "Reis, N.A., de Sousa, J.T.: On Implementing a Configware/Software SAT Solver. In: Proc. of 10thIEEE Int. Symp. Field-Programmable Custom Computing Machines (2002) 282-283", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "On Implementing a Configware/Software SAT Solver"}, "refd-itemidlist": {"itemid": {"$": "8744279866", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "282", "@last": "283"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.A.", "@_fa": "true", "ce:surname": "Reis", "ce:indexed-name": "Reis N.A."}, {"@seq": "2", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "De Sousa", "ce:indexed-name": "De Sousa J.T."}]}, "ref-sourcetitle": "Proc. of 10thIEEE Int. Symp. Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "Skliarova, I., Ferrari, A.B.: A SAT Solver Using Software and Reconfigurable Hardware. In: Proc. of the Design, Automation and Test in Europe Conference (2002) 1094", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "A SAT Solver Using Software and Reconfigurable Hardware"}, "refd-itemidlist": {"itemid": {"$": "0141977506", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1094"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. of the Design, Automation and Test in Europe Conference"}}, {"ref-fulltext": "Skliarova, I., Ferrari, A.B.: A hardware/software approach to accelerate Boolean satisfiability. In: Proc. of IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop (2002) 270-277", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "A hardware/software approach to accelerate Boolean satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0141942847", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "270", "@last": "277"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. of IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop"}}, {"ref-fulltext": "Simon, L., Le Berre, D., Hirsch, E.: The SAT2002 Competition. Technical Report (preliminary draft) [Online]. Available: http://www.satlive.org/SATCompetition/ onlinereport.pdf (2002)", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-website": {"ce:e-address": {"$": "http://www.satlive.org/SATCompetition/onlinereport.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "35048899075", "@idtype": "SGR"}}, "ref-text": "Technical Report (preliminary draft) [Online]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Simon", "ce:indexed-name": "Simon L."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Le Berre", "ce:indexed-name": "Le Berre D."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Hirsch", "ce:indexed-name": "Hirsch E."}]}, "ref-sourcetitle": "The SAT2002 Competition"}}, {"ref-fulltext": "Moskewicz, M.W., Madigan, C.F., Zhao, Y., Zhang, L., Malik, S.: Chaff: Engineering an Efficient SAT Solver. In: Proc. of the 38thDesign Automation Conference (2001) 530-535", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Chaff: Engineering an Efficient SAT Solver"}, "refd-itemidlist": {"itemid": {"$": "0034852165", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "530", "@last": "535"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.W.", "@_fa": "true", "ce:surname": "Moskewicz", "ce:indexed-name": "Moskewicz M.W."}, {"@seq": "2", "ce:initials": "C.F.", "@_fa": "true", "ce:surname": "Madigan", "ce:indexed-name": "Madigan C.F."}, {"@seq": "3", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Zhao", "ce:indexed-name": "Zhao Y."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}, {"@seq": "5", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}]}, "ref-sourcetitle": "Proc. of the 38thDesign Automation Conference"}}, {"ref-fulltext": "Goldberg, E., Novikov, Y.: BerkMin: a Fast and Robust SAT-solver. In: Proc. Design, Automation and Test in Europe Conference (2002) 142-149", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "BerkMin: A Fast and Robust SAT-solver"}, "refd-itemidlist": {"itemid": {"$": "84893808653", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "142", "@last": "149"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Goldberg", "ce:indexed-name": "Goldberg E."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Novikov", "ce:indexed-name": "Novikov Y."}]}, "ref-sourcetitle": "Proc. Design, Automation and Test in Europe Conference"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-35248848429", "dc:description": "By adapting to computations that are not so well supported by general-purpose processors, reconfigurable systems achieve significant increases in performance. Such computational systems use high-capacity programmable logic devices and are based on processing units customized to the requirements of a particular application. A great deal of research effort in this area is aimed at accelerating the solution of combinatorial optimization problems. Special attention was given to the Boolean satisfiability (SAT) problem resulting in a considerable number of different architectures being proposed. This paper presents the state-of-the-art in reconfigurable hardware SAT satisfiers. The analysis of existing systems has been performed according to such criteria as reconfiguration modes, the execution model, the programming model, etc. \u00a9 Springer-Verlag Berlin Heidelberg 2003.", "prism:coverDate": "2003-01-01", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/35248848429", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/35248848429"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=35248848429&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=35248848429&origin=inward"}], "prism:isbn": [{"$": "3540408223"}, {"$": "9783540408222"}], "source-id": "25674", "citedby-count": "6", "prism:volume": "2778", "subtype": "re", "dc:title": "Reconfigurable hardware SAT solvers: A survey of systems", "openaccess": "0", "prism:issn": "16113349 03029743", "subtypeDescription": "Review", "prism:publicationName": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "prism:pageRange": "468-477", "prism:endingPage": "477", "openaccessFlag": "false", "prism:doi": "10.1007/978-3-540-45234-8_46", "prism:startingPage": "468", "dc:identifier": "SCOPUS_ID:35248848429", "dc:publisher": "Springer Verlag"}, "idxterms": {"mainterm": [{"$": "Boolean satisfiability", "@weight": "b", "@candidate": "n"}, {"$": "Combinatorial optimization problems", "@weight": "b", "@candidate": "n"}, {"$": "Computational system", "@weight": "b", "@candidate": "n"}, {"$": "General purpose processors", "@weight": "b", "@candidate": "n"}, {"$": "Programmable logic device", "@weight": "b", "@candidate": "n"}, {"$": "Programming models", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable systems", "@weight": "b", "@candidate": "n"}, {"$": "Research efforts", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Ant\u00f3nio B.", "preferred-name": {"ce:given-name": "Ant\u00f3nio B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}, "@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Ferrari", "@auid": "55188033900", "author-url": "https://api.elsevier.com/content/author/author_id/55188033900", "ce:indexed-name": "Ferrari A.B."}]}}