#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 23 17:31:13 2021
# Process ID: 12260
# Current directory: C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24088 C:\Users\egeme\Digital-electronics-1\Labs\06-display_driver\display_driver\display_driver.xpr
# Log file: C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/vivado.log
# Journal file: C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 923.660 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sim_1/new/tb_driver_7seg_4digits.vhd w ]
add_files -fileset sim_1 C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sim_1/new/tb_driver_7seg_4digits.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
ERROR: [VRFC 10-8350] formal port 'dig_o' of mode 'out' cannot be associated with actual port 'an' of mode 'in' [C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:55]
ERROR: [VRFC 10-3030] 'an' with mode 'in' cannot be updated [C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:55]
ERROR: [VRFC 10-8350] formal port 'dig_o' of mode 'out' cannot be associated with actual port 'an' of mode 'in' [C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:56]
ERROR: [VRFC 10-3030] 'an' with mode 'in' cannot be updated [C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:56]
ERROR: [VRFC 10-8350] formal port 'dig_o' of mode 'out' cannot be associated with actual port 'an' of mode 'in' [C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:57]
ERROR: [VRFC 10-3030] 'an' with mode 'in' cannot be updated [C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:57]
ERROR: [VRFC 10-8350] formal port 'dig_o' of mode 'out' cannot be associated with actual port 'an' of mode 'in' [C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:58]
ERROR: [VRFC 10-3030] 'an' with mode 'in' cannot be updated [C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:58]
ERROR: [VRFC 10-3208] cannot update 'in' object 'an' [C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:63]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:19]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 923.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/egeme/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 923.660 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
