
Collision.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aee4  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c3c  0800b0a8  0800b0a8  0001b0a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bce4  0800bce4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bce4  0800bce4  0001bce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcec  0800bcec  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcec  0800bcec  0001bcec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bcf0  0800bcf0  0001bcf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800bcf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  200001e0  0800bed4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002f4  0800bed4  000202f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e9f  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025a1  00000000  00000000  000330af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e18  00000000  00000000  00035650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d00  00000000  00000000  00036468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003cb0  00000000  00000000  00037168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010096  00000000  00000000  0003ae18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101bb0  00000000  00000000  0004aeae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014ca5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000505c  00000000  00000000  0014cab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b08c 	.word	0x0800b08c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	0800b08c 	.word	0x0800b08c

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f000 b9a4 	b.w	8001018 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468c      	mov	ip, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f040 8083 	bne.w	8000e6a <__udivmoddi4+0x116>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d947      	bls.n	8000dfa <__udivmoddi4+0xa6>
 8000d6a:	fab2 f282 	clz	r2, r2
 8000d6e:	b142      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	f1c2 0020 	rsb	r0, r2, #32
 8000d74:	fa24 f000 	lsr.w	r0, r4, r0
 8000d78:	4091      	lsls	r1, r2
 8000d7a:	4097      	lsls	r7, r2
 8000d7c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d80:	4094      	lsls	r4, r2
 8000d82:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d86:	0c23      	lsrs	r3, r4, #16
 8000d88:	fbbc f6f8 	udiv	r6, ip, r8
 8000d8c:	fa1f fe87 	uxth.w	lr, r7
 8000d90:	fb08 c116 	mls	r1, r8, r6, ip
 8000d94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d98:	fb06 f10e 	mul.w	r1, r6, lr
 8000d9c:	4299      	cmp	r1, r3
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x60>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000da6:	f080 8119 	bcs.w	8000fdc <__udivmoddi4+0x288>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 8116 	bls.w	8000fdc <__udivmoddi4+0x288>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dbc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d909      	bls.n	8000de0 <__udivmoddi4+0x8c>
 8000dcc:	193c      	adds	r4, r7, r4
 8000dce:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dd2:	f080 8105 	bcs.w	8000fe0 <__udivmoddi4+0x28c>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f240 8102 	bls.w	8000fe0 <__udivmoddi4+0x28c>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	443c      	add	r4, r7
 8000de0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de4:	eba4 040e 	sub.w	r4, r4, lr
 8000de8:	2600      	movs	r6, #0
 8000dea:	b11d      	cbz	r5, 8000df4 <__udivmoddi4+0xa0>
 8000dec:	40d4      	lsrs	r4, r2
 8000dee:	2300      	movs	r3, #0
 8000df0:	e9c5 4300 	strd	r4, r3, [r5]
 8000df4:	4631      	mov	r1, r6
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	b902      	cbnz	r2, 8000dfe <__udivmoddi4+0xaa>
 8000dfc:	deff      	udf	#255	; 0xff
 8000dfe:	fab2 f282 	clz	r2, r2
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	d150      	bne.n	8000ea8 <__udivmoddi4+0x154>
 8000e06:	1bcb      	subs	r3, r1, r7
 8000e08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0c:	fa1f f887 	uxth.w	r8, r7
 8000e10:	2601      	movs	r6, #1
 8000e12:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e16:	0c21      	lsrs	r1, r4, #16
 8000e18:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e20:	fb08 f30c 	mul.w	r3, r8, ip
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d907      	bls.n	8000e38 <__udivmoddi4+0xe4>
 8000e28:	1879      	adds	r1, r7, r1
 8000e2a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0xe2>
 8000e30:	428b      	cmp	r3, r1
 8000e32:	f200 80e9 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e36:	4684      	mov	ip, r0
 8000e38:	1ac9      	subs	r1, r1, r3
 8000e3a:	b2a3      	uxth	r3, r4
 8000e3c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e40:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e44:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e48:	fb08 f800 	mul.w	r8, r8, r0
 8000e4c:	45a0      	cmp	r8, r4
 8000e4e:	d907      	bls.n	8000e60 <__udivmoddi4+0x10c>
 8000e50:	193c      	adds	r4, r7, r4
 8000e52:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x10a>
 8000e58:	45a0      	cmp	r8, r4
 8000e5a:	f200 80d9 	bhi.w	8001010 <__udivmoddi4+0x2bc>
 8000e5e:	4618      	mov	r0, r3
 8000e60:	eba4 0408 	sub.w	r4, r4, r8
 8000e64:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e68:	e7bf      	b.n	8000dea <__udivmoddi4+0x96>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d909      	bls.n	8000e82 <__udivmoddi4+0x12e>
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	f000 80b1 	beq.w	8000fd6 <__udivmoddi4+0x282>
 8000e74:	2600      	movs	r6, #0
 8000e76:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	fab3 f683 	clz	r6, r3
 8000e86:	2e00      	cmp	r6, #0
 8000e88:	d14a      	bne.n	8000f20 <__udivmoddi4+0x1cc>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d302      	bcc.n	8000e94 <__udivmoddi4+0x140>
 8000e8e:	4282      	cmp	r2, r0
 8000e90:	f200 80b8 	bhi.w	8001004 <__udivmoddi4+0x2b0>
 8000e94:	1a84      	subs	r4, r0, r2
 8000e96:	eb61 0103 	sbc.w	r1, r1, r3
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	468c      	mov	ip, r1
 8000e9e:	2d00      	cmp	r5, #0
 8000ea0:	d0a8      	beq.n	8000df4 <__udivmoddi4+0xa0>
 8000ea2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ea6:	e7a5      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f603 	lsr.w	r6, r0, r3
 8000eb0:	4097      	lsls	r7, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eba:	40d9      	lsrs	r1, r3
 8000ebc:	4330      	orrs	r0, r6
 8000ebe:	0c03      	lsrs	r3, r0, #16
 8000ec0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ec4:	fa1f f887 	uxth.w	r8, r7
 8000ec8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ecc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ed0:	fb06 f108 	mul.w	r1, r6, r8
 8000ed4:	4299      	cmp	r1, r3
 8000ed6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eda:	d909      	bls.n	8000ef0 <__udivmoddi4+0x19c>
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000ee2:	f080 808d 	bcs.w	8001000 <__udivmoddi4+0x2ac>
 8000ee6:	4299      	cmp	r1, r3
 8000ee8:	f240 808a 	bls.w	8001000 <__udivmoddi4+0x2ac>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	443b      	add	r3, r7
 8000ef0:	1a5b      	subs	r3, r3, r1
 8000ef2:	b281      	uxth	r1, r0
 8000ef4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f00:	fb00 f308 	mul.w	r3, r0, r8
 8000f04:	428b      	cmp	r3, r1
 8000f06:	d907      	bls.n	8000f18 <__udivmoddi4+0x1c4>
 8000f08:	1879      	adds	r1, r7, r1
 8000f0a:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f0e:	d273      	bcs.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f10:	428b      	cmp	r3, r1
 8000f12:	d971      	bls.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4439      	add	r1, r7
 8000f18:	1acb      	subs	r3, r1, r3
 8000f1a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f1e:	e778      	b.n	8000e12 <__udivmoddi4+0xbe>
 8000f20:	f1c6 0c20 	rsb	ip, r6, #32
 8000f24:	fa03 f406 	lsl.w	r4, r3, r6
 8000f28:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f2c:	431c      	orrs	r4, r3
 8000f2e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f32:	fa01 f306 	lsl.w	r3, r1, r6
 8000f36:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f3a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f3e:	431f      	orrs	r7, r3
 8000f40:	0c3b      	lsrs	r3, r7, #16
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fa1f f884 	uxth.w	r8, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f52:	fb09 fa08 	mul.w	sl, r9, r8
 8000f56:	458a      	cmp	sl, r1
 8000f58:	fa02 f206 	lsl.w	r2, r2, r6
 8000f5c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x220>
 8000f62:	1861      	adds	r1, r4, r1
 8000f64:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f68:	d248      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6a:	458a      	cmp	sl, r1
 8000f6c:	d946      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f72:	4421      	add	r1, r4
 8000f74:	eba1 010a 	sub.w	r1, r1, sl
 8000f78:	b2bf      	uxth	r7, r7
 8000f7a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f7e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f82:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f86:	fb00 f808 	mul.w	r8, r0, r8
 8000f8a:	45b8      	cmp	r8, r7
 8000f8c:	d907      	bls.n	8000f9e <__udivmoddi4+0x24a>
 8000f8e:	19e7      	adds	r7, r4, r7
 8000f90:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f94:	d22e      	bcs.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f96:	45b8      	cmp	r8, r7
 8000f98:	d92c      	bls.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	4427      	add	r7, r4
 8000f9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa2:	eba7 0708 	sub.w	r7, r7, r8
 8000fa6:	fba0 8902 	umull	r8, r9, r0, r2
 8000faa:	454f      	cmp	r7, r9
 8000fac:	46c6      	mov	lr, r8
 8000fae:	4649      	mov	r1, r9
 8000fb0:	d31a      	bcc.n	8000fe8 <__udivmoddi4+0x294>
 8000fb2:	d017      	beq.n	8000fe4 <__udivmoddi4+0x290>
 8000fb4:	b15d      	cbz	r5, 8000fce <__udivmoddi4+0x27a>
 8000fb6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fba:	eb67 0701 	sbc.w	r7, r7, r1
 8000fbe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fc2:	40f2      	lsrs	r2, r6
 8000fc4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fc8:	40f7      	lsrs	r7, r6
 8000fca:	e9c5 2700 	strd	r2, r7, [r5]
 8000fce:	2600      	movs	r6, #0
 8000fd0:	4631      	mov	r1, r6
 8000fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e70b      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e9      	b.n	8000db4 <__udivmoddi4+0x60>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6fd      	b.n	8000de0 <__udivmoddi4+0x8c>
 8000fe4:	4543      	cmp	r3, r8
 8000fe6:	d2e5      	bcs.n	8000fb4 <__udivmoddi4+0x260>
 8000fe8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fec:	eb69 0104 	sbc.w	r1, r9, r4
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7df      	b.n	8000fb4 <__udivmoddi4+0x260>
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e7d2      	b.n	8000f9e <__udivmoddi4+0x24a>
 8000ff8:	4660      	mov	r0, ip
 8000ffa:	e78d      	b.n	8000f18 <__udivmoddi4+0x1c4>
 8000ffc:	4681      	mov	r9, r0
 8000ffe:	e7b9      	b.n	8000f74 <__udivmoddi4+0x220>
 8001000:	4666      	mov	r6, ip
 8001002:	e775      	b.n	8000ef0 <__udivmoddi4+0x19c>
 8001004:	4630      	mov	r0, r6
 8001006:	e74a      	b.n	8000e9e <__udivmoddi4+0x14a>
 8001008:	f1ac 0c02 	sub.w	ip, ip, #2
 800100c:	4439      	add	r1, r7
 800100e:	e713      	b.n	8000e38 <__udivmoddi4+0xe4>
 8001010:	3802      	subs	r0, #2
 8001012:	443c      	add	r4, r7
 8001014:	e724      	b.n	8000e60 <__udivmoddi4+0x10c>
 8001016:	bf00      	nop

08001018 <__aeabi_idiv0>:
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <config_gpio>:
//enum IO { IN, OUT };

// direction 1 (input), direction 0, output
// Configure the gpio to be either In or out (as well as enabling the clock if not already enabled).
void config_gpio( const char port, const int pin_num, const enum IO direction )
    {
 800101c:	b580      	push	{r7, lr}
 800101e:	b088      	sub	sp, #32
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	6039      	str	r1, [r7, #0]
 8001026:	71fb      	strb	r3, [r7, #7]
 8001028:	4613      	mov	r3, r2
 800102a:	71bb      	strb	r3, [r7, #6]
    // Invariants
    assert( port >= 'A' && port <= 'F' ); 
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	2b40      	cmp	r3, #64	; 0x40
 8001030:	d902      	bls.n	8001038 <config_gpio+0x1c>
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	2b46      	cmp	r3, #70	; 0x46
 8001036:	d905      	bls.n	8001044 <config_gpio+0x28>
 8001038:	4b2c      	ldr	r3, [pc, #176]	; (80010ec <config_gpio+0xd0>)
 800103a:	4a2d      	ldr	r2, [pc, #180]	; (80010f0 <config_gpio+0xd4>)
 800103c:	211c      	movs	r1, #28
 800103e:	482d      	ldr	r0, [pc, #180]	; (80010f4 <config_gpio+0xd8>)
 8001040:	f005 fb32 	bl	80066a8 <__assert_func>
    assert( pin_num >= 0 && pin_num <= 15 );
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	db02      	blt.n	8001050 <config_gpio+0x34>
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	2b0f      	cmp	r3, #15
 800104e:	dd05      	ble.n	800105c <config_gpio+0x40>
 8001050:	4b29      	ldr	r3, [pc, #164]	; (80010f8 <config_gpio+0xdc>)
 8001052:	4a27      	ldr	r2, [pc, #156]	; (80010f0 <config_gpio+0xd4>)
 8001054:	211d      	movs	r1, #29
 8001056:	4827      	ldr	r0, [pc, #156]	; (80010f4 <config_gpio+0xd8>)
 8001058:	f005 fb26 	bl	80066a8 <__assert_func>
    assert( direction == IN || direction == OUT );
 800105c:	79bb      	ldrb	r3, [r7, #6]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d008      	beq.n	8001074 <config_gpio+0x58>
 8001062:	79bb      	ldrb	r3, [r7, #6]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d005      	beq.n	8001074 <config_gpio+0x58>
 8001068:	4b24      	ldr	r3, [pc, #144]	; (80010fc <config_gpio+0xe0>)
 800106a:	4a21      	ldr	r2, [pc, #132]	; (80010f0 <config_gpio+0xd4>)
 800106c:	211e      	movs	r1, #30
 800106e:	4821      	ldr	r0, [pc, #132]	; (80010f4 <config_gpio+0xd8>)
 8001070:	f005 fb1a 	bl	80066a8 <__assert_func>

    // Port index: A == 0, B == 1, etc.
    const uint32_t port_idx = port - 'A';
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	3b41      	subs	r3, #65	; 0x41
 8001078:	61fb      	str	r3, [r7, #28]

    // Ensure that rcc_ahb2 for the port is enabled
    uint32_t * const rcc_ahb2enr = ( uint32_t * )( RCC_ADDR + RCC_AHB2ENR_OFFSET );
 800107a:	4b21      	ldr	r3, [pc, #132]	; (8001100 <config_gpio+0xe4>)
 800107c:	61bb      	str	r3, [r7, #24]
    *rcc_ahb2enr |= ( uint32_t ) ( 1 << port_idx ); // Shift one into the index of the port (turning on the clock if not already on).
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2101      	movs	r1, #1
 8001084:	69fa      	ldr	r2, [r7, #28]
 8001086:	fa01 f202 	lsl.w	r2, r1, r2
 800108a:	431a      	orrs	r2, r3
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	601a      	str	r2, [r3, #0]

    // Port address differ by 0x400 bytes
    const uint32_t port_offset = ( uint32_t )port_idx * 0x400;
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	029b      	lsls	r3, r3, #10
 8001094:	617b      	str	r3, [r7, #20]

    uint32_t io_mode = direction == IN ? 0b00 : 0b01;
 8001096:	79bb      	ldrb	r3, [r7, #6]
 8001098:	2b00      	cmp	r3, #0
 800109a:	bf14      	ite	ne
 800109c:	2301      	movne	r3, #1
 800109e:	2300      	moveq	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	613b      	str	r3, [r7, #16]
    uint32_t mask = 0b11;
 80010a4:	2303      	movs	r3, #3
 80010a6:	60fb      	str	r3, [r7, #12]

    // Shift to the pin_num's relevant bits9 (in moder register).
    io_mode <<= ( pin_num << 1 ); // Shift by 2*pin_num
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	613b      	str	r3, [r7, #16]
    mask    <<= ( pin_num << 1 );
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	68fa      	ldr	r2, [r7, #12]
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	60fb      	str	r3, [r7, #12]

    uint32_t * const gpio_moder = (uint32_t * )( GPIO_ADDR_BASE + port_offset + GPIO_MODER_OFFSET );
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	f103 4390 	add.w	r3, r3, #1207959552	; 0x48000000
 80010c6:	60bb      	str	r3, [r7, #8]

    *gpio_moder &= ~mask; // Clear the mode bits
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	43db      	mvns	r3, r3
 80010d0:	401a      	ands	r2, r3
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	601a      	str	r2, [r3, #0]
    *gpio_moder |=  io_mode; // Write to it
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	431a      	orrs	r2, r3
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	601a      	str	r2, [r3, #0]
    } // end config_gpio( )
 80010e2:	bf00      	nop
 80010e4:	3720      	adds	r7, #32
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	0800b0a8 	.word	0x0800b0a8
 80010f0:	0800b790 	.word	0x0800b790
 80010f4:	0800b0c4 	.word	0x0800b0c4
 80010f8:	0800b0dc 	.word	0x0800b0dc
 80010fc:	0800b0fc 	.word	0x0800b0fc
 8001100:	4002104c 	.word	0x4002104c

08001104 <read_gpio_state>:

enum GPIO_MODE read_gpio_state( const char port, const int pin_num )
    {
 8001104:	b580      	push	{r7, lr}
 8001106:	b088      	sub	sp, #32
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	6039      	str	r1, [r7, #0]
 800110e:	71fb      	strb	r3, [r7, #7]
    // Invariants
    assert( port >= 'A' && port <= 'F' ); 
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	2b40      	cmp	r3, #64	; 0x40
 8001114:	d902      	bls.n	800111c <read_gpio_state+0x18>
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2b46      	cmp	r3, #70	; 0x46
 800111a:	d905      	bls.n	8001128 <read_gpio_state+0x24>
 800111c:	4b19      	ldr	r3, [pc, #100]	; (8001184 <read_gpio_state+0x80>)
 800111e:	4a1a      	ldr	r2, [pc, #104]	; (8001188 <read_gpio_state+0x84>)
 8001120:	213a      	movs	r1, #58	; 0x3a
 8001122:	481a      	ldr	r0, [pc, #104]	; (800118c <read_gpio_state+0x88>)
 8001124:	f005 fac0 	bl	80066a8 <__assert_func>
    assert( pin_num >= 0 && pin_num <= 15 );
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	2b00      	cmp	r3, #0
 800112c:	db02      	blt.n	8001134 <read_gpio_state+0x30>
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	2b0f      	cmp	r3, #15
 8001132:	dd05      	ble.n	8001140 <read_gpio_state+0x3c>
 8001134:	4b16      	ldr	r3, [pc, #88]	; (8001190 <read_gpio_state+0x8c>)
 8001136:	4a14      	ldr	r2, [pc, #80]	; (8001188 <read_gpio_state+0x84>)
 8001138:	213b      	movs	r1, #59	; 0x3b
 800113a:	4814      	ldr	r0, [pc, #80]	; (800118c <read_gpio_state+0x88>)
 800113c:	f005 fab4 	bl	80066a8 <__assert_func>

    // Port index: A == 0, B == 1, etc.
    const uint32_t port_idx = port - 'A';
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	3b41      	subs	r3, #65	; 0x41
 8001144:	61fb      	str	r3, [r7, #28]

    // Port address differ by 0x400 bytes
    const uint32_t port_offset = ( uint32_t )port_idx * 0x400;
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	029b      	lsls	r3, r3, #10
 800114a:	61bb      	str	r3, [r7, #24]
    uint32_t const * const gpio_moder = (uint32_t * )( GPIO_ADDR_BASE + port_offset + GPIO_MODER_OFFSET );
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	f103 4390 	add.w	r3, r3, #1207959552	; 0x48000000
 8001152:	617b      	str	r3, [r7, #20]
    const uint32_t mask = 0b11 << ( pin_num << 1 );
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	2203      	movs	r2, #3
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	613b      	str	r3, [r7, #16]

    uint32_t io_mode;
    // Obtain the io_mode
    io_mode = *gpio_moder & mask;
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	4013      	ands	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
    io_mode >>= ( pin_num << 1 ); // Shift down to the LSBs.
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	fa22 f303 	lsr.w	r3, r2, r3
 8001174:	60fb      	str	r3, [r7, #12]

    return (enum GPIO_MODE)io_mode;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	b2db      	uxtb	r3, r3
    } // end read_gpio_state( )
 800117a:	4618      	mov	r0, r3
 800117c:	3720      	adds	r7, #32
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	0800b0a8 	.word	0x0800b0a8
 8001188:	0800b79c 	.word	0x0800b79c
 800118c:	0800b0c4 	.word	0x0800b0c4
 8001190:	0800b0dc 	.word	0x0800b0dc

08001194 <set_pin_mode>:
    {
    return read_gpio_state( gpio->port, gpio->pin_num );
    } // end read_gpio_t_state( )

void set_pin_mode( struct GPIO * const gpio, const enum IO direction )
    {
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	70fb      	strb	r3, [r7, #3]
    gpio->pin_mode = direction == IN ? GPIO_INPUT : GPIO_OUTPUT;
 80011a0:	78fb      	ldrb	r3, [r7, #3]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	bf14      	ite	ne
 80011a6:	2301      	movne	r3, #1
 80011a8:	2300      	moveq	r3, #0
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	461a      	mov	r2, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	701a      	strb	r2, [r3, #0]
    config_gpio( gpio->port, gpio->pin_num, direction );
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	7858      	ldrb	r0, [r3, #1]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	789b      	ldrb	r3, [r3, #2]
 80011ba:	4619      	mov	r1, r3
 80011bc:	78fb      	ldrb	r3, [r7, #3]
 80011be:	461a      	mov	r2, r3
 80011c0:	f7ff ff2c 	bl	800101c <config_gpio>
    } // end set_pin_mode( )
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <write_gpio>:

void write_gpio( const char port, const int pin_num, const GPIO_PinState bit_of )
    {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	71fb      	strb	r3, [r7, #7]
 80011d8:	4613      	mov	r3, r2
 80011da:	71bb      	strb	r3, [r7, #6]
    assert( read_gpio_state( port, pin_num ) == GPIO_OUTPUT ); // Ensures that this is an output pin.
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	6839      	ldr	r1, [r7, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff ff8f 	bl	8001104 <read_gpio_state>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d005      	beq.n	80011f8 <write_gpio+0x2c>
 80011ec:	4b14      	ldr	r3, [pc, #80]	; (8001240 <write_gpio+0x74>)
 80011ee:	4a15      	ldr	r2, [pc, #84]	; (8001244 <write_gpio+0x78>)
 80011f0:	215a      	movs	r1, #90	; 0x5a
 80011f2:	4815      	ldr	r0, [pc, #84]	; (8001248 <write_gpio+0x7c>)
 80011f4:	f005 fa58 	bl	80066a8 <__assert_func>
    const uint32_t port_off = (uint32_t ) ( port - 'A' ) * 0x400;
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	3b41      	subs	r3, #65	; 0x41
 80011fc:	029b      	lsls	r3, r3, #10
 80011fe:	617b      	str	r3, [r7, #20]
    uint32_t const * const gpio_start_addr =(uint32_t * )( GPIO_ADDR_BASE + port_off );
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	f103 4390 	add.w	r3, r3, #1207959552	; 0x48000000
 8001206:	613b      	str	r3, [r7, #16]
    const uint32_t mask = 1 << pin_num;
 8001208:	2201      	movs	r2, #1
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	60fb      	str	r3, [r7, #12]

    uint32_t * const gpio_odr = ( uint32_t * ) ( gpio_start_addr + GPIO_ODR_OFFSET );
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	3350      	adds	r3, #80	; 0x50
 8001216:	60bb      	str	r3, [r7, #8]

    *gpio_odr &= ~mask; // Clear pin_numTH bit.
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	43db      	mvns	r3, r3
 8001220:	401a      	ands	r2, r3
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	601a      	str	r2, [r3, #0]
    *gpio_odr |= bit_of << pin_num;
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	79b9      	ldrb	r1, [r7, #6]
 800122c:	683a      	ldr	r2, [r7, #0]
 800122e:	fa01 f202 	lsl.w	r2, r1, r2
 8001232:	431a      	orrs	r2, r3
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	601a      	str	r2, [r3, #0]
    } // end write_gpio( )
 8001238:	bf00      	nop
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	0800b120 	.word	0x0800b120
 8001244:	0800b7ac 	.word	0x0800b7ac
 8001248:	0800b0c4 	.word	0x0800b0c4

0800124c <write_gpio_t>:

    return ( GPIO_PinState ) r_bit;
    } // end read_gpio( )

void write_gpio_t( struct GPIO * const gpio, const GPIO_PinState bit_of )
    {
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	460b      	mov	r3, r1
 8001256:	70fb      	strb	r3, [r7, #3]
    write_gpio( gpio->port, gpio->pin_num, bit_of );
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	7858      	ldrb	r0, [r3, #1]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	789b      	ldrb	r3, [r3, #2]
 8001260:	4619      	mov	r1, r3
 8001262:	78fb      	ldrb	r3, [r7, #3]
 8001264:	461a      	mov	r2, r3
 8001266:	f7ff ffb1 	bl	80011cc <write_gpio>
    } // end write_gpio_t( )
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <bio_sensor_init>:
//                                 SparkFun_Bio_Sensor Member Function Definitions
//
//------------------------------------------------------------------------------------------------

void bio_sensor_init( struct SparkFun_Bio_Sensor * const bio_ssor, I2C_HandleTypeDef * const i2c_h, const uint8_t addr, const GPIO_t rst_pin, const GPIO_t mfio_pin, const uint8_t sample_rate, const uint8_t user_sel_mode )
    {
 8001272:	b580      	push	{r7, lr}
 8001274:	b084      	sub	sp, #16
 8001276:	af00      	add	r7, sp, #0
 8001278:	60f8      	str	r0, [r7, #12]
 800127a:	60b9      	str	r1, [r7, #8]
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	4613      	mov	r3, r2
 8001280:	71fb      	strb	r3, [r7, #7]
    bio_ssor->_reset_pin = rst_pin;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	3304      	adds	r3, #4
 8001286:	463a      	mov	r2, r7
 8001288:	6812      	ldr	r2, [r2, #0]
 800128a:	4611      	mov	r1, r2
 800128c:	8019      	strh	r1, [r3, #0]
 800128e:	3302      	adds	r3, #2
 8001290:	0c12      	lsrs	r2, r2, #16
 8001292:	701a      	strb	r2, [r3, #0]
    bio_ssor->_mfio_pin = mfio_pin;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	3307      	adds	r3, #7
 8001298:	f107 0218 	add.w	r2, r7, #24
 800129c:	8811      	ldrh	r1, [r2, #0]
 800129e:	7892      	ldrb	r2, [r2, #2]
 80012a0:	8019      	strh	r1, [r3, #0]
 80012a2:	709a      	strb	r2, [r3, #2]
    bio_ssor->_addr = addr;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	79fa      	ldrb	r2, [r7, #7]
 80012a8:	729a      	strb	r2, [r3, #10]
    bio_ssor->_sampleRate = sample_rate;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	7f3a      	ldrb	r2, [r7, #28]
 80012ae:	731a      	strb	r2, [r3, #12]
    bio_ssor->_userSelectedMode = user_sel_mode;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80012b6:	72da      	strb	r2, [r3, #11]
    bio_ssor->_i2c_h = i2c_h;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	68ba      	ldr	r2, [r7, #8]
 80012bc:	601a      	str	r2, [r3, #0]
    switch( user_sel_mode )
 80012be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d005      	beq.n	80012d2 <bio_sensor_init+0x60>
 80012c6:	2b08      	cmp	r3, #8
 80012c8:	d005      	beq.n	80012d6 <bio_sensor_init+0x64>
        break;
    case( APP_MODE ):
        // Call function...
        break;
    default:
        bio_ssor->_userSelectedMode = DISABLE; // Disable the sensor (erronous to use any functions)
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	2200      	movs	r2, #0
 80012ce:	72da      	strb	r2, [r3, #11]
        break;
 80012d0:	e002      	b.n	80012d8 <bio_sensor_init+0x66>
        break;
 80012d2:	bf00      	nop
 80012d4:	e000      	b.n	80012d8 <bio_sensor_init+0x66>
        break;
 80012d6:	bf00      	nop
    } // end switch

    // Begin with mfio_pin and rst_pin in output mode.
    set_pin_mode( &( bio_ssor->_reset_pin ), OUT );
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	3304      	adds	r3, #4
 80012dc:	2101      	movs	r1, #1
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff ff58 	bl	8001194 <set_pin_mode>
    set_pin_mode( &( bio_ssor->_mfio_pin ),  OUT );
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	3307      	adds	r3, #7
 80012e8:	2101      	movs	r1, #1
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff ff52 	bl	8001194 <set_pin_mode>
    return;
 80012f0:	bf00      	nop
    } // end bio_sensor_init( )
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <enter_app_mode>:
    // in reset for 10ms. After 50 addtional ms have elapsed the board should be
    // in application mode and will return two bytes, the first 0x00 is a
    // successful communcation byte, followed by 0x00 which is the byte indicating
    // which mode the IC is in.
uint8_t enter_app_mode( struct SparkFun_Bio_Sensor * const bio_ssor )
    {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
    // Set pins to output mode (in order to be able to write to.)
    set_pin_mode( &( bio_ssor->_reset_pin ), OUT );
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3304      	adds	r3, #4
 8001304:	2101      	movs	r1, #1
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff ff44 	bl	8001194 <set_pin_mode>
    set_pin_mode( &( bio_ssor->_mfio_pin ),  OUT );
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3307      	adds	r3, #7
 8001310:	2101      	movs	r1, #1
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ff3e 	bl	8001194 <set_pin_mode>

    write_gpio_t( &bio_ssor->_mfio_pin , GPIO_PIN_SET );
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3307      	adds	r3, #7
 800131c:	2101      	movs	r1, #1
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff ff94 	bl	800124c <write_gpio_t>
    write_gpio_t( &bio_ssor->_reset_pin, GPIO_PIN_RESET );
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3304      	adds	r3, #4
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff ff8e 	bl	800124c <write_gpio_t>
    HAL_Delay( 10 ); // Hold reset for 10ms.
 8001330:	200a      	movs	r0, #10
 8001332:	f001 fe3f 	bl	8002fb4 <HAL_Delay>

    write_gpio_t( &bio_ssor->_reset_pin, GPIO_PIN_SET );
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	3304      	adds	r3, #4
 800133a:	2101      	movs	r1, #1
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff ff85 	bl	800124c <write_gpio_t>

    // Delay until board is in application mode.
    HAL_Delay( 1000 );
 8001342:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001346:	f001 fe35 	bl	8002fb4 <HAL_Delay>
    HAL_Delay(10);
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0,  1); // Reset is pulled 
    HAL_Delay(50);
    HAL_Delay(1000);
    */
    uint8_t resp_byte = read_byte( bio_ssor, READ_DEVICE_MODE, 0x00 );
 800134a:	2200      	movs	r2, #0
 800134c:	2102      	movs	r1, #2
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f000 f8e2 	bl	8001518 <read_byte>
 8001354:	4603      	mov	r3, r0
 8001356:	73fb      	strb	r3, [r7, #15]
    return resp_byte; // Should be in app_mode ( 0x00 )
 8001358:	7bfb      	ldrb	r3, [r7, #15]
    } // end enter_app_mode( )
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
	...

08001364 <enter_bootloader>:
// in reset for 10ms. After 50 addtional ms have elapsed the board should be
// in bootloader mode and will return two bytes, the first 0x00 is a
// successful communcation byte, followed by 0x08 which is the byte indicating
// that the board is in bootloader mode.
uint8_t enter_bootloader( struct SparkFun_Bio_Sensor * const bio_ssor )
    {
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
    
    // Set pins to output mode (in order to be able to write to.)
    set_pin_mode( &( bio_ssor->_reset_pin ), OUT );
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3304      	adds	r3, #4
 8001370:	2101      	movs	r1, #1
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff ff0e 	bl	8001194 <set_pin_mode>
    set_pin_mode( &( bio_ssor->_mfio_pin ),  OUT );
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3307      	adds	r3, #7
 800137c:	2101      	movs	r1, #1
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff ff08 	bl	8001194 <set_pin_mode>
    

    //write_gpio_t( &bio_ssor->_mfio_pin , GPIO_PIN_SET );
    write_gpio_t( &bio_ssor->_reset_pin, GPIO_PIN_RESET ); // Reset...
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3304      	adds	r3, #4
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff ff5e 	bl	800124c <write_gpio_t>
    HAL_Delay( 6 );
 8001390:	2006      	movs	r0, #6
 8001392:	f001 fe0f 	bl	8002fb4 <HAL_Delay>
    write_gpio_t( &bio_ssor->_mfio_pin , GPIO_PIN_RESET );
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	3307      	adds	r3, #7
 800139a:	2100      	movs	r1, #0
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff ff55 	bl	800124c <write_gpio_t>
    HAL_Delay( 4 );
 80013a2:	2004      	movs	r0, #4
 80013a4:	f001 fe06 	bl	8002fb4 <HAL_Delay>
    write_gpio_t( &bio_ssor->_reset_pin, GPIO_PIN_SET ); // Pull high
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3304      	adds	r3, #4
 80013ac:	2101      	movs	r1, #1
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff ff4c 	bl	800124c <write_gpio_t>
    HAL_Delay(50);
 80013b4:	2032      	movs	r0, #50	; 0x32
 80013b6:	f001 fdfd 	bl	8002fb4 <HAL_Delay>

    // To permanantly enter, bootloader mode command is needed.
    // Send these three bytes  ( FAMILY==0x01 INDEX==0x00 WRITE_BYTE==0x08 ).
    uint8_t resp_byte;

    resp_byte = write_byte( bio_ssor, SET_DEVICE_MODE, 0x00, BOOTLOADER_MODE );
 80013ba:	2308      	movs	r3, #8
 80013bc:	2200      	movs	r2, #0
 80013be:	2101      	movs	r1, #1
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 f819 	bl	80013f8 <write_byte>
 80013c6:	4603      	mov	r3, r0
 80013c8:	73fb      	strb	r3, [r7, #15]
    if ( resp_byte != O2_SUCCESS )
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d004      	beq.n	80013da <enter_bootloader+0x76>
        {
        printf( "Issue with write transaction (device mode command into bootloader mode)\n\r" );
 80013d0:	4808      	ldr	r0, [pc, #32]	; (80013f4 <enter_bootloader+0x90>)
 80013d2:	f006 fa65 	bl	80078a0 <iprintf>
        return ERR_TRY_AGAIN;
 80013d6:	2305      	movs	r3, #5
 80013d8:	e007      	b.n	80013ea <enter_bootloader+0x86>
        } // end if
    
    resp_byte = read_byte( bio_ssor, READ_DEVICE_MODE, 0x00 );
 80013da:	2200      	movs	r2, #0
 80013dc:	2102      	movs	r1, #2
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f000 f89a 	bl	8001518 <read_byte>
 80013e4:	4603      	mov	r3, r0
 80013e6:	73fb      	strb	r3, [r7, #15]
    return resp_byte; // Should return BOOTLOADER_MODE
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
    ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
    if(buf[0] != 0x00 || ret != HAL_OK ){
        printf("Error setting bootloader: code %x\n\r", buf[0]);
    }
    */
    } // end enter_bootloader( )
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	0800b180 	.word	0x0800b180

080013f8 <write_byte>:
// with the MAX32664 which in turn communicates with downward sensors. There
// are two steps demonstrated in this function. First a write to the MCU
// indicating what you want to do, a delay, and then a read to confirm positive
// transmission.
uint8_t write_byte( struct SparkFun_Bio_Sensor * const bio_ssor, const uint8_t family_byte, const uint8_t index_byte, const uint8_t write_byte )
    {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af02      	add	r7, sp, #8
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	4608      	mov	r0, r1
 8001402:	4611      	mov	r1, r2
 8001404:	461a      	mov	r2, r3
 8001406:	4603      	mov	r3, r0
 8001408:	70fb      	strb	r3, [r7, #3]
 800140a:	460b      	mov	r3, r1
 800140c:	70bb      	strb	r3, [r7, #2]
 800140e:	4613      	mov	r3, r2
 8001410:	707b      	strb	r3, [r7, #1]
    const uint8_t buff[ 3 ] = { family_byte, index_byte, write_byte };
 8001412:	78fb      	ldrb	r3, [r7, #3]
 8001414:	733b      	strb	r3, [r7, #12]
 8001416:	78bb      	ldrb	r3, [r7, #2]
 8001418:	737b      	strb	r3, [r7, #13]
 800141a:	787b      	ldrb	r3, [r7, #1]
 800141c:	73bb      	strb	r3, [r7, #14]
    return write_bytes_helper( bio_ssor, family_byte, index_byte, buff, sizeof( buff ) );
 800141e:	f107 030c 	add.w	r3, r7, #12
 8001422:	78ba      	ldrb	r2, [r7, #2]
 8001424:	78f9      	ldrb	r1, [r7, #3]
 8001426:	2003      	movs	r0, #3
 8001428:	9000      	str	r0, [sp, #0]
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 f806 	bl	800143c <write_bytes_helper>
 8001430:	4603      	mov	r3, r0
    } // end write_byte( )
 8001432:	4618      	mov	r0, r3
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
	...

0800143c <write_bytes_helper>:
// This can be seen through assertions for the first two bytes in the byte_arr.
// There are two steps demonstrated in this function. First a write to the MCU
// indicating what you want to do, a delay, and then a read to confirm positive
// transmission.
uint8_t write_bytes_helper( struct SparkFun_Bio_Sensor * const bio_ssor, const uint8_t family_byte, const uint8_t index_byte, const uint8_t byte_arr[ ], const uint32_t arr_size )
    {
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af02      	add	r7, sp, #8
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	460b      	mov	r3, r1
 8001448:	72fb      	strb	r3, [r7, #11]
 800144a:	4613      	mov	r3, r2
 800144c:	72bb      	strb	r3, [r7, #10]
    assert( byte_arr[ 0 ] == family_byte );
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	7afa      	ldrb	r2, [r7, #11]
 8001454:	429a      	cmp	r2, r3
 8001456:	d006      	beq.n	8001466 <write_bytes_helper+0x2a>
 8001458:	4b29      	ldr	r3, [pc, #164]	; (8001500 <write_bytes_helper+0xc4>)
 800145a:	4a2a      	ldr	r2, [pc, #168]	; (8001504 <write_bytes_helper+0xc8>)
 800145c:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8001460:	4829      	ldr	r0, [pc, #164]	; (8001508 <write_bytes_helper+0xcc>)
 8001462:	f005 f921 	bl	80066a8 <__assert_func>
    assert( byte_arr[ 1 ] == index_byte );
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	3301      	adds	r3, #1
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	7aba      	ldrb	r2, [r7, #10]
 800146e:	429a      	cmp	r2, r3
 8001470:	d006      	beq.n	8001480 <write_bytes_helper+0x44>
 8001472:	4b26      	ldr	r3, [pc, #152]	; (800150c <write_bytes_helper+0xd0>)
 8001474:	4a23      	ldr	r2, [pc, #140]	; (8001504 <write_bytes_helper+0xc8>)
 8001476:	f240 1145 	movw	r1, #325	; 0x145
 800147a:	4823      	ldr	r0, [pc, #140]	; (8001508 <write_bytes_helper+0xcc>)
 800147c:	f005 f914 	bl	80066a8 <__assert_func>

    uint8_t status_byte;
    HAL_StatusTypeDef ret;

    const uint8_t write_hm_c = bio_ssor->_addr << 1; // LSB is low to indicate write...
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	7a9b      	ldrb	r3, [r3, #10]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	75fb      	strb	r3, [r7, #23]
    const uint8_t read_hm_c  = ( bio_ssor->_addr << 1 ) | 1; // LSB is high to indicate read...
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	7a9b      	ldrb	r3, [r3, #10]
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	b25b      	sxtb	r3, r3
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	b25b      	sxtb	r3, r3
 8001496:	75bb      	strb	r3, [r7, #22]

    ret = HAL_I2C_Master_Transmit( bio_ssor->_i2c_h, write_hm_c, ( uint8_t *) byte_arr, arr_size, 0xFFFF );
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6818      	ldr	r0, [r3, #0]
 800149c:	7dfb      	ldrb	r3, [r7, #23]
 800149e:	b299      	uxth	r1, r3
 80014a0:	6a3b      	ldr	r3, [r7, #32]
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014a8:	9200      	str	r2, [sp, #0]
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	f002 f8c6 	bl	800363c <HAL_I2C_Master_Transmit>
 80014b0:	4603      	mov	r3, r0
 80014b2:	757b      	strb	r3, [r7, #21]
    if ( ret != HAL_OK )
 80014b4:	7d7b      	ldrb	r3, [r7, #21]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d004      	beq.n	80014c4 <write_bytes_helper+0x88>
        {
        printf( "Issue with specifying index (write transmission)\n\r" );
 80014ba:	4815      	ldr	r0, [pc, #84]	; (8001510 <write_bytes_helper+0xd4>)
 80014bc:	f006 f9f0 	bl	80078a0 <iprintf>
        return ERR_TRY_AGAIN;
 80014c0:	2305      	movs	r3, #5
 80014c2:	e019      	b.n	80014f8 <write_bytes_helper+0xbc>
        } // end if

    HAL_Delay( CMD_DELAY );
 80014c4:	2006      	movs	r0, #6
 80014c6:	f001 fd75 	bl	8002fb4 <HAL_Delay>

    // Obtain status byte
    ret = HAL_I2C_Master_Receive( bio_ssor->_i2c_h, read_hm_c, &status_byte, sizeof( status_byte ), 0xFFFF );
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6818      	ldr	r0, [r3, #0]
 80014ce:	7dbb      	ldrb	r3, [r7, #22]
 80014d0:	b299      	uxth	r1, r3
 80014d2:	f107 0214 	add.w	r2, r7, #20
 80014d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	2301      	movs	r3, #1
 80014de:	f002 f9a1 	bl	8003824 <HAL_I2C_Master_Receive>
 80014e2:	4603      	mov	r3, r0
 80014e4:	757b      	strb	r3, [r7, #21]
    if ( ret != HAL_OK )
 80014e6:	7d7b      	ldrb	r3, [r7, #21]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d004      	beq.n	80014f6 <write_bytes_helper+0xba>
        {
        printf( "Issue with Receving the status byte (write transaction)\n\r" );
 80014ec:	4809      	ldr	r0, [pc, #36]	; (8001514 <write_bytes_helper+0xd8>)
 80014ee:	f006 f9d7 	bl	80078a0 <iprintf>
        return ERR_TRY_AGAIN;
 80014f2:	2305      	movs	r3, #5
 80014f4:	e000      	b.n	80014f8 <write_bytes_helper+0xbc>
        } // end if

    return status_byte;
 80014f6:	7d3b      	ldrb	r3, [r7, #20]
    } // end write_bytes_helper( )
 80014f8:	4618      	mov	r0, r3
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	0800b1cc 	.word	0x0800b1cc
 8001504:	0800b7b8 	.word	0x0800b7b8
 8001508:	0800b0c4 	.word	0x0800b0c4
 800150c:	0800b1ec 	.word	0x0800b1ec
 8001510:	0800b208 	.word	0x0800b208
 8001514:	0800b23c 	.word	0x0800b23c

08001518 <read_byte>:
// This function handles all read commands or stated another way, all information
// requests. It starts a request by writing the family byte an index byte, and
// then delays 2 milliseconds, during which the MAX32664 retrieves the requested
// information. An I-squared-C request is then issued, and the information is read.
uint8_t read_byte( struct SparkFun_Bio_Sensor const * const bio_ssor, const uint8_t family_byte, const uint8_t index_byte )
    {
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af02      	add	r7, sp, #8
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	70fb      	strb	r3, [r7, #3]
 8001524:	4613      	mov	r3, r2
 8001526:	70bb      	strb	r3, [r7, #2]
    const uint8_t buff[ 2 ] = { family_byte, index_byte };
 8001528:	78fb      	ldrb	r3, [r7, #3]
 800152a:	733b      	strb	r3, [r7, #12]
 800152c:	78bb      	ldrb	r3, [r7, #2]
 800152e:	737b      	strb	r3, [r7, #13]
    uint8_t  read_buff[ 2 ]; // Placeholder
    uint8_t ret_byte, status_byte;

    status_byte = read_bytes_helper( bio_ssor, buff, sizeof( buff ), read_buff, sizeof( read_buff ) );
 8001530:	f107 0308 	add.w	r3, r7, #8
 8001534:	f107 010c 	add.w	r1, r7, #12
 8001538:	2202      	movs	r2, #2
 800153a:	9200      	str	r2, [sp, #0]
 800153c:	2202      	movs	r2, #2
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f000 f80e 	bl	8001560 <read_bytes_helper>
 8001544:	4603      	mov	r3, r0
 8001546:	73fb      	strb	r3, [r7, #15]

    if ( status_byte != O2_SUCCESS ) // Success
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <read_byte+0x3a>
        return status_byte; // Something went wrong!
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	e002      	b.n	8001558 <read_byte+0x40>
    
    ret_byte = read_buff[ 1 ];
 8001552:	7a7b      	ldrb	r3, [r7, #9]
 8001554:	73bb      	strb	r3, [r7, #14]
    return ret_byte;
 8001556:	7bbb      	ldrb	r3, [r7, #14]
    } // end read_byte
 8001558:	4618      	mov	r0, r3
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <read_bytes_helper>:
// It starts a request by writing the family byte an index byte, and
// then delays 2 milliseconds, during which the MAX32664 retrieves the requested
// information. An I-squared-C request is then issued, and an arbitrary amount of bytes are read.
 uint8_t read_bytes_helper( struct SparkFun_Bio_Sensor const * const bio_ssor, const uint8_t header[ ], const uint32_t hdr_size,
        uint8_t bytes_read[ ], const uint32_t bytes_to_read )
    {
 8001560:	b580      	push	{r7, lr}
 8001562:	b088      	sub	sp, #32
 8001564:	af02      	add	r7, sp, #8
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
 800156c:	603b      	str	r3, [r7, #0]
    uint8_t status_byte;
    HAL_StatusTypeDef ret;

    const uint8_t write_hm_c = bio_ssor->_addr << 1; // LSB is low to indicate write...
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	7a9b      	ldrb	r3, [r3, #10]
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	75fb      	strb	r3, [r7, #23]
    const uint8_t read_hm_c  = ( bio_ssor->_addr << 1 ) | 1; // LSB is high to indicate read...
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	7a9b      	ldrb	r3, [r3, #10]
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	b25b      	sxtb	r3, r3
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	b25b      	sxtb	r3, r3
 8001584:	75bb      	strb	r3, [r7, #22]

    ret = HAL_I2C_Master_Transmit( bio_ssor->_i2c_h, write_hm_c, ( uint8_t * )header, hdr_size, 0xFFFF );
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	6818      	ldr	r0, [r3, #0]
 800158a:	7dfb      	ldrb	r3, [r7, #23]
 800158c:	b299      	uxth	r1, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	b29b      	uxth	r3, r3
 8001592:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001596:	9200      	str	r2, [sp, #0]
 8001598:	68ba      	ldr	r2, [r7, #8]
 800159a:	f002 f84f 	bl	800363c <HAL_I2C_Master_Transmit>
 800159e:	4603      	mov	r3, r0
 80015a0:	757b      	strb	r3, [r7, #21]
    if ( ret != HAL_OK )
 80015a2:	7d7b      	ldrb	r3, [r7, #21]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d004      	beq.n	80015b2 <read_bytes_helper+0x52>
        {
        printf( "Issue with specifying index (read transmission)\n\r" );
 80015a8:	4812      	ldr	r0, [pc, #72]	; (80015f4 <read_bytes_helper+0x94>)
 80015aa:	f006 f979 	bl	80078a0 <iprintf>
        return ERR_TRY_AGAIN;
 80015ae:	2305      	movs	r3, #5
 80015b0:	e01c      	b.n	80015ec <read_bytes_helper+0x8c>
        } // end if

    HAL_Delay( CMD_DELAY );
 80015b2:	2006      	movs	r0, #6
 80015b4:	f001 fcfe 	bl	8002fb4 <HAL_Delay>

    // Now request read bytes (we are asking for)
    // We have no choice but to attempt to read every byte.
    ret = HAL_I2C_Master_Receive( bio_ssor->_i2c_h, read_hm_c, bytes_read, bytes_to_read, 0xFFFF );
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	7dbb      	ldrb	r3, [r7, #22]
 80015be:	b299      	uxth	r1, r3
 80015c0:	6a3b      	ldr	r3, [r7, #32]
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015c8:	9200      	str	r2, [sp, #0]
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	f002 f92a 	bl	8003824 <HAL_I2C_Master_Receive>
 80015d0:	4603      	mov	r3, r0
 80015d2:	757b      	strb	r3, [r7, #21]
    if ( ret != HAL_OK )
 80015d4:	7d7b      	ldrb	r3, [r7, #21]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d004      	beq.n	80015e4 <read_bytes_helper+0x84>
        {
        printf( "Issue with Receiving (Read transaction)\n\r" );
 80015da:	4807      	ldr	r0, [pc, #28]	; (80015f8 <read_bytes_helper+0x98>)
 80015dc:	f006 f960 	bl	80078a0 <iprintf>
        return ERR_TRY_AGAIN;
 80015e0:	2305      	movs	r3, #5
 80015e2:	e003      	b.n	80015ec <read_bytes_helper+0x8c>
        } // end if
    status_byte = bytes_read[ 0 ];
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	753b      	strb	r3, [r7, #20]
    return status_byte;
 80015ea:	7d3b      	ldrb	r3, [r7, #20]
    } // end read_bytes_helper( )
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	0800b278 	.word	0x0800b278
 80015f8:	0800b2ac 	.word	0x0800b2ac

080015fc <process_status_byte>:
        } // end for
    } // end specify_Tx_hder( )


void process_status_byte( const enum READ_STATUS_BYTE_VALUE status_byte )
    {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
    switch( status_byte )
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	2bff      	cmp	r3, #255	; 0xff
 800160a:	d04e      	beq.n	80016aa <process_status_byte+0xae>
 800160c:	2bff      	cmp	r3, #255	; 0xff
 800160e:	dc50      	bgt.n	80016b2 <process_status_byte+0xb6>
 8001610:	2b05      	cmp	r3, #5
 8001612:	dc21      	bgt.n	8001658 <process_status_byte+0x5c>
 8001614:	2b00      	cmp	r3, #0
 8001616:	dc0f      	bgt.n	8001638 <process_status_byte+0x3c>
 8001618:	e04b      	b.n	80016b2 <process_status_byte+0xb6>
 800161a:	3b80      	subs	r3, #128	; 0x80
 800161c:	2b03      	cmp	r3, #3
 800161e:	d848      	bhi.n	80016b2 <process_status_byte+0xb6>
 8001620:	a201      	add	r2, pc, #4	; (adr r2, 8001628 <process_status_byte+0x2c>)
 8001622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001626:	bf00      	nop
 8001628:	0800168b 	.word	0x0800168b
 800162c:	08001693 	.word	0x08001693
 8001630:	0800169b 	.word	0x0800169b
 8001634:	080016a3 	.word	0x080016a3
 8001638:	3b01      	subs	r3, #1
 800163a:	2b04      	cmp	r3, #4
 800163c:	d839      	bhi.n	80016b2 <process_status_byte+0xb6>
 800163e:	a201      	add	r2, pc, #4	; (adr r2, 8001644 <process_status_byte+0x48>)
 8001640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001644:	08001663 	.word	0x08001663
 8001648:	0800166b 	.word	0x0800166b
 800164c:	08001673 	.word	0x08001673
 8001650:	0800167b 	.word	0x0800167b
 8001654:	08001683 	.word	0x08001683
 8001658:	2b83      	cmp	r3, #131	; 0x83
 800165a:	dc2a      	bgt.n	80016b2 <process_status_byte+0xb6>
 800165c:	2b80      	cmp	r3, #128	; 0x80
 800165e:	dadc      	bge.n	800161a <process_status_byte+0x1e>
 8001660:	e027      	b.n	80016b2 <process_status_byte+0xb6>
    {
    case( ERR_UNAVAIL_CMD ):
        printf( "ERR_UNAVAIL_CMD. Illegal Family Byte and/or Command Byte was used.\n\r" );
 8001662:	481a      	ldr	r0, [pc, #104]	; (80016cc <process_status_byte+0xd0>)
 8001664:	f006 f91c 	bl	80078a0 <iprintf>
        break;
 8001668:	e02b      	b.n	80016c2 <process_status_byte+0xc6>
    case( ERR_UNAVAIL_FUNC ):
        printf( "ERR_UNAVAIL_FUNC. This function is not implemented.\n\r" );
 800166a:	4819      	ldr	r0, [pc, #100]	; (80016d0 <process_status_byte+0xd4>)
 800166c:	f006 f918 	bl	80078a0 <iprintf>
        break;
 8001670:	e027      	b.n	80016c2 <process_status_byte+0xc6>
    case( ERR_DATA_FORMAT ):
        printf( "ERR_DATA_FORMAT. Incorrect number of bytes sent for the requested Family Byte.\n\r" );
 8001672:	4818      	ldr	r0, [pc, #96]	; (80016d4 <process_status_byte+0xd8>)
 8001674:	f006 f914 	bl	80078a0 <iprintf>
        break;
 8001678:	e023      	b.n	80016c2 <process_status_byte+0xc6>
    case( ERR_INPUT_VALUE ):
        printf( "ERR_INPUT_VALUE. Illegal configuration value was attempted to be set.\n\r" );
 800167a:	4817      	ldr	r0, [pc, #92]	; (80016d8 <process_status_byte+0xdc>)
 800167c:	f006 f910 	bl	80078a0 <iprintf>
        break;
 8001680:	e01f      	b.n	80016c2 <process_status_byte+0xc6>
    case( ERR_TRY_AGAIN ):
        printf( "ERR_TRY_AGAIN. Device is busy. Try again.\n\r" );
 8001682:	4816      	ldr	r0, [pc, #88]	; (80016dc <process_status_byte+0xe0>)
 8001684:	f006 f90c 	bl	80078a0 <iprintf>
        break;
 8001688:	e01b      	b.n	80016c2 <process_status_byte+0xc6>
    case( ERR_BTLDR_GENERAL ):
        printf( "ERR_BTLDR_GENERAL. General error while receiving/flashing a page during the bootloader sequence.\n\r" );
 800168a:	4815      	ldr	r0, [pc, #84]	; (80016e0 <process_status_byte+0xe4>)
 800168c:	f006 f908 	bl	80078a0 <iprintf>
        break;
 8001690:	e017      	b.n	80016c2 <process_status_byte+0xc6>
    case( ERR_BTLDR_CHECKSUM ):
        printf( "ERR_BTLDR_CHECKSUM. Checksum error while decrypting/checking page data.\n\r" );
 8001692:	4814      	ldr	r0, [pc, #80]	; (80016e4 <process_status_byte+0xe8>)
 8001694:	f006 f904 	bl	80078a0 <iprintf>
        break;
 8001698:	e013      	b.n	80016c2 <process_status_byte+0xc6>
    case( ERR_BTLDR_AUTH ):
        printf( "ERR_BTLDR_AUTH. Authorization error.\n\r" );
 800169a:	4813      	ldr	r0, [pc, #76]	; (80016e8 <process_status_byte+0xec>)
 800169c:	f006 f900 	bl	80078a0 <iprintf>
        break;
 80016a0:	e00f      	b.n	80016c2 <process_status_byte+0xc6>
    case( ERR_BTLDR_INVALID_APP ):
        printf( "ERR_BTLDR_INVALID_APP. Application not valid.\n\r" );
 80016a2:	4812      	ldr	r0, [pc, #72]	; (80016ec <process_status_byte+0xf0>)
 80016a4:	f006 f8fc 	bl	80078a0 <iprintf>
        break;
 80016a8:	e00b      	b.n	80016c2 <process_status_byte+0xc6>
    case( ERR_UNKNOWN ): // Probably just as bad as an unknown status_bytes
        printf( "ERR_UNKNOWN. Unknown Error.\n\r" );
 80016aa:	4811      	ldr	r0, [pc, #68]	; (80016f0 <process_status_byte+0xf4>)
 80016ac:	f006 f8f8 	bl	80078a0 <iprintf>
        break;
 80016b0:	e007      	b.n	80016c2 <process_status_byte+0xc6>
    default:
        printf( "Unknown status byte%d\n\r", status_byte );
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	4619      	mov	r1, r3
 80016b6:	480f      	ldr	r0, [pc, #60]	; (80016f4 <process_status_byte+0xf8>)
 80016b8:	f006 f8f2 	bl	80078a0 <iprintf>
        exit( 1 );
 80016bc:	2001      	movs	r0, #1
 80016be:	f005 f817 	bl	80066f0 <exit>
    } // end switch
    } // end process_status_byte( )
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	0800b2d8 	.word	0x0800b2d8
 80016d0:	0800b320 	.word	0x0800b320
 80016d4:	0800b358 	.word	0x0800b358
 80016d8:	0800b3ac 	.word	0x0800b3ac
 80016dc:	0800b3f4 	.word	0x0800b3f4
 80016e0:	0800b420 	.word	0x0800b420
 80016e4:	0800b484 	.word	0x0800b484
 80016e8:	0800b4d0 	.word	0x0800b4d0
 80016ec:	0800b4f8 	.word	0x0800b4f8
 80016f0:	0800b528 	.word	0x0800b528
 80016f4:	0800b548 	.word	0x0800b548

080016f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f8:	b5b0      	push	{r4, r5, r7, lr}
 80016fa:	f5ad 2d9c 	sub.w	sp, sp, #319488	; 0x4e000
 80016fe:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8001702:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001704:	f001 fbe1 	bl	8002eca <HAL_Init>

  /* USER CODE BEGIN Init */
  // Note this is using a compound literal ( )
  bio_sensor_init( &sensor, &hi2c1, HM_ADDR, rst_pin_c, mfio_pin_c, def_sample_rate, DISABLE );
 8001708:	2364      	movs	r3, #100	; 0x64
 800170a:	49e0      	ldr	r1, [pc, #896]	; (8001a8c <main+0x394>)
 800170c:	f507 209c 	add.w	r0, r7, #319488	; 0x4e000
 8001710:	f500 70fc 	add.w	r0, r0, #504	; 0x1f8
 8001714:	2200      	movs	r2, #0
 8001716:	9202      	str	r2, [sp, #8]
 8001718:	9301      	str	r3, [sp, #4]
 800171a:	4add      	ldr	r2, [pc, #884]	; (8001a90 <main+0x398>)
 800171c:	466b      	mov	r3, sp
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	4614      	mov	r4, r2
 8001722:	801c      	strh	r4, [r3, #0]
 8001724:	3302      	adds	r3, #2
 8001726:	0c12      	lsrs	r2, r2, #16
 8001728:	701a      	strb	r2, [r3, #0]
 800172a:	680b      	ldr	r3, [r1, #0]
 800172c:	2255      	movs	r2, #85	; 0x55
 800172e:	49d9      	ldr	r1, [pc, #868]	; (8001a94 <main+0x39c>)
 8001730:	f7ff fd9f 	bl	8001272 <bio_sensor_init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001734:	f001 f836 	bl	80027a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001738:	f001 f926 	bl	8002988 <MX_GPIO_Init>
  MX_I2C1_Init();
 800173c:	f001 f89a 	bl	8002874 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8001740:	f001 f8d6 	bl	80028f0 <MX_LPUART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_StatusTypeDef ret;
  uint8_t buf[65536];
  int samples = 0x0F;
 8001744:	230f      	movs	r3, #15
 8001746:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 800174a:	f502 720b 	add.w	r2, r2, #556	; 0x22c
 800174e:	6013      	str	r3, [r2, #0]
  /*Program the bootloader*/

  uint8_t ret_byte = enter_bootloader( &sensor );
 8001750:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001754:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff fe03 	bl	8001364 <enter_bootloader>
 800175e:	4603      	mov	r3, r0
 8001760:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001764:	f202 222b 	addw	r2, r2, #555	; 0x22b
 8001768:	7013      	strb	r3, [r2, #0]
  if( ret_byte != BOOTLOADER_MODE )
 800176a:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800176e:	f203 232b 	addw	r3, r3, #555	; 0x22b
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b08      	cmp	r3, #8
 8001776:	d013      	beq.n	80017a0 <main+0xa8>
    {
    printf("Error setting bootloader: code %x\n\r", ret_byte );
 8001778:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800177c:	f203 232b 	addw	r3, r3, #555	; 0x22b
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	4619      	mov	r1, r3
 8001784:	48c4      	ldr	r0, [pc, #784]	; (8001a98 <main+0x3a0>)
 8001786:	f006 f88b 	bl	80078a0 <iprintf>
    process_status_byte( ret_byte );
 800178a:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800178e:	f203 232b 	addw	r3, r3, #555	; 0x22b
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff ff31 	bl	80015fc <process_status_byte>
    exit( 1 );
 800179a:	2001      	movs	r0, #1
 800179c:	f004 ffa8 	bl	80066f0 <exit>
 	    printf("%s\r", buff);
 	    HAL_Delay( 1000 );
       }
  */
  /*read mode*/
  buf[0] = 0x02;
 80017a0:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80017a4:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80017a8:	3b60      	subs	r3, #96	; 0x60
 80017aa:	2202      	movs	r2, #2
 80017ac:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x00;
 80017ae:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80017b2:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80017b6:	3b60      	subs	r3, #96	; 0x60
 80017b8:	2200      	movs	r2, #0
 80017ba:	705a      	strb	r2, [r3, #1]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2, 5000);
 80017bc:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 80017c0:	f502 7216 	add.w	r2, r2, #600	; 0x258
 80017c4:	3a60      	subs	r2, #96	; 0x60
 80017c6:	f241 3388 	movw	r3, #5000	; 0x1388
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	2302      	movs	r3, #2
 80017ce:	21aa      	movs	r1, #170	; 0xaa
 80017d0:	48b0      	ldr	r0, [pc, #704]	; (8001a94 <main+0x39c>)
 80017d2:	f001 ff33 	bl	800363c <HAL_I2C_Master_Transmit>
 80017d6:	4603      	mov	r3, r0
 80017d8:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80017dc:	f202 222a 	addw	r2, r2, #554	; 0x22a
 80017e0:	7013      	strb	r3, [r2, #0]
  HAL_Delay(2);
 80017e2:	2002      	movs	r0, #2
 80017e4:	f001 fbe6 	bl	8002fb4 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 2, 5000);
 80017e8:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 80017ec:	f502 7216 	add.w	r2, r2, #600	; 0x258
 80017f0:	3a60      	subs	r2, #96	; 0x60
 80017f2:	f241 3388 	movw	r3, #5000	; 0x1388
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	2302      	movs	r3, #2
 80017fa:	21ab      	movs	r1, #171	; 0xab
 80017fc:	48a5      	ldr	r0, [pc, #660]	; (8001a94 <main+0x39c>)
 80017fe:	f002 f811 	bl	8003824 <HAL_I2C_Master_Receive>
 8001802:	4603      	mov	r3, r0
 8001804:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001808:	f202 222a 	addw	r2, r2, #554	; 0x22a
 800180c:	7013      	strb	r3, [r2, #0]
  printf("error code: %x application mode: %x\n\r", buf[0],buf[1]);
 800180e:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001812:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001816:	3b60      	subs	r3, #96	; 0x60
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	4619      	mov	r1, r3
 800181c:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001820:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001824:	3b60      	subs	r3, #96	; 0x60
 8001826:	785b      	ldrb	r3, [r3, #1]
 8001828:	461a      	mov	r2, r3
 800182a:	489c      	ldr	r0, [pc, #624]	; (8001a9c <main+0x3a4>)
 800182c:	f006 f838 	bl	80078a0 <iprintf>


  /*setting page number*/
  uint8_t page_count = byteF[0x44];
 8001830:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001834:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001838:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800183c:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001840:	f202 2229 	addw	r2, r2, #553	; 0x229
 8001844:	7013      	strb	r3, [r2, #0]
  int page_size = 8192 + 16;
 8001846:	f242 0310 	movw	r3, #8208	; 0x2010
 800184a:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 800184e:	f502 7209 	add.w	r2, r2, #548	; 0x224
 8001852:	6013      	str	r3, [r2, #0]
  buf[0] = 0x80;
 8001854:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001858:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800185c:	3b60      	subs	r3, #96	; 0x60
 800185e:	2280      	movs	r2, #128	; 0x80
 8001860:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x02;
 8001862:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001866:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800186a:	3b60      	subs	r3, #96	; 0x60
 800186c:	2202      	movs	r2, #2
 800186e:	705a      	strb	r2, [r3, #1]
  buf[2] = 0x00;
 8001870:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001874:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001878:	3b60      	subs	r3, #96	; 0x60
 800187a:	2200      	movs	r2, #0
 800187c:	709a      	strb	r2, [r3, #2]
  buf[3] = byteF[0x44];
 800187e:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001882:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001886:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800188a:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800188e:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001892:	3b60      	subs	r3, #96	; 0x60
 8001894:	70da      	strb	r2, [r3, #3]

  printf("%x pages\n\r", byteF[0x44]);
 8001896:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800189a:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 800189e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80018a2:	4619      	mov	r1, r3
 80018a4:	487e      	ldr	r0, [pc, #504]	; (8001aa0 <main+0x3a8>)
 80018a6:	f005 fffb 	bl	80078a0 <iprintf>
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 4, 5000);
 80018aa:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 80018ae:	f502 7216 	add.w	r2, r2, #600	; 0x258
 80018b2:	3a60      	subs	r2, #96	; 0x60
 80018b4:	f241 3388 	movw	r3, #5000	; 0x1388
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	2304      	movs	r3, #4
 80018bc:	21aa      	movs	r1, #170	; 0xaa
 80018be:	4875      	ldr	r0, [pc, #468]	; (8001a94 <main+0x39c>)
 80018c0:	f001 febc 	bl	800363c <HAL_I2C_Master_Transmit>
 80018c4:	4603      	mov	r3, r0
 80018c6:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80018ca:	f202 222a 	addw	r2, r2, #554	; 0x22a
 80018ce:	7013      	strb	r3, [r2, #0]
  HAL_Delay(2);
 80018d0:	2002      	movs	r0, #2
 80018d2:	f001 fb6f 	bl	8002fb4 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 80018d6:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 80018da:	f502 7216 	add.w	r2, r2, #600	; 0x258
 80018de:	3a60      	subs	r2, #96	; 0x60
 80018e0:	f241 3388 	movw	r3, #5000	; 0x1388
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	2301      	movs	r3, #1
 80018e8:	21ab      	movs	r1, #171	; 0xab
 80018ea:	486a      	ldr	r0, [pc, #424]	; (8001a94 <main+0x39c>)
 80018ec:	f001 ff9a 	bl	8003824 <HAL_I2C_Master_Receive>
 80018f0:	4603      	mov	r3, r0
 80018f2:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80018f6:	f202 222a 	addw	r2, r2, #554	; 0x22a
 80018fa:	7013      	strb	r3, [r2, #0]
  if(buf[0] != 0x00 || ret != HAL_OK ){
 80018fc:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001900:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001904:	3b60      	subs	r3, #96	; 0x60
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d106      	bne.n	800191a <main+0x222>
 800190c:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001910:	f203 232a 	addw	r3, r3, #554	; 0x22a
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d009      	beq.n	800192e <main+0x236>
          printf("Error setting page num: code %x\n\r", buf[0]);
 800191a:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800191e:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001922:	3b60      	subs	r3, #96	; 0x60
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	4619      	mov	r1, r3
 8001928:	485e      	ldr	r0, [pc, #376]	; (8001aa4 <main+0x3ac>)
 800192a:	f005 ffb9 	bl	80078a0 <iprintf>
   }

  /*initialization vector*/
  int byte_count = 0x32-0x28;
 800192e:	230a      	movs	r3, #10
 8001930:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001934:	f502 7208 	add.w	r2, r2, #544	; 0x220
 8001938:	6013      	str	r3, [r2, #0]
  buf[0] = 0x80;
 800193a:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800193e:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001942:	3b60      	subs	r3, #96	; 0x60
 8001944:	2280      	movs	r2, #128	; 0x80
 8001946:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x00;
 8001948:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800194c:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001950:	3b60      	subs	r3, #96	; 0x60
 8001952:	2200      	movs	r2, #0
 8001954:	705a      	strb	r2, [r3, #1]
  for(int i = 0; i < byte_count; ++i){
 8001956:	2300      	movs	r3, #0
 8001958:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 800195c:	f502 7215 	add.w	r2, r2, #596	; 0x254
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	e022      	b.n	80019aa <main+0x2b2>
      buf[2+i] = byteF[0x28+i];
 8001964:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001968:	f503 7315 	add.w	r3, r3, #596	; 0x254
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8001972:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001976:	f503 7315 	add.w	r3, r3, #596	; 0x254
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	1c9a      	adds	r2, r3, #2
 800197e:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001982:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001986:	5c59      	ldrb	r1, [r3, r1]
 8001988:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800198c:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001990:	3b60      	subs	r3, #96	; 0x60
 8001992:	5499      	strb	r1, [r3, r2]
  for(int i = 0; i < byte_count; ++i){
 8001994:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001998:	f503 7315 	add.w	r3, r3, #596	; 0x254
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	3301      	adds	r3, #1
 80019a0:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80019a4:	f502 7215 	add.w	r2, r2, #596	; 0x254
 80019a8:	6013      	str	r3, [r2, #0]
 80019aa:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80019ae:	f503 7315 	add.w	r3, r3, #596	; 0x254
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80019b8:	f503 7308 	add.w	r3, r3, #544	; 0x220
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	429a      	cmp	r2, r3
 80019c0:	dbd0      	blt.n	8001964 <main+0x26c>
  }
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2 + byte_count, 5000);
 80019c2:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80019c6:	f503 7308 	add.w	r3, r3, #544	; 0x220
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	3302      	adds	r3, #2
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 80019d6:	f502 7216 	add.w	r2, r2, #600	; 0x258
 80019da:	3a60      	subs	r2, #96	; 0x60
 80019dc:	f241 3188 	movw	r1, #5000	; 0x1388
 80019e0:	9100      	str	r1, [sp, #0]
 80019e2:	21aa      	movs	r1, #170	; 0xaa
 80019e4:	482b      	ldr	r0, [pc, #172]	; (8001a94 <main+0x39c>)
 80019e6:	f001 fe29 	bl	800363c <HAL_I2C_Master_Transmit>
 80019ea:	4603      	mov	r3, r0
 80019ec:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80019f0:	f202 222a 	addw	r2, r2, #554	; 0x22a
 80019f4:	7013      	strb	r3, [r2, #0]
  HAL_Delay(2);
 80019f6:	2002      	movs	r0, #2
 80019f8:	f001 fadc 	bl	8002fb4 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 80019fc:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001a00:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001a04:	3a60      	subs	r2, #96	; 0x60
 8001a06:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	21ab      	movs	r1, #171	; 0xab
 8001a10:	4820      	ldr	r0, [pc, #128]	; (8001a94 <main+0x39c>)
 8001a12:	f001 ff07 	bl	8003824 <HAL_I2C_Master_Receive>
 8001a16:	4603      	mov	r3, r0
 8001a18:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001a1c:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001a20:	7013      	strb	r3, [r2, #0]
  if(buf[0] != 0x00 || ret != HAL_OK ){
 8001a22:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001a26:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001a2a:	3b60      	subs	r3, #96	; 0x60
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d106      	bne.n	8001a40 <main+0x348>
 8001a32:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001a36:	f203 232a 	addw	r3, r3, #554	; 0x22a
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d009      	beq.n	8001a54 <main+0x35c>
          printf("Error setting page num: code %x\n\r", buf[0]);
 8001a40:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001a44:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001a48:	3b60      	subs	r3, #96	; 0x60
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4815      	ldr	r0, [pc, #84]	; (8001aa4 <main+0x3ac>)
 8001a50:	f005 ff26 	bl	80078a0 <iprintf>
   }
/*authentication bytes*/
  byte_count = 0x43-0x34;
 8001a54:	230f      	movs	r3, #15
 8001a56:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001a5a:	f502 7208 	add.w	r2, r2, #544	; 0x220
 8001a5e:	6013      	str	r3, [r2, #0]
    buf[0] = 0x80;
 8001a60:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001a64:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001a68:	3b60      	subs	r3, #96	; 0x60
 8001a6a:	2280      	movs	r2, #128	; 0x80
 8001a6c:	701a      	strb	r2, [r3, #0]
    buf[1] = 0x01;
 8001a6e:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001a72:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001a76:	3b60      	subs	r3, #96	; 0x60
 8001a78:	2201      	movs	r2, #1
 8001a7a:	705a      	strb	r2, [r3, #1]
    for(int i = 0; i < byte_count; ++i){
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001a82:	f502 7214 	add.w	r2, r2, #592	; 0x250
 8001a86:	6013      	str	r3, [r2, #0]
 8001a88:	e031      	b.n	8001aee <main+0x3f6>
 8001a8a:	bf00      	nop
 8001a8c:	0800b7cc 	.word	0x0800b7cc
 8001a90:	0800b7d0 	.word	0x0800b7d0
 8001a94:	20000208 	.word	0x20000208
 8001a98:	0800b560 	.word	0x0800b560
 8001a9c:	0800b584 	.word	0x0800b584
 8001aa0:	0800b5ac 	.word	0x0800b5ac
 8001aa4:	0800b5b8 	.word	0x0800b5b8
      buf[2+i] = byteF[0x34+i];
 8001aa8:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001aac:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8001ab6:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001aba:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	1c9a      	adds	r2, r3, #2
 8001ac2:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001ac6:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001aca:	5c59      	ldrb	r1, [r3, r1]
 8001acc:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001ad0:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001ad4:	3b60      	subs	r3, #96	; 0x60
 8001ad6:	5499      	strb	r1, [r3, r2]
    for(int i = 0; i < byte_count; ++i){
 8001ad8:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001adc:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001ae8:	f502 7214 	add.w	r2, r2, #592	; 0x250
 8001aec:	6013      	str	r3, [r2, #0]
 8001aee:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001af2:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001afc:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	dbd0      	blt.n	8001aa8 <main+0x3b0>
    }
    ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2 + byte_count, 5000);
 8001b06:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001b0a:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	3302      	adds	r3, #2
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001b1a:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001b1e:	3a60      	subs	r2, #96	; 0x60
 8001b20:	f241 3188 	movw	r1, #5000	; 0x1388
 8001b24:	9100      	str	r1, [sp, #0]
 8001b26:	21aa      	movs	r1, #170	; 0xaa
 8001b28:	48c9      	ldr	r0, [pc, #804]	; (8001e50 <main+0x758>)
 8001b2a:	f001 fd87 	bl	800363c <HAL_I2C_Master_Transmit>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001b34:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001b38:	7013      	strb	r3, [r2, #0]
    HAL_Delay(2);
 8001b3a:	2002      	movs	r0, #2
 8001b3c:	f001 fa3a 	bl	8002fb4 <HAL_Delay>
    ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 8001b40:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001b44:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001b48:	3a60      	subs	r2, #96	; 0x60
 8001b4a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	2301      	movs	r3, #1
 8001b52:	21ab      	movs	r1, #171	; 0xab
 8001b54:	48be      	ldr	r0, [pc, #760]	; (8001e50 <main+0x758>)
 8001b56:	f001 fe65 	bl	8003824 <HAL_I2C_Master_Receive>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001b60:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001b64:	7013      	strb	r3, [r2, #0]
    if(buf[0] != 0x00 || ret != HAL_OK ){
 8001b66:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001b6a:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001b6e:	3b60      	subs	r3, #96	; 0x60
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d106      	bne.n	8001b84 <main+0x48c>
 8001b76:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001b7a:	f203 232a 	addw	r3, r3, #554	; 0x22a
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d009      	beq.n	8001b98 <main+0x4a0>
              printf("Error setting page num: code %x\n\r", buf[0]);
 8001b84:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001b88:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001b8c:	3b60      	subs	r3, #96	; 0x60
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	4619      	mov	r1, r3
 8001b92:	48b0      	ldr	r0, [pc, #704]	; (8001e54 <main+0x75c>)
 8001b94:	f005 fe84 	bl	80078a0 <iprintf>
       }

    /*erase application*/

    buf[0] = 0x80;
 8001b98:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001b9c:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001ba0:	3b60      	subs	r3, #96	; 0x60
 8001ba2:	2280      	movs	r2, #128	; 0x80
 8001ba4:	701a      	strb	r2, [r3, #0]
    buf[1] = 0x03;
 8001ba6:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001baa:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001bae:	3b60      	subs	r3, #96	; 0x60
 8001bb0:	2203      	movs	r2, #3
 8001bb2:	705a      	strb	r2, [r3, #1]
    ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2, 5000);
 8001bb4:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001bb8:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001bbc:	3a60      	subs	r2, #96	; 0x60
 8001bbe:	f241 3388 	movw	r3, #5000	; 0x1388
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	21aa      	movs	r1, #170	; 0xaa
 8001bc8:	48a1      	ldr	r0, [pc, #644]	; (8001e50 <main+0x758>)
 8001bca:	f001 fd37 	bl	800363c <HAL_I2C_Master_Transmit>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001bd4:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001bd8:	7013      	strb	r3, [r2, #0]
    HAL_Delay(1400);
 8001bda:	f44f 60af 	mov.w	r0, #1400	; 0x578
 8001bde:	f001 f9e9 	bl	8002fb4 <HAL_Delay>
    ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 8001be2:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001be6:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001bea:	3a60      	subs	r2, #96	; 0x60
 8001bec:	f241 3388 	movw	r3, #5000	; 0x1388
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	21ab      	movs	r1, #171	; 0xab
 8001bf6:	4896      	ldr	r0, [pc, #600]	; (8001e50 <main+0x758>)
 8001bf8:	f001 fe14 	bl	8003824 <HAL_I2C_Master_Receive>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001c02:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001c06:	7013      	strb	r3, [r2, #0]
    if(buf[0] != 0x00 || ret != HAL_OK ){
 8001c08:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001c0c:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001c10:	3b60      	subs	r3, #96	; 0x60
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d106      	bne.n	8001c26 <main+0x52e>
 8001c18:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001c1c:	f203 232a 	addw	r3, r3, #554	; 0x22a
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d009      	beq.n	8001c3a <main+0x542>
              printf("Error setting page num: code %x\n\r", buf[0]);
 8001c26:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001c2a:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001c2e:	3b60      	subs	r3, #96	; 0x60
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	4619      	mov	r1, r3
 8001c34:	4887      	ldr	r0, [pc, #540]	; (8001e54 <main+0x75c>)
 8001c36:	f005 fe33 	bl	80078a0 <iprintf>
       }
    int current = 0x4c;
 8001c3a:	234c      	movs	r3, #76	; 0x4c
 8001c3c:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001c40:	f502 7213 	add.w	r2, r2, #588	; 0x24c
 8001c44:	6013      	str	r3, [r2, #0]
    for(int i = 0; i < page_count; ++i){
 8001c46:	2300      	movs	r3, #0
 8001c48:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001c4c:	f502 7212 	add.w	r2, r2, #584	; 0x248
 8001c50:	6013      	str	r3, [r2, #0]
 8001c52:	e0c8      	b.n	8001de6 <main+0x6ee>
        int count = 2;
 8001c54:	2302      	movs	r3, #2
 8001c56:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001c5a:	f502 7211 	add.w	r2, r2, #580	; 0x244
 8001c5e:	6013      	str	r3, [r2, #0]
        buf[0] = 0x8;
 8001c60:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001c64:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001c68:	3b60      	subs	r3, #96	; 0x60
 8001c6a:	2208      	movs	r2, #8
 8001c6c:	701a      	strb	r2, [r3, #0]
        buf[1] = 0x04;
 8001c6e:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001c72:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001c76:	3b60      	subs	r3, #96	; 0x60
 8001c78:	2204      	movs	r2, #4
 8001c7a:	705a      	strb	r2, [r3, #1]
        for(int j = current; j < (current + page_size); ++j){
 8001c7c:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001c80:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001c8a:	f502 7210 	add.w	r2, r2, #576	; 0x240
 8001c8e:	6013      	str	r3, [r2, #0]
 8001c90:	e02d      	b.n	8001cee <main+0x5f6>
            buf[count] = byteF[j];
 8001c92:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001c96:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8001c9a:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001c9e:	f502 7210 	add.w	r2, r2, #576	; 0x240
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	7819      	ldrb	r1, [r3, #0]
 8001ca8:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001cac:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001cb0:	3b60      	subs	r3, #96	; 0x60
 8001cb2:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001cb6:	f502 7211 	add.w	r2, r2, #580	; 0x244
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	460a      	mov	r2, r1
 8001cc0:	701a      	strb	r2, [r3, #0]
            ++count;
 8001cc2:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001cc6:	f503 7311 	add.w	r3, r3, #580	; 0x244
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001cd2:	f502 7211 	add.w	r2, r2, #580	; 0x244
 8001cd6:	6013      	str	r3, [r2, #0]
        for(int j = current; j < (current + page_size); ++j){
 8001cd8:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001cdc:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001ce8:	f502 7210 	add.w	r2, r2, #576	; 0x240
 8001cec:	6013      	str	r3, [r2, #0]
 8001cee:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001cf2:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001cfc:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4413      	add	r3, r2
 8001d04:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001d08:	f502 7210 	add.w	r2, r2, #576	; 0x240
 8001d0c:	6812      	ldr	r2, [r2, #0]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	dbbf      	blt.n	8001c92 <main+0x59a>
        }
        current = current + page_size;
 8001d12:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001d16:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001d20:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4413      	add	r3, r2
 8001d28:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001d2c:	f502 7213 	add.w	r2, r2, #588	; 0x24c
 8001d30:	6013      	str	r3, [r2, #0]

        ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2 + page_size, 5000);
 8001d32:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001d36:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	3302      	adds	r3, #2
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001d46:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001d4a:	3a60      	subs	r2, #96	; 0x60
 8001d4c:	f241 3188 	movw	r1, #5000	; 0x1388
 8001d50:	9100      	str	r1, [sp, #0]
 8001d52:	21aa      	movs	r1, #170	; 0xaa
 8001d54:	483e      	ldr	r0, [pc, #248]	; (8001e50 <main+0x758>)
 8001d56:	f001 fc71 	bl	800363c <HAL_I2C_Master_Transmit>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001d60:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001d64:	7013      	strb	r3, [r2, #0]
        HAL_Delay(340);
 8001d66:	f44f 70aa 	mov.w	r0, #340	; 0x154
 8001d6a:	f001 f923 	bl	8002fb4 <HAL_Delay>
        ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 8001d6e:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001d72:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001d76:	3a60      	subs	r2, #96	; 0x60
 8001d78:	f241 3388 	movw	r3, #5000	; 0x1388
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	2301      	movs	r3, #1
 8001d80:	21ab      	movs	r1, #171	; 0xab
 8001d82:	4833      	ldr	r0, [pc, #204]	; (8001e50 <main+0x758>)
 8001d84:	f001 fd4e 	bl	8003824 <HAL_I2C_Master_Receive>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001d8e:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001d92:	7013      	strb	r3, [r2, #0]
        if(buf[0] != 0x00 || ret != HAL_OK ){
 8001d94:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001d98:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001d9c:	3b60      	subs	r3, #96	; 0x60
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d106      	bne.n	8001db2 <main+0x6ba>
 8001da4:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001da8:	f203 232a 	addw	r3, r3, #554	; 0x22a
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d00e      	beq.n	8001dd0 <main+0x6d8>
                      printf("Error setting page %d : code %x\n\r", i, buf[0]);
 8001db2:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001db6:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001dba:	3b60      	subs	r3, #96	; 0x60
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001dc4:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8001dc8:	6819      	ldr	r1, [r3, #0]
 8001dca:	4823      	ldr	r0, [pc, #140]	; (8001e58 <main+0x760>)
 8001dcc:	f005 fd68 	bl	80078a0 <iprintf>
    for(int i = 0; i < page_count; ++i){
 8001dd0:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001dd4:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001de0:	f502 7212 	add.w	r2, r2, #584	; 0x248
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001dea:	f203 2329 	addw	r3, r3, #553	; 0x229
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001df4:	f502 7212 	add.w	r2, r2, #584	; 0x248
 8001df8:	6812      	ldr	r2, [r2, #0]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	f6ff af2a 	blt.w	8001c54 <main+0x55c>

    } // end for
  //printf("buffer %x\n", byteF[0]);

  /*Go into application Mode*/
  ret_byte = enter_app_mode( &sensor );
 8001e00:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001e04:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fa75 	bl	80012f8 <enter_app_mode>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001e14:	f202 222b 	addw	r2, r2, #555	; 0x22b
 8001e18:	7013      	strb	r3, [r2, #0]
  if ( ret_byte != APP_MODE )
 8001e1a:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001e1e:	f203 232b 	addw	r3, r3, #555	; 0x22b
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d01b      	beq.n	8001e60 <main+0x768>
      {
      printf("Error entering app mode: code %x\n\r", ret_byte );
 8001e28:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001e2c:	f203 232b 	addw	r3, r3, #555	; 0x22b
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	4619      	mov	r1, r3
 8001e34:	4809      	ldr	r0, [pc, #36]	; (8001e5c <main+0x764>)
 8001e36:	f005 fd33 	bl	80078a0 <iprintf>
      process_status_byte( ret_byte );
 8001e3a:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001e3e:	f203 232b 	addw	r3, r3, #555	; 0x22b
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff fbd9 	bl	80015fc <process_status_byte>
      exit( 1 );
 8001e4a:	2001      	movs	r0, #1
 8001e4c:	f004 fc50 	bl	80066f0 <exit>
 8001e50:	20000208 	.word	0x20000208
 8001e54:	0800b5b8 	.word	0x0800b5b8
 8001e58:	0800b5dc 	.word	0x0800b5dc
 8001e5c:	0800b600 	.word	0x0800b600
      } // end if
  
  set_pin_mode( &sensor._mfio_pin, IN );
 8001e60:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001e64:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001e68:	3307      	adds	r3, #7
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff f991 	bl	8001194 <set_pin_mode>
  //config_gpio('D', 1, IN );
  /*set our mode to both raw and algorithm*/
  buf[0] = 0x02;
 8001e72:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001e76:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001e7a:	3b60      	subs	r3, #96	; 0x60
 8001e7c:	2202      	movs	r2, #2
 8001e7e:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x00;
 8001e80:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001e84:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001e88:	3b60      	subs	r3, #96	; 0x60
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	705a      	strb	r2, [r3, #1]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2, 5000);
 8001e8e:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001e92:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001e96:	3a60      	subs	r2, #96	; 0x60
 8001e98:	f241 3388 	movw	r3, #5000	; 0x1388
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	21aa      	movs	r1, #170	; 0xaa
 8001ea2:	48e4      	ldr	r0, [pc, #912]	; (8002234 <main+0xb3c>)
 8001ea4:	f001 fbca 	bl	800363c <HAL_I2C_Master_Transmit>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001eae:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001eb2:	7013      	strb	r3, [r2, #0]
  HAL_Delay(2);
 8001eb4:	2002      	movs	r0, #2
 8001eb6:	f001 f87d 	bl	8002fb4 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 2, 5000);
 8001eba:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001ebe:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001ec2:	3a60      	subs	r2, #96	; 0x60
 8001ec4:	f241 3388 	movw	r3, #5000	; 0x1388
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2302      	movs	r3, #2
 8001ecc:	21ab      	movs	r1, #171	; 0xab
 8001ece:	48d9      	ldr	r0, [pc, #868]	; (8002234 <main+0xb3c>)
 8001ed0:	f001 fca8 	bl	8003824 <HAL_I2C_Master_Receive>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001eda:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001ede:	7013      	strb	r3, [r2, #0]
  printf("error code: %x mode: %x\nr", buf[0],buf[1]);
 8001ee0:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001ee4:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001ee8:	3b60      	subs	r3, #96	; 0x60
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	4619      	mov	r1, r3
 8001eee:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001ef2:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001ef6:	3b60      	subs	r3, #96	; 0x60
 8001ef8:	785b      	ldrb	r3, [r3, #1]
 8001efa:	461a      	mov	r2, r3
 8001efc:	48ce      	ldr	r0, [pc, #824]	; (8002238 <main+0xb40>)
 8001efe:	f005 fccf 	bl	80078a0 <iprintf>

  buf[0] = 0xFF;
 8001f02:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001f06:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001f0a:	3b60      	subs	r3, #96	; 0x60
 8001f0c:	22ff      	movs	r2, #255	; 0xff
 8001f0e:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x03;
 8001f10:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001f14:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001f18:	3b60      	subs	r3, #96	; 0x60
 8001f1a:	2203      	movs	r2, #3
 8001f1c:	705a      	strb	r2, [r3, #1]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2, 5000);
 8001f1e:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001f22:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001f26:	3a60      	subs	r2, #96	; 0x60
 8001f28:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2302      	movs	r3, #2
 8001f30:	21aa      	movs	r1, #170	; 0xaa
 8001f32:	48c0      	ldr	r0, [pc, #768]	; (8002234 <main+0xb3c>)
 8001f34:	f001 fb82 	bl	800363c <HAL_I2C_Master_Transmit>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001f3e:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001f42:	7013      	strb	r3, [r2, #0]
  HAL_Delay(2);
 8001f44:	2002      	movs	r0, #2
 8001f46:	f001 f835 	bl	8002fb4 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 5, 5000);
 8001f4a:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001f4e:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001f52:	3a60      	subs	r2, #96	; 0x60
 8001f54:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	2305      	movs	r3, #5
 8001f5c:	21ab      	movs	r1, #171	; 0xab
 8001f5e:	48b5      	ldr	r0, [pc, #724]	; (8002234 <main+0xb3c>)
 8001f60:	f001 fc60 	bl	8003824 <HAL_I2C_Master_Receive>
 8001f64:	4603      	mov	r3, r0
 8001f66:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8001f6a:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8001f6e:	7013      	strb	r3, [r2, #0]
  printf("error code: %x mode: %x %x %x %x\n\r", buf[0],buf[1], buf[2], buf[3],buf[4]);
 8001f70:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001f74:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001f78:	3b60      	subs	r3, #96	; 0x60
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001f82:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001f86:	3b60      	subs	r3, #96	; 0x60
 8001f88:	785b      	ldrb	r3, [r3, #1]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001f90:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001f94:	3b60      	subs	r3, #96	; 0x60
 8001f96:	789b      	ldrb	r3, [r3, #2]
 8001f98:	461c      	mov	r4, r3
 8001f9a:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001f9e:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001fa2:	3b60      	subs	r3, #96	; 0x60
 8001fa4:	78db      	ldrb	r3, [r3, #3]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001fac:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001fb0:	3b60      	subs	r3, #96	; 0x60
 8001fb2:	791b      	ldrb	r3, [r3, #4]
 8001fb4:	9301      	str	r3, [sp, #4]
 8001fb6:	9200      	str	r2, [sp, #0]
 8001fb8:	4623      	mov	r3, r4
 8001fba:	4602      	mov	r2, r0
 8001fbc:	489f      	ldr	r0, [pc, #636]	; (800223c <main+0xb44>)
 8001fbe:	f005 fc6f 	bl	80078a0 <iprintf>


  buf[0] = 0x10;
 8001fc2:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001fc6:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001fca:	3b60      	subs	r3, #96	; 0x60
 8001fcc:	2210      	movs	r2, #16
 8001fce:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x00;
 8001fd0:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001fd4:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001fd8:	3b60      	subs	r3, #96	; 0x60
 8001fda:	2200      	movs	r2, #0
 8001fdc:	705a      	strb	r2, [r3, #1]
  buf[2] = 0x03;
 8001fde:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8001fe2:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001fe6:	3b60      	subs	r3, #96	; 0x60
 8001fe8:	2203      	movs	r2, #3
 8001fea:	709a      	strb	r2, [r3, #2]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 3, 5000);
 8001fec:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8001ff0:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8001ff4:	3a60      	subs	r2, #96	; 0x60
 8001ff6:	f241 3388 	movw	r3, #5000	; 0x1388
 8001ffa:	9300      	str	r3, [sp, #0]
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	21aa      	movs	r1, #170	; 0xaa
 8002000:	488c      	ldr	r0, [pc, #560]	; (8002234 <main+0xb3c>)
 8002002:	f001 fb1b 	bl	800363c <HAL_I2C_Master_Transmit>
 8002006:	4603      	mov	r3, r0
 8002008:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 800200c:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8002010:	7013      	strb	r3, [r2, #0]
  HAL_Delay(2);
 8002012:	2002      	movs	r0, #2
 8002014:	f000 ffce 	bl	8002fb4 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 8002018:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 800201c:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8002020:	3a60      	subs	r2, #96	; 0x60
 8002022:	f241 3388 	movw	r3, #5000	; 0x1388
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	2301      	movs	r3, #1
 800202a:	21ab      	movs	r1, #171	; 0xab
 800202c:	4881      	ldr	r0, [pc, #516]	; (8002234 <main+0xb3c>)
 800202e:	f001 fbf9 	bl	8003824 <HAL_I2C_Master_Receive>
 8002032:	4603      	mov	r3, r0
 8002034:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002038:	f202 222a 	addw	r2, r2, #554	; 0x22a
 800203c:	7013      	strb	r3, [r2, #0]
  if(buf[0] != 0x00 || ret != HAL_OK ){
 800203e:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002042:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002046:	3b60      	subs	r3, #96	; 0x60
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d106      	bne.n	800205c <main+0x964>
 800204e:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002052:	f203 232a 	addw	r3, r3, #554	; 0x22a
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d009      	beq.n	8002070 <main+0x978>
      printf("Error setting mode: code %x\n\r", buf[0]);
 800205c:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002060:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002064:	3b60      	subs	r3, #96	; 0x60
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	4619      	mov	r1, r3
 800206a:	4875      	ldr	r0, [pc, #468]	; (8002240 <main+0xb48>)
 800206c:	f005 fc18 	bl	80078a0 <iprintf>
  }

  /*Set FIFO threshold as almost full at 0x0F*/
  buf[0] = 0x10;
 8002070:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002074:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002078:	3b60      	subs	r3, #96	; 0x60
 800207a:	2210      	movs	r2, #16
 800207c:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x01;
 800207e:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002082:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002086:	3b60      	subs	r3, #96	; 0x60
 8002088:	2201      	movs	r2, #1
 800208a:	705a      	strb	r2, [r3, #1]
  buf[2] = samples;
 800208c:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002090:	f503 730b 	add.w	r3, r3, #556	; 0x22c
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	b2da      	uxtb	r2, r3
 8002098:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800209c:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80020a0:	3b60      	subs	r3, #96	; 0x60
 80020a2:	709a      	strb	r2, [r3, #2]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 3, 5000);
 80020a4:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 80020a8:	f502 7216 	add.w	r2, r2, #600	; 0x258
 80020ac:	3a60      	subs	r2, #96	; 0x60
 80020ae:	f241 3388 	movw	r3, #5000	; 0x1388
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	2303      	movs	r3, #3
 80020b6:	21aa      	movs	r1, #170	; 0xaa
 80020b8:	485e      	ldr	r0, [pc, #376]	; (8002234 <main+0xb3c>)
 80020ba:	f001 fabf 	bl	800363c <HAL_I2C_Master_Transmit>
 80020be:	4603      	mov	r3, r0
 80020c0:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80020c4:	f202 222a 	addw	r2, r2, #554	; 0x22a
 80020c8:	7013      	strb	r3, [r2, #0]
  HAL_Delay(2);
 80020ca:	2002      	movs	r0, #2
 80020cc:	f000 ff72 	bl	8002fb4 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 80020d0:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 80020d4:	f502 7216 	add.w	r2, r2, #600	; 0x258
 80020d8:	3a60      	subs	r2, #96	; 0x60
 80020da:	f241 3388 	movw	r3, #5000	; 0x1388
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	2301      	movs	r3, #1
 80020e2:	21ab      	movs	r1, #171	; 0xab
 80020e4:	4853      	ldr	r0, [pc, #332]	; (8002234 <main+0xb3c>)
 80020e6:	f001 fb9d 	bl	8003824 <HAL_I2C_Master_Receive>
 80020ea:	4603      	mov	r3, r0
 80020ec:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80020f0:	f202 222a 	addw	r2, r2, #554	; 0x22a
 80020f4:	7013      	strb	r3, [r2, #0]
    if(buf[0] != 0x00 || ret != HAL_OK ){
 80020f6:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80020fa:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80020fe:	3b60      	subs	r3, #96	; 0x60
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d106      	bne.n	8002114 <main+0xa1c>
 8002106:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800210a:	f203 232a 	addw	r3, r3, #554	; 0x22a
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d009      	beq.n	8002128 <main+0xa30>
      printf("Error setting FIFO threshold code: %x\n\r", buf[0]);
 8002114:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002118:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800211c:	3b60      	subs	r3, #96	; 0x60
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	4619      	mov	r1, r3
 8002122:	4848      	ldr	r0, [pc, #288]	; (8002244 <main+0xb4c>)
 8002124:	f005 fbbc 	bl	80078a0 <iprintf>
    }


  /*Enable the sensor*/
  buf[0] = 0x44;
 8002128:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800212c:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002130:	3b60      	subs	r3, #96	; 0x60
 8002132:	2244      	movs	r2, #68	; 0x44
 8002134:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x03;
 8002136:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800213a:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800213e:	3b60      	subs	r3, #96	; 0x60
 8002140:	2203      	movs	r2, #3
 8002142:	705a      	strb	r2, [r3, #1]
  buf[2] = 0x01;
 8002144:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002148:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800214c:	3b60      	subs	r3, #96	; 0x60
 800214e:	2201      	movs	r2, #1
 8002150:	709a      	strb	r2, [r3, #2]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 3, 5000);
 8002152:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8002156:	f502 7216 	add.w	r2, r2, #600	; 0x258
 800215a:	3a60      	subs	r2, #96	; 0x60
 800215c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002160:	9300      	str	r3, [sp, #0]
 8002162:	2303      	movs	r3, #3
 8002164:	21aa      	movs	r1, #170	; 0xaa
 8002166:	4833      	ldr	r0, [pc, #204]	; (8002234 <main+0xb3c>)
 8002168:	f001 fa68 	bl	800363c <HAL_I2C_Master_Transmit>
 800216c:	4603      	mov	r3, r0
 800216e:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002172:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8002176:	7013      	strb	r3, [r2, #0]
  HAL_Delay(40);
 8002178:	2028      	movs	r0, #40	; 0x28
 800217a:	f000 ff1b 	bl	8002fb4 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 800217e:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8002182:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8002186:	3a60      	subs	r2, #96	; 0x60
 8002188:	f241 3388 	movw	r3, #5000	; 0x1388
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	2301      	movs	r3, #1
 8002190:	21ab      	movs	r1, #171	; 0xab
 8002192:	4828      	ldr	r0, [pc, #160]	; (8002234 <main+0xb3c>)
 8002194:	f001 fb46 	bl	8003824 <HAL_I2C_Master_Receive>
 8002198:	4603      	mov	r3, r0
 800219a:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 800219e:	f202 222a 	addw	r2, r2, #554	; 0x22a
 80021a2:	7013      	strb	r3, [r2, #0]
    if(buf[0] != 0x00 || ret != HAL_OK ){
 80021a4:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80021a8:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80021ac:	3b60      	subs	r3, #96	; 0x60
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d106      	bne.n	80021c2 <main+0xaca>
 80021b4:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80021b8:	f203 232a 	addw	r3, r3, #554	; 0x22a
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d009      	beq.n	80021d6 <main+0xade>
      printf("Error enabling sensor code: %x\n\r", buf[0]);
 80021c2:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80021c6:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80021ca:	3b60      	subs	r3, #96	; 0x60
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	4619      	mov	r1, r3
 80021d0:	481d      	ldr	r0, [pc, #116]	; (8002248 <main+0xb50>)
 80021d2:	f005 fb65 	bl	80078a0 <iprintf>
    }
  /*Enable the algorithm*/
  buf[0] = 0x52;
 80021d6:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80021da:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80021de:	3b60      	subs	r3, #96	; 0x60
 80021e0:	2252      	movs	r2, #82	; 0x52
 80021e2:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x02;
 80021e4:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80021e8:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80021ec:	3b60      	subs	r3, #96	; 0x60
 80021ee:	2202      	movs	r2, #2
 80021f0:	705a      	strb	r2, [r3, #1]
  buf[2] = 0x01;
 80021f2:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80021f6:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80021fa:	3b60      	subs	r3, #96	; 0x60
 80021fc:	2201      	movs	r2, #1
 80021fe:	709a      	strb	r2, [r3, #2]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 3, 5000);
 8002200:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8002204:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8002208:	3a60      	subs	r2, #96	; 0x60
 800220a:	f241 3388 	movw	r3, #5000	; 0x1388
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	2303      	movs	r3, #3
 8002212:	21aa      	movs	r1, #170	; 0xaa
 8002214:	4807      	ldr	r0, [pc, #28]	; (8002234 <main+0xb3c>)
 8002216:	f001 fa11 	bl	800363c <HAL_I2C_Master_Transmit>
 800221a:	4603      	mov	r3, r0
 800221c:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002220:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8002224:	7013      	strb	r3, [r2, #0]
  HAL_Delay(40);
 8002226:	2028      	movs	r0, #40	; 0x28
 8002228:	f000 fec4 	bl	8002fb4 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 800222c:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8002230:	e00c      	b.n	800224c <main+0xb54>
 8002232:	bf00      	nop
 8002234:	20000208 	.word	0x20000208
 8002238:	0800b624 	.word	0x0800b624
 800223c:	0800b640 	.word	0x0800b640
 8002240:	0800b664 	.word	0x0800b664
 8002244:	0800b684 	.word	0x0800b684
 8002248:	0800b6ac 	.word	0x0800b6ac
 800224c:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8002250:	3a60      	subs	r2, #96	; 0x60
 8002252:	f241 3388 	movw	r3, #5000	; 0x1388
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	2301      	movs	r3, #1
 800225a:	21ab      	movs	r1, #171	; 0xab
 800225c:	48c7      	ldr	r0, [pc, #796]	; (800257c <main+0xe84>)
 800225e:	f001 fae1 	bl	8003824 <HAL_I2C_Master_Receive>
 8002262:	4603      	mov	r3, r0
 8002264:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002268:	f202 222a 	addw	r2, r2, #554	; 0x22a
 800226c:	7013      	strb	r3, [r2, #0]
    if(buf[0] != 0x00 || ret != HAL_OK ){
 800226e:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002272:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002276:	3b60      	subs	r3, #96	; 0x60
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d106      	bne.n	800228c <main+0xb94>
 800227e:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002282:	f203 232a 	addw	r3, r3, #554	; 0x22a
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d009      	beq.n	80022a0 <main+0xba8>
      printf("Error Enabling Algorithm code: %x\n\r", buf[0]);
 800228c:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002290:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002294:	3b60      	subs	r3, #96	; 0x60
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	4619      	mov	r1, r3
 800229a:	48b9      	ldr	r0, [pc, #740]	; (8002580 <main+0xe88>)
 800229c:	f005 fb00 	bl	80078a0 <iprintf>
    }


  float heart_rate = 0;
 80022a0:	f04f 0300 	mov.w	r3, #0
 80022a4:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80022a8:	f502 720f 	add.w	r2, r2, #572	; 0x23c
 80022ac:	6013      	str	r3, [r2, #0]
  float SpO2 = 0;
 80022ae:	f04f 0300 	mov.w	r3, #0
 80022b2:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80022b6:	f502 720e 	add.w	r2, r2, #568	; 0x238
 80022ba:	6013      	str	r3, [r2, #0]
  while (1)
      {
	  	//HAL_UART_Receive(&hlpuart1, buff, 10, 0xFFFF );
	    //buff[10] = '\0';
	    //printf("%s\n\r", buff);
        HAL_Delay(1000);
 80022bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022c0:	f000 fe78 	bl	8002fb4 <HAL_Delay>

        int error;
        // read sensor hub status
        buf[0] = 0x00;
 80022c4:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80022c8:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80022cc:	3b60      	subs	r3, #96	; 0x60
 80022ce:	2200      	movs	r2, #0
 80022d0:	701a      	strb	r2, [r3, #0]
        buf[1] = 0x00;
 80022d2:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80022d6:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80022da:	3b60      	subs	r3, #96	; 0x60
 80022dc:	2200      	movs	r2, #0
 80022de:	705a      	strb	r2, [r3, #1]
        ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2, 5000);
 80022e0:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 80022e4:	f502 7216 	add.w	r2, r2, #600	; 0x258
 80022e8:	3a60      	subs	r2, #96	; 0x60
 80022ea:	f241 3388 	movw	r3, #5000	; 0x1388
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	2302      	movs	r3, #2
 80022f2:	21aa      	movs	r1, #170	; 0xaa
 80022f4:	48a1      	ldr	r0, [pc, #644]	; (800257c <main+0xe84>)
 80022f6:	f001 f9a1 	bl	800363c <HAL_I2C_Master_Transmit>
 80022fa:	4603      	mov	r3, r0
 80022fc:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002300:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8002304:	7013      	strb	r3, [r2, #0]
        if ( ret != HAL_OK ) 
 8002306:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800230a:	f203 232a 	addw	r3, r3, #554	; 0x22a
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d009      	beq.n	8002328 <main+0xc30>
            {
            printf("Error sensor write\\n\r");
 8002314:	489b      	ldr	r0, [pc, #620]	; (8002584 <main+0xe8c>)
 8002316:	f005 fac3 	bl	80078a0 <iprintf>
            error = 1;
 800231a:	2301      	movs	r3, #1
 800231c:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002320:	f502 7202 	add.w	r2, r2, #520	; 0x208
 8002324:	6013      	str	r3, [r2, #0]
            continue;
 8002326:	e23a      	b.n	800279e <main+0x10a6>
            } 
        ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 2, 5000);
 8002328:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 800232c:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8002330:	3a60      	subs	r2, #96	; 0x60
 8002332:	f241 3388 	movw	r3, #5000	; 0x1388
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	2302      	movs	r3, #2
 800233a:	21ab      	movs	r1, #171	; 0xab
 800233c:	488f      	ldr	r0, [pc, #572]	; (800257c <main+0xe84>)
 800233e:	f001 fa71 	bl	8003824 <HAL_I2C_Master_Receive>
 8002342:	4603      	mov	r3, r0
 8002344:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002348:	f202 222a 	addw	r2, r2, #554	; 0x22a
 800234c:	7013      	strb	r3, [r2, #0]
        if(buf[1] != 0x08)
 800234e:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002352:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002356:	3b60      	subs	r3, #96	; 0x60
 8002358:	785b      	ldrb	r3, [r3, #1]
 800235a:	2b08      	cmp	r3, #8
 800235c:	d00a      	beq.n	8002374 <main+0xc7c>
            {
            printf("Data bit not ready %x \n\r", buf[2]);
 800235e:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002362:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002366:	3b60      	subs	r3, #96	; 0x60
 8002368:	789b      	ldrb	r3, [r3, #2]
 800236a:	4619      	mov	r1, r3
 800236c:	4886      	ldr	r0, [pc, #536]	; (8002588 <main+0xe90>)
 800236e:	f005 fa97 	bl	80078a0 <iprintf>
            continue;
 8002372:	e214      	b.n	800279e <main+0x10a6>
            } // end if
        else if(buf[0] != 0x0)
 8002374:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002378:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800237c:	3b60      	subs	r3, #96	; 0x60
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00a      	beq.n	800239a <main+0xca2>
            {
            printf(" %x error \n\r", buf[1]);
 8002384:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002388:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800238c:	3b60      	subs	r3, #96	; 0x60
 800238e:	785b      	ldrb	r3, [r3, #1]
 8002390:	4619      	mov	r1, r3
 8002392:	487e      	ldr	r0, [pc, #504]	; (800258c <main+0xe94>)
 8002394:	f005 fa84 	bl	80078a0 <iprintf>
            continue;
 8002398:	e201      	b.n	800279e <main+0x10a6>
            } // end if
        // read FIFO hub status
        buf[0] = 0x12;
 800239a:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800239e:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80023a2:	3b60      	subs	r3, #96	; 0x60
 80023a4:	2212      	movs	r2, #18
 80023a6:	701a      	strb	r2, [r3, #0]
        buf[1] = 0x00;
 80023a8:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80023ac:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80023b0:	3b60      	subs	r3, #96	; 0x60
 80023b2:	2200      	movs	r2, #0
 80023b4:	705a      	strb	r2, [r3, #1]
        ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2, 5000);
 80023b6:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 80023ba:	f502 7216 	add.w	r2, r2, #600	; 0x258
 80023be:	3a60      	subs	r2, #96	; 0x60
 80023c0:	f241 3388 	movw	r3, #5000	; 0x1388
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	2302      	movs	r3, #2
 80023c8:	21aa      	movs	r1, #170	; 0xaa
 80023ca:	486c      	ldr	r0, [pc, #432]	; (800257c <main+0xe84>)
 80023cc:	f001 f936 	bl	800363c <HAL_I2C_Master_Transmit>
 80023d0:	4603      	mov	r3, r0
 80023d2:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80023d6:	f202 222a 	addw	r2, r2, #554	; 0x22a
 80023da:	7013      	strb	r3, [r2, #0]
        if ( ret != HAL_OK ) 
 80023dc:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80023e0:	f203 232a 	addw	r3, r3, #554	; 0x22a
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d009      	beq.n	80023fe <main+0xd06>
            {
            printf("Error algorithm write\r\n");
 80023ea:	4869      	ldr	r0, [pc, #420]	; (8002590 <main+0xe98>)
 80023ec:	f005 fade 	bl	80079ac <puts>
            error = 1;
 80023f0:	2301      	movs	r3, #1
 80023f2:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80023f6:	f502 7202 	add.w	r2, r2, #520	; 0x208
 80023fa:	6013      	str	r3, [r2, #0]
            continue;
 80023fc:	e1cf      	b.n	800279e <main+0x10a6>
            } 
        ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 2, 5000);
 80023fe:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8002402:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8002406:	3a60      	subs	r2, #96	; 0x60
 8002408:	f241 3388 	movw	r3, #5000	; 0x1388
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	2302      	movs	r3, #2
 8002410:	21ab      	movs	r1, #171	; 0xab
 8002412:	485a      	ldr	r0, [pc, #360]	; (800257c <main+0xe84>)
 8002414:	f001 fa06 	bl	8003824 <HAL_I2C_Master_Receive>
 8002418:	4603      	mov	r3, r0
 800241a:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 800241e:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8002422:	7013      	strb	r3, [r2, #0]
        int sample_size = buf[1];
 8002424:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002428:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800242c:	3b60      	subs	r3, #96	; 0x60
 800242e:	785b      	ldrb	r3, [r3, #1]
 8002430:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002434:	f502 7207 	add.w	r2, r2, #540	; 0x21c
 8002438:	6013      	str	r3, [r2, #0]
        if(buf[0] != 0x0)
 800243a:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800243e:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002442:	3b60      	subs	r3, #96	; 0x60
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d00a      	beq.n	8002460 <main+0xd68>
            {
            printf(" %x error \n\r", buf[1]);
 800244a:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800244e:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002452:	3b60      	subs	r3, #96	; 0x60
 8002454:	785b      	ldrb	r3, [r3, #1]
 8002456:	4619      	mov	r1, r3
 8002458:	484c      	ldr	r0, [pc, #304]	; (800258c <main+0xe94>)
 800245a:	f005 fa21 	bl	80078a0 <iprintf>
            continue;
 800245e:	e19e      	b.n	800279e <main+0x10a6>
            } // end if
        // read the data
        buf[0] = 0x12;
 8002460:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002464:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002468:	3b60      	subs	r3, #96	; 0x60
 800246a:	2212      	movs	r2, #18
 800246c:	701a      	strb	r2, [r3, #0]
        buf[1] = 0x01;
 800246e:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002472:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002476:	3b60      	subs	r3, #96	; 0x60
 8002478:	2201      	movs	r2, #1
 800247a:	705a      	strb	r2, [r3, #1]
        ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2, 5000);
 800247c:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8002480:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8002484:	3a60      	subs	r2, #96	; 0x60
 8002486:	f241 3388 	movw	r3, #5000	; 0x1388
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	2302      	movs	r3, #2
 800248e:	21aa      	movs	r1, #170	; 0xaa
 8002490:	483a      	ldr	r0, [pc, #232]	; (800257c <main+0xe84>)
 8002492:	f001 f8d3 	bl	800363c <HAL_I2C_Master_Transmit>
 8002496:	4603      	mov	r3, r0
 8002498:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 800249c:	f202 222a 	addw	r2, r2, #554	; 0x22a
 80024a0:	7013      	strb	r3, [r2, #0]
        ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0],2, 5000);
 80024a2:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 80024a6:	f502 7216 	add.w	r2, r2, #600	; 0x258
 80024aa:	3a60      	subs	r2, #96	; 0x60
 80024ac:	f241 3388 	movw	r3, #5000	; 0x1388
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	2302      	movs	r3, #2
 80024b4:	21ab      	movs	r1, #171	; 0xab
 80024b6:	4831      	ldr	r0, [pc, #196]	; (800257c <main+0xe84>)
 80024b8:	f001 f9b4 	bl	8003824 <HAL_I2C_Master_Receive>
 80024bc:	4603      	mov	r3, r0
 80024be:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80024c2:	f202 222a 	addw	r2, r2, #554	; 0x22a
 80024c6:	7013      	strb	r3, [r2, #0]
        if ( ret != HAL_OK ) 
 80024c8:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80024cc:	f203 232a 	addw	r3, r3, #554	; 0x22a
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d009      	beq.n	80024ea <main+0xdf2>
            {
            printf("Error algorithm read\n\r");
 80024d6:	482f      	ldr	r0, [pc, #188]	; (8002594 <main+0xe9c>)
 80024d8:	f005 f9e2 	bl	80078a0 <iprintf>
            error = 1;
 80024dc:	2301      	movs	r3, #1
 80024de:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80024e2:	f502 7202 	add.w	r2, r2, #520	; 0x208
 80024e6:	6013      	str	r3, [r2, #0]
            continue;
 80024e8:	e159      	b.n	800279e <main+0x10a6>
            } // end if
        int length_of_data = 1 + 18*sample_size;
 80024ea:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80024ee:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	4613      	mov	r3, r2
 80024f6:	00db      	lsls	r3, r3, #3
 80024f8:	4413      	add	r3, r2
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	3301      	adds	r3, #1
 80024fe:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002502:	f502 7206 	add.w	r2, r2, #536	; 0x218
 8002506:	6013      	str	r3, [r2, #0]
        ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0],length_of_data, 5000);
 8002508:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800250c:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	b29b      	uxth	r3, r3
 8002514:	f507 3278 	add.w	r2, r7, #253952	; 0x3e000
 8002518:	f502 7216 	add.w	r2, r2, #600	; 0x258
 800251c:	3a60      	subs	r2, #96	; 0x60
 800251e:	f241 3188 	movw	r1, #5000	; 0x1388
 8002522:	9100      	str	r1, [sp, #0]
 8002524:	21ab      	movs	r1, #171	; 0xab
 8002526:	4815      	ldr	r0, [pc, #84]	; (800257c <main+0xe84>)
 8002528:	f001 f97c 	bl	8003824 <HAL_I2C_Master_Receive>
 800252c:	4603      	mov	r3, r0
 800252e:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002532:	f202 222a 	addw	r2, r2, #554	; 0x22a
 8002536:	7013      	strb	r3, [r2, #0]
        //ret = HAL_I2C_Master_Recieve(&hi2c1, Read_HM, &buf[0],2, 5000); //checks status
        if(buf[0] != 0x0)
 8002538:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800253c:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002540:	3b60      	subs	r3, #96	; 0x60
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d00a      	beq.n	800255e <main+0xe66>
            {
            printf(" %x error \n\r", buf[1]);
 8002548:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800254c:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002550:	3b60      	subs	r3, #96	; 0x60
 8002552:	785b      	ldrb	r3, [r3, #1]
 8002554:	4619      	mov	r1, r3
 8002556:	480d      	ldr	r0, [pc, #52]	; (800258c <main+0xe94>)
 8002558:	f005 f9a2 	bl	80078a0 <iprintf>
            continue;
 800255c:	e11f      	b.n	800279e <main+0x10a6>
            } // end if
        // this gets us our data for heart_rate and SpO2
        float viable = 0.0; //counts how many viable samples we have
 800255e:	f04f 0300 	mov.w	r3, #0
 8002562:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002566:	f502 720d 	add.w	r2, r2, #564	; 0x234
 800256a:	6013      	str	r3, [r2, #0]
        for(int i = 13; i < length_of_data; i = i + 18)
 800256c:	230d      	movs	r3, #13
 800256e:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002572:	f502 720c 	add.w	r2, r2, #560	; 0x230
 8002576:	6013      	str	r3, [r2, #0]
 8002578:	e0c3      	b.n	8002702 <main+0x100a>
 800257a:	bf00      	nop
 800257c:	20000208 	.word	0x20000208
 8002580:	0800b6d0 	.word	0x0800b6d0
 8002584:	0800b6f4 	.word	0x0800b6f4
 8002588:	0800b70c 	.word	0x0800b70c
 800258c:	0800b728 	.word	0x0800b728
 8002590:	0800b738 	.word	0x0800b738
 8002594:	0800b750 	.word	0x0800b750
        	{
            int temp_heart = (buf[i]<<8) + buf[i+1];
 8002598:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 800259c:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80025a0:	3b60      	subs	r3, #96	; 0x60
 80025a2:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80025a6:	f502 720c 	add.w	r2, r2, #560	; 0x230
 80025aa:	6812      	ldr	r2, [r2, #0]
 80025ac:	4413      	add	r3, r2
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	021a      	lsls	r2, r3, #8
 80025b2:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80025b6:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	1c59      	adds	r1, r3, #1
 80025be:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80025c2:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80025c6:	3b60      	subs	r3, #96	; 0x60
 80025c8:	5c5b      	ldrb	r3, [r3, r1]
 80025ca:	4413      	add	r3, r2
 80025cc:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80025d0:	f502 7205 	add.w	r2, r2, #532	; 0x214
 80025d4:	6013      	str	r3, [r2, #0]
            temp_heart = temp_heart >> 1; //need to change to account for the 0.1
 80025d6:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80025da:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	105b      	asrs	r3, r3, #1
 80025e2:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80025e6:	f502 7205 	add.w	r2, r2, #532	; 0x214
 80025ea:	6013      	str	r3, [r2, #0]
            int temp_SpO2 = (buf[i+3]<<8) + buf[i+4];
 80025ec:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80025f0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	1cda      	adds	r2, r3, #3
 80025f8:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 80025fc:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002600:	3b60      	subs	r3, #96	; 0x60
 8002602:	5c9b      	ldrb	r3, [r3, r2]
 8002604:	021a      	lsls	r2, r3, #8
 8002606:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800260a:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	1d19      	adds	r1, r3, #4
 8002612:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002616:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800261a:	3b60      	subs	r3, #96	; 0x60
 800261c:	5c5b      	ldrb	r3, [r3, r1]
 800261e:	4413      	add	r3, r2
 8002620:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 8002624:	f502 7204 	add.w	r2, r2, #528	; 0x210
 8002628:	6013      	str	r3, [r2, #0]
            temp_heart = temp_heart >> 1; //need to change to account for the 0.1
 800262a:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800262e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	105b      	asrs	r3, r3, #1
 8002636:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 800263a:	f502 7205 	add.w	r2, r2, #532	; 0x214
 800263e:	6013      	str	r3, [r2, #0]
            int finger_status = buf[i+5];
 8002640:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002644:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	1d5a      	adds	r2, r3, #5
 800264c:	f507 3378 	add.w	r3, r7, #253952	; 0x3e000
 8002650:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002654:	3b60      	subs	r3, #96	; 0x60
 8002656:	5c9b      	ldrb	r3, [r3, r2]
 8002658:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 800265c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8002660:	6013      	str	r3, [r2, #0]
            if(finger_status == 3)
 8002662:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002666:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2b03      	cmp	r3, #3
 800266e:	d13d      	bne.n	80026ec <main+0xff4>
                {
                ++viable;
 8002670:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002674:	f503 730d 	add.w	r3, r3, #564	; 0x234
 8002678:	edd3 7a00 	vldr	s15, [r3]
 800267c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002680:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002684:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002688:	f503 730d 	add.w	r3, r3, #564	; 0x234
 800268c:	edc3 7a00 	vstr	s15, [r3]
                heart_rate += temp_heart;
 8002690:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002694:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	ee07 3a90 	vmov	s15, r3
 800269e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026a2:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80026a6:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 80026aa:	ed93 7a00 	vldr	s14, [r3]
 80026ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026b2:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80026b6:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 80026ba:	edc3 7a00 	vstr	s15, [r3]
                SpO2 += temp_SpO2;
 80026be:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80026c2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	ee07 3a90 	vmov	s15, r3
 80026cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026d0:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80026d4:	f503 730e 	add.w	r3, r3, #568	; 0x238
 80026d8:	ed93 7a00 	vldr	s14, [r3]
 80026dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026e0:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80026e4:	f503 730e 	add.w	r3, r3, #568	; 0x238
 80026e8:	edc3 7a00 	vstr	s15, [r3]
        for(int i = 13; i < length_of_data; i = i + 18)
 80026ec:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 80026f0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	3312      	adds	r3, #18
 80026f8:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80026fc:	f502 720c 	add.w	r2, r2, #560	; 0x230
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002706:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002710:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	429a      	cmp	r2, r3
 8002718:	f6ff af3e 	blt.w	8002598 <main+0xea0>
                } // end if
            } // end for
        heart_rate = heart_rate / viable;
 800271c:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002720:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8002724:	edd3 6a00 	vldr	s13, [r3]
 8002728:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800272c:	f503 730d 	add.w	r3, r3, #564	; 0x234
 8002730:	ed93 7a00 	vldr	s14, [r3]
 8002734:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002738:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800273c:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8002740:	edc3 7a00 	vstr	s15, [r3]
        SpO2 = SpO2 / viable; //average out our sample value
 8002744:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002748:	f503 730e 	add.w	r3, r3, #568	; 0x238
 800274c:	edd3 6a00 	vldr	s13, [r3]
 8002750:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002754:	f503 730d 	add.w	r3, r3, #564	; 0x234
 8002758:	ed93 7a00 	vldr	s14, [r3]
 800275c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002760:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002764:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8002768:	edc3 7a00 	vstr	s15, [r3]

        printf("heart: %f, SpO2: %f\n\r", heart_rate, SpO2);
 800276c:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002770:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8002774:	6818      	ldr	r0, [r3, #0]
 8002776:	f7fd feff 	bl	8000578 <__aeabi_f2d>
 800277a:	4604      	mov	r4, r0
 800277c:	460d      	mov	r5, r1
 800277e:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8002782:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8002786:	6818      	ldr	r0, [r3, #0]
 8002788:	f7fd fef6 	bl	8000578 <__aeabi_f2d>
 800278c:	4602      	mov	r2, r0
 800278e:	460b      	mov	r3, r1
 8002790:	e9cd 2300 	strd	r2, r3, [sp]
 8002794:	4622      	mov	r2, r4
 8002796:	462b      	mov	r3, r5
 8002798:	4801      	ldr	r0, [pc, #4]	; (80027a0 <main+0x10a8>)
 800279a:	f005 f881 	bl	80078a0 <iprintf>
      {
 800279e:	e58d      	b.n	80022bc <main+0xbc4>
 80027a0:	0800b768 	.word	0x0800b768

080027a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b0bc      	sub	sp, #240	; 0xf0
 80027a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027aa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80027ae:	2244      	movs	r2, #68	; 0x44
 80027b0:	2100      	movs	r1, #0
 80027b2:	4618      	mov	r0, r3
 80027b4:	f003 ffee 	bl	8006794 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027b8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
 80027c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027c8:	1d3b      	adds	r3, r7, #4
 80027ca:	2294      	movs	r2, #148	; 0x94
 80027cc:	2100      	movs	r1, #0
 80027ce:	4618      	mov	r0, r3
 80027d0:	f003 ffe0 	bl	8006794 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80027d4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80027d8:	f001 fbb2 	bl	8003f40 <HAL_PWREx_ControlVoltageScaling>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <SystemClock_Config+0x42>
  {
    Error_Handler();
 80027e2:	f000 f96f 	bl	8002ac4 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80027e6:	2310      	movs	r3, #16
 80027e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80027ec:	2301      	movs	r3, #1
 80027ee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80027f2:	2300      	movs	r3, #0
 80027f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80027f8:	2360      	movs	r3, #96	; 0x60
 80027fa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80027fe:	2300      	movs	r3, #0
 8002800:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002804:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002808:	4618      	mov	r0, r3
 800280a:	f001 fc4d 	bl	80040a8 <HAL_RCC_OscConfig>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002814:	f000 f956 	bl	8002ac4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002818:	230f      	movs	r3, #15
 800281a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800281e:	2300      	movs	r3, #0
 8002820:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002824:	2300      	movs	r3, #0
 8002826:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800282a:	2300      	movs	r3, #0
 800282c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002830:	2300      	movs	r3, #0
 8002832:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002836:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800283a:	2100      	movs	r1, #0
 800283c:	4618      	mov	r0, r3
 800283e:	f002 f859 	bl	80048f4 <HAL_RCC_ClockConfig>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8002848:	f000 f93c 	bl	8002ac4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 800284c:	2360      	movs	r3, #96	; 0x60
 800284e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002850:	2300      	movs	r3, #0
 8002852:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002854:	2300      	movs	r3, #0
 8002856:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002858:	1d3b      	adds	r3, r7, #4
 800285a:	4618      	mov	r0, r3
 800285c:	f002 fafc 	bl	8004e58 <HAL_RCCEx_PeriphCLKConfig>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002866:	f000 f92d 	bl	8002ac4 <Error_Handler>
  }
}
 800286a:	bf00      	nop
 800286c:	37f0      	adds	r7, #240	; 0xf0
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
	...

08002874 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002878:	4b1b      	ldr	r3, [pc, #108]	; (80028e8 <MX_I2C1_Init+0x74>)
 800287a:	4a1c      	ldr	r2, [pc, #112]	; (80028ec <MX_I2C1_Init+0x78>)
 800287c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 800287e:	4b1a      	ldr	r3, [pc, #104]	; (80028e8 <MX_I2C1_Init+0x74>)
 8002880:	f640 6214 	movw	r2, #3604	; 0xe14
 8002884:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002886:	4b18      	ldr	r3, [pc, #96]	; (80028e8 <MX_I2C1_Init+0x74>)
 8002888:	2200      	movs	r2, #0
 800288a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800288c:	4b16      	ldr	r3, [pc, #88]	; (80028e8 <MX_I2C1_Init+0x74>)
 800288e:	2201      	movs	r2, #1
 8002890:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002892:	4b15      	ldr	r3, [pc, #84]	; (80028e8 <MX_I2C1_Init+0x74>)
 8002894:	2200      	movs	r2, #0
 8002896:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002898:	4b13      	ldr	r3, [pc, #76]	; (80028e8 <MX_I2C1_Init+0x74>)
 800289a:	2200      	movs	r2, #0
 800289c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800289e:	4b12      	ldr	r3, [pc, #72]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028a4:	4b10      	ldr	r3, [pc, #64]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028aa:	4b0f      	ldr	r3, [pc, #60]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028b0:	480d      	ldr	r0, [pc, #52]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028b2:	f000 fe33 	bl	800351c <HAL_I2C_Init>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80028bc:	f000 f902 	bl	8002ac4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80028c0:	2100      	movs	r1, #0
 80028c2:	4809      	ldr	r0, [pc, #36]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028c4:	f001 fa84 	bl	8003dd0 <HAL_I2CEx_ConfigAnalogFilter>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80028ce:	f000 f8f9 	bl	8002ac4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80028d2:	2100      	movs	r1, #0
 80028d4:	4804      	ldr	r0, [pc, #16]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028d6:	f001 fac6 	bl	8003e66 <HAL_I2CEx_ConfigDigitalFilter>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80028e0:	f000 f8f0 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80028e4:	bf00      	nop
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	20000208 	.word	0x20000208
 80028ec:	40005400 	.word	0x40005400

080028f0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80028f4:	4b22      	ldr	r3, [pc, #136]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 80028f6:	4a23      	ldr	r2, [pc, #140]	; (8002984 <MX_LPUART1_UART_Init+0x94>)
 80028f8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80028fa:	4b21      	ldr	r3, [pc, #132]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 80028fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002900:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002902:	4b1f      	ldr	r3, [pc, #124]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 8002904:	2200      	movs	r2, #0
 8002906:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002908:	4b1d      	ldr	r3, [pc, #116]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 800290a:	2200      	movs	r2, #0
 800290c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800290e:	4b1c      	ldr	r3, [pc, #112]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 8002910:	2200      	movs	r2, #0
 8002912:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002914:	4b1a      	ldr	r3, [pc, #104]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 8002916:	220c      	movs	r2, #12
 8002918:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800291a:	4b19      	ldr	r3, [pc, #100]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 800291c:	2200      	movs	r2, #0
 800291e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002920:	4b17      	ldr	r3, [pc, #92]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 8002922:	2200      	movs	r2, #0
 8002924:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002926:	4b16      	ldr	r3, [pc, #88]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 8002928:	2200      	movs	r2, #0
 800292a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800292c:	4b14      	ldr	r3, [pc, #80]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 800292e:	2200      	movs	r2, #0
 8002930:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002932:	4b13      	ldr	r3, [pc, #76]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 8002934:	2200      	movs	r2, #0
 8002936:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002938:	4811      	ldr	r0, [pc, #68]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 800293a:	f002 ffa5 	bl	8005888 <HAL_UART_Init>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002944:	f000 f8be 	bl	8002ac4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002948:	2100      	movs	r1, #0
 800294a:	480d      	ldr	r0, [pc, #52]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 800294c:	f003 fdc7 	bl	80064de <HAL_UARTEx_SetTxFifoThreshold>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002956:	f000 f8b5 	bl	8002ac4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800295a:	2100      	movs	r1, #0
 800295c:	4808      	ldr	r0, [pc, #32]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 800295e:	f003 fdfc 	bl	800655a <HAL_UARTEx_SetRxFifoThreshold>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002968:	f000 f8ac 	bl	8002ac4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800296c:	4804      	ldr	r0, [pc, #16]	; (8002980 <MX_LPUART1_UART_Init+0x90>)
 800296e:	f003 fd7d 	bl	800646c <HAL_UARTEx_DisableFifoMode>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002978:	f000 f8a4 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800297c:	bf00      	nop
 800297e:	bd80      	pop	{r7, pc}
 8002980:	20000254 	.word	0x20000254
 8002984:	40008000 	.word	0x40008000

08002988 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	; 0x28
 800298c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800298e:	f107 0314 	add.w	r3, r7, #20
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]
 8002996:	605a      	str	r2, [r3, #4]
 8002998:	609a      	str	r2, [r3, #8]
 800299a:	60da      	str	r2, [r3, #12]
 800299c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800299e:	4b34      	ldr	r3, [pc, #208]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a2:	4a33      	ldr	r2, [pc, #204]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029a4:	f043 0304 	orr.w	r3, r3, #4
 80029a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029aa:	4b31      	ldr	r3, [pc, #196]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	613b      	str	r3, [r7, #16]
 80029b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80029b6:	4b2e      	ldr	r3, [pc, #184]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ba:	4a2d      	ldr	r2, [pc, #180]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029c2:	4b2b      	ldr	r3, [pc, #172]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 80029ce:	f001 fb5b 	bl	8004088 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029d2:	4b27      	ldr	r3, [pc, #156]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029d6:	4a26      	ldr	r2, [pc, #152]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029d8:	f043 0308 	orr.w	r3, r3, #8
 80029dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029de:	4b24      	ldr	r3, [pc, #144]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e2:	f003 0308 	and.w	r3, r3, #8
 80029e6:	60bb      	str	r3, [r7, #8]
 80029e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ea:	4b21      	ldr	r3, [pc, #132]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ee:	4a20      	ldr	r2, [pc, #128]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029f0:	f043 0302 	orr.w	r3, r3, #2
 80029f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029f6:	4b1e      	ldr	r3, [pc, #120]	; (8002a70 <MX_GPIO_Init+0xe8>)
 80029f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	607b      	str	r3, [r7, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8002a02:	2200      	movs	r2, #0
 8002a04:	2103      	movs	r1, #3
 8002a06:	481b      	ldr	r0, [pc, #108]	; (8002a74 <MX_GPIO_Init+0xec>)
 8002a08:	f000 fd70 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a10:	2312      	movs	r3, #18
 8002a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a14:	2301      	movs	r3, #1
 8002a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a1c:	2304      	movs	r3, #4
 8002a1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a20:	f107 0314 	add.w	r3, r7, #20
 8002a24:	4619      	mov	r1, r3
 8002a26:	4814      	ldr	r0, [pc, #80]	; (8002a78 <MX_GPIO_Init+0xf0>)
 8002a28:	f000 fbce 	bl	80031c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a30:	2301      	movs	r3, #1
 8002a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a3c:	f107 0314 	add.w	r3, r7, #20
 8002a40:	4619      	mov	r1, r3
 8002a42:	480c      	ldr	r0, [pc, #48]	; (8002a74 <MX_GPIO_Init+0xec>)
 8002a44:	f000 fbc0 	bl	80031c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002a48:	2360      	movs	r3, #96	; 0x60
 8002a4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a54:	2303      	movs	r3, #3
 8002a56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a58:	2307      	movs	r3, #7
 8002a5a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a5c:	f107 0314 	add.w	r3, r7, #20
 8002a60:	4619      	mov	r1, r3
 8002a62:	4804      	ldr	r0, [pc, #16]	; (8002a74 <MX_GPIO_Init+0xec>)
 8002a64:	f000 fbb0 	bl	80031c8 <HAL_GPIO_Init>

}
 8002a68:	bf00      	nop
 8002a6a:	3728      	adds	r7, #40	; 0x28
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40021000 	.word	0x40021000
 8002a74:	48000c00 	.word	0x48000c00
 8002a78:	48000800 	.word	0x48000800

08002a7c <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
  #define GETCHAR_PROTOTYPE int fgetc( FILE *f )
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002a84:	1d39      	adds	r1, r7, #4
 8002a86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	4803      	ldr	r0, [pc, #12]	; (8002a9c <__io_putchar+0x20>)
 8002a8e:	f002 ff4b 	bl	8005928 <HAL_UART_Transmit>
  return ch;
 8002a92:	687b      	ldr	r3, [r7, #4]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3708      	adds	r7, #8
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	20000254 	.word	0x20000254

08002aa0 <__io_getchar>:

GETCHAR_PROTOTYPE
    {
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
    int ch;
    HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF );
 8002aa6:	1d39      	adds	r1, r7, #4
 8002aa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aac:	2201      	movs	r2, #1
 8002aae:	4804      	ldr	r0, [pc, #16]	; (8002ac0 <__io_getchar+0x20>)
 8002ab0:	f002 ffd1 	bl	8005a56 <HAL_UART_Receive>
    return ch;
 8002ab4:	687b      	ldr	r3, [r7, #4]
    } //end GETCHAR_PROTOTYPE
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	20000254 	.word	0x20000254

08002ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ac8:	b672      	cpsid	i
}
 8002aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002acc:	e7fe      	b.n	8002acc <Error_Handler+0x8>
	...

08002ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ad6:	4b0f      	ldr	r3, [pc, #60]	; (8002b14 <HAL_MspInit+0x44>)
 8002ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ada:	4a0e      	ldr	r2, [pc, #56]	; (8002b14 <HAL_MspInit+0x44>)
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	6613      	str	r3, [r2, #96]	; 0x60
 8002ae2:	4b0c      	ldr	r3, [pc, #48]	; (8002b14 <HAL_MspInit+0x44>)
 8002ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	607b      	str	r3, [r7, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aee:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <HAL_MspInit+0x44>)
 8002af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af2:	4a08      	ldr	r2, [pc, #32]	; (8002b14 <HAL_MspInit+0x44>)
 8002af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002af8:	6593      	str	r3, [r2, #88]	; 0x58
 8002afa:	4b06      	ldr	r3, [pc, #24]	; (8002b14 <HAL_MspInit+0x44>)
 8002afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b02:	603b      	str	r3, [r7, #0]
 8002b04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b06:	bf00      	nop
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	40021000 	.word	0x40021000

08002b18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b08a      	sub	sp, #40	; 0x28
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b20:	f107 0314 	add.w	r3, r7, #20
 8002b24:	2200      	movs	r2, #0
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	605a      	str	r2, [r3, #4]
 8002b2a:	609a      	str	r2, [r3, #8]
 8002b2c:	60da      	str	r2, [r3, #12]
 8002b2e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a17      	ldr	r2, [pc, #92]	; (8002b94 <HAL_I2C_MspInit+0x7c>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d128      	bne.n	8002b8c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b3a:	4b17      	ldr	r3, [pc, #92]	; (8002b98 <HAL_I2C_MspInit+0x80>)
 8002b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b3e:	4a16      	ldr	r2, [pc, #88]	; (8002b98 <HAL_I2C_MspInit+0x80>)
 8002b40:	f043 0302 	orr.w	r3, r3, #2
 8002b44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b46:	4b14      	ldr	r3, [pc, #80]	; (8002b98 <HAL_I2C_MspInit+0x80>)
 8002b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	613b      	str	r3, [r7, #16]
 8002b50:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b58:	2312      	movs	r3, #18
 8002b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b60:	2303      	movs	r3, #3
 8002b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b64:	2304      	movs	r3, #4
 8002b66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b68:	f107 0314 	add.w	r3, r7, #20
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	480b      	ldr	r0, [pc, #44]	; (8002b9c <HAL_I2C_MspInit+0x84>)
 8002b70:	f000 fb2a 	bl	80031c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b74:	4b08      	ldr	r3, [pc, #32]	; (8002b98 <HAL_I2C_MspInit+0x80>)
 8002b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b78:	4a07      	ldr	r2, [pc, #28]	; (8002b98 <HAL_I2C_MspInit+0x80>)
 8002b7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b7e:	6593      	str	r3, [r2, #88]	; 0x58
 8002b80:	4b05      	ldr	r3, [pc, #20]	; (8002b98 <HAL_I2C_MspInit+0x80>)
 8002b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002b8c:	bf00      	nop
 8002b8e:	3728      	adds	r7, #40	; 0x28
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40005400 	.word	0x40005400
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	48000400 	.word	0x48000400

08002ba0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b08a      	sub	sp, #40	; 0x28
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ba8:	f107 0314 	add.w	r3, r7, #20
 8002bac:	2200      	movs	r2, #0
 8002bae:	601a      	str	r2, [r3, #0]
 8002bb0:	605a      	str	r2, [r3, #4]
 8002bb2:	609a      	str	r2, [r3, #8]
 8002bb4:	60da      	str	r2, [r3, #12]
 8002bb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a18      	ldr	r2, [pc, #96]	; (8002c20 <HAL_UART_MspInit+0x80>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d12a      	bne.n	8002c18 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002bc2:	4b18      	ldr	r3, [pc, #96]	; (8002c24 <HAL_UART_MspInit+0x84>)
 8002bc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc6:	4a17      	ldr	r2, [pc, #92]	; (8002c24 <HAL_UART_MspInit+0x84>)
 8002bc8:	f043 0301 	orr.w	r3, r3, #1
 8002bcc:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002bce:	4b15      	ldr	r3, [pc, #84]	; (8002c24 <HAL_UART_MspInit+0x84>)
 8002bd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	613b      	str	r3, [r7, #16]
 8002bd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002bda:	4b12      	ldr	r3, [pc, #72]	; (8002c24 <HAL_UART_MspInit+0x84>)
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bde:	4a11      	ldr	r2, [pc, #68]	; (8002c24 <HAL_UART_MspInit+0x84>)
 8002be0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002be4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002be6:	4b0f      	ldr	r3, [pc, #60]	; (8002c24 <HAL_UART_MspInit+0x84>)
 8002be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bee:	60fb      	str	r3, [r7, #12]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 8002bf2:	f001 fa49 	bl	8004088 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002bf6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c00:	2300      	movs	r3, #0
 8002c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c04:	2303      	movs	r3, #3
 8002c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002c08:	2308      	movs	r3, #8
 8002c0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c0c:	f107 0314 	add.w	r3, r7, #20
 8002c10:	4619      	mov	r1, r3
 8002c12:	4805      	ldr	r0, [pc, #20]	; (8002c28 <HAL_UART_MspInit+0x88>)
 8002c14:	f000 fad8 	bl	80031c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8002c18:	bf00      	nop
 8002c1a:	3728      	adds	r7, #40	; 0x28
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40008000 	.word	0x40008000
 8002c24:	40021000 	.word	0x40021000
 8002c28:	48001800 	.word	0x48001800

08002c2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c30:	e7fe      	b.n	8002c30 <NMI_Handler+0x4>

08002c32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c32:	b480      	push	{r7}
 8002c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c36:	e7fe      	b.n	8002c36 <HardFault_Handler+0x4>

08002c38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c3c:	e7fe      	b.n	8002c3c <MemManage_Handler+0x4>

08002c3e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c42:	e7fe      	b.n	8002c42 <BusFault_Handler+0x4>

08002c44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c48:	e7fe      	b.n	8002c48 <UsageFault_Handler+0x4>

08002c4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c66:	b480      	push	{r7}
 8002c68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c6a:	bf00      	nop
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c78:	f000 f97c 	bl	8002f74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c7c:	bf00      	nop
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
	return 1;
 8002c84:	2301      	movs	r3, #1
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <_kill>:

int _kill(int pid, int sig)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c9a:	f003 fd23 	bl	80066e4 <__errno>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2216      	movs	r2, #22
 8002ca2:	601a      	str	r2, [r3, #0]
	return -1;
 8002ca4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <_exit>:

void _exit (int status)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002cb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f7ff ffe7 	bl	8002c90 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002cc2:	e7fe      	b.n	8002cc2 <_exit+0x12>

08002cc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	e00a      	b.n	8002cec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002cd6:	f7ff fee3 	bl	8002aa0 <__io_getchar>
 8002cda:	4601      	mov	r1, r0
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	1c5a      	adds	r2, r3, #1
 8002ce0:	60ba      	str	r2, [r7, #8]
 8002ce2:	b2ca      	uxtb	r2, r1
 8002ce4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	3301      	adds	r3, #1
 8002cea:	617b      	str	r3, [r7, #20]
 8002cec:	697a      	ldr	r2, [r7, #20]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	dbf0      	blt.n	8002cd6 <_read+0x12>
	}

return len;
 8002cf4:	687b      	ldr	r3, [r7, #4]
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3718      	adds	r7, #24
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b086      	sub	sp, #24
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	60f8      	str	r0, [r7, #12]
 8002d06:	60b9      	str	r1, [r7, #8]
 8002d08:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	617b      	str	r3, [r7, #20]
 8002d0e:	e009      	b.n	8002d24 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	1c5a      	adds	r2, r3, #1
 8002d14:	60ba      	str	r2, [r7, #8]
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff feaf 	bl	8002a7c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	3301      	adds	r3, #1
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	dbf1      	blt.n	8002d10 <_write+0x12>
	}
	return len;
 8002d2c:	687b      	ldr	r3, [r7, #4]
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3718      	adds	r7, #24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <_close>:

int _close(int file)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b083      	sub	sp, #12
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
	return -1;
 8002d3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr

08002d4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
 8002d56:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d5e:	605a      	str	r2, [r3, #4]
	return 0;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <_isatty>:

int _isatty(int file)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
	return 1;
 8002d76:	2301      	movs	r3, #1
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
	return 0;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3714      	adds	r7, #20
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
	...

08002da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002da8:	4a14      	ldr	r2, [pc, #80]	; (8002dfc <_sbrk+0x5c>)
 8002daa:	4b15      	ldr	r3, [pc, #84]	; (8002e00 <_sbrk+0x60>)
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002db4:	4b13      	ldr	r3, [pc, #76]	; (8002e04 <_sbrk+0x64>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d102      	bne.n	8002dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dbc:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <_sbrk+0x64>)
 8002dbe:	4a12      	ldr	r2, [pc, #72]	; (8002e08 <_sbrk+0x68>)
 8002dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dc2:	4b10      	ldr	r3, [pc, #64]	; (8002e04 <_sbrk+0x64>)
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4413      	add	r3, r2
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d207      	bcs.n	8002de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dd0:	f003 fc88 	bl	80066e4 <__errno>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	220c      	movs	r2, #12
 8002dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002dde:	e009      	b.n	8002df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002de0:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <_sbrk+0x64>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002de6:	4b07      	ldr	r3, [pc, #28]	; (8002e04 <_sbrk+0x64>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4413      	add	r3, r2
 8002dee:	4a05      	ldr	r2, [pc, #20]	; (8002e04 <_sbrk+0x64>)
 8002df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002df2:	68fb      	ldr	r3, [r7, #12]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3718      	adds	r7, #24
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	200a0000 	.word	0x200a0000
 8002e00:	00000400 	.word	0x00000400
 8002e04:	200001fc 	.word	0x200001fc
 8002e08:	200002f8 	.word	0x200002f8

08002e0c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e10:	4b17      	ldr	r3, [pc, #92]	; (8002e70 <SystemInit+0x64>)
 8002e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e16:	4a16      	ldr	r2, [pc, #88]	; (8002e70 <SystemInit+0x64>)
 8002e18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002e20:	4b14      	ldr	r3, [pc, #80]	; (8002e74 <SystemInit+0x68>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a13      	ldr	r2, [pc, #76]	; (8002e74 <SystemInit+0x68>)
 8002e26:	f043 0301 	orr.w	r3, r3, #1
 8002e2a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002e2c:	4b11      	ldr	r3, [pc, #68]	; (8002e74 <SystemInit+0x68>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002e32:	4b10      	ldr	r3, [pc, #64]	; (8002e74 <SystemInit+0x68>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a0f      	ldr	r2, [pc, #60]	; (8002e74 <SystemInit+0x68>)
 8002e38:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002e3c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002e40:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002e42:	4b0c      	ldr	r3, [pc, #48]	; (8002e74 <SystemInit+0x68>)
 8002e44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e48:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002e4a:	4b0a      	ldr	r3, [pc, #40]	; (8002e74 <SystemInit+0x68>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a09      	ldr	r2, [pc, #36]	; (8002e74 <SystemInit+0x68>)
 8002e50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e54:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002e56:	4b07      	ldr	r3, [pc, #28]	; (8002e74 <SystemInit+0x68>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e5c:	4b04      	ldr	r3, [pc, #16]	; (8002e70 <SystemInit+0x64>)
 8002e5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e62:	609a      	str	r2, [r3, #8]
#endif
}
 8002e64:	bf00      	nop
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	e000ed00 	.word	0xe000ed00
 8002e74:	40021000 	.word	0x40021000

08002e78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002e78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002eb0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002e7c:	f7ff ffc6 	bl	8002e0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002e80:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002e82:	e003      	b.n	8002e8c <LoopCopyDataInit>

08002e84 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002e84:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002e86:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002e88:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002e8a:	3104      	adds	r1, #4

08002e8c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002e8c:	480a      	ldr	r0, [pc, #40]	; (8002eb8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002e8e:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <LoopForever+0xe>)
	adds	r2, r0, r1
 8002e90:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002e92:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002e94:	d3f6      	bcc.n	8002e84 <CopyDataInit>
	ldr	r2, =_sbss
 8002e96:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002e98:	e002      	b.n	8002ea0 <LoopFillZerobss>

08002e9a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002e9a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002e9c:	f842 3b04 	str.w	r3, [r2], #4

08002ea0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002ea0:	4b08      	ldr	r3, [pc, #32]	; (8002ec4 <LoopForever+0x16>)
	cmp	r2, r3
 8002ea2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002ea4:	d3f9      	bcc.n	8002e9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ea6:	f003 fc49 	bl	800673c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002eaa:	f7fe fc25 	bl	80016f8 <main>

08002eae <LoopForever>:

LoopForever:
    b LoopForever
 8002eae:	e7fe      	b.n	8002eae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002eb0:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8002eb4:	0800bcf4 	.word	0x0800bcf4
	ldr	r0, =_sdata
 8002eb8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002ebc:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8002ec0:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8002ec4:	200002f4 	.word	0x200002f4

08002ec8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ec8:	e7fe      	b.n	8002ec8 <ADC1_IRQHandler>

08002eca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b082      	sub	sp, #8
 8002ece:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ed4:	2003      	movs	r0, #3
 8002ed6:	f000 f943 	bl	8003160 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002eda:	2000      	movs	r0, #0
 8002edc:	f000 f80e 	bl	8002efc <HAL_InitTick>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d002      	beq.n	8002eec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	71fb      	strb	r3, [r7, #7]
 8002eea:	e001      	b.n	8002ef0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002eec:	f7ff fdf0 	bl	8002ad0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002ef0:	79fb      	ldrb	r3, [r7, #7]
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3708      	adds	r7, #8
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
	...

08002efc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f04:	2300      	movs	r3, #0
 8002f06:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002f08:	4b17      	ldr	r3, [pc, #92]	; (8002f68 <HAL_InitTick+0x6c>)
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d023      	beq.n	8002f58 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002f10:	4b16      	ldr	r3, [pc, #88]	; (8002f6c <HAL_InitTick+0x70>)
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	4b14      	ldr	r3, [pc, #80]	; (8002f68 <HAL_InitTick+0x6c>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 f941 	bl	80031ae <HAL_SYSTICK_Config>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d10f      	bne.n	8002f52 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2b0f      	cmp	r3, #15
 8002f36:	d809      	bhi.n	8002f4c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f38:	2200      	movs	r2, #0
 8002f3a:	6879      	ldr	r1, [r7, #4]
 8002f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f40:	f000 f919 	bl	8003176 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f44:	4a0a      	ldr	r2, [pc, #40]	; (8002f70 <HAL_InitTick+0x74>)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	e007      	b.n	8002f5c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	73fb      	strb	r3, [r7, #15]
 8002f50:	e004      	b.n	8002f5c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	73fb      	strb	r3, [r7, #15]
 8002f56:	e001      	b.n	8002f5c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20000008 	.word	0x20000008
 8002f6c:	20000000 	.word	0x20000000
 8002f70:	20000004 	.word	0x20000004

08002f74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f78:	4b06      	ldr	r3, [pc, #24]	; (8002f94 <HAL_IncTick+0x20>)
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	4b06      	ldr	r3, [pc, #24]	; (8002f98 <HAL_IncTick+0x24>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4413      	add	r3, r2
 8002f84:	4a04      	ldr	r2, [pc, #16]	; (8002f98 <HAL_IncTick+0x24>)
 8002f86:	6013      	str	r3, [r2, #0]
}
 8002f88:	bf00      	nop
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	20000008 	.word	0x20000008
 8002f98:	200002e0 	.word	0x200002e0

08002f9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002fa0:	4b03      	ldr	r3, [pc, #12]	; (8002fb0 <HAL_GetTick+0x14>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	200002e0 	.word	0x200002e0

08002fb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fbc:	f7ff ffee 	bl	8002f9c <HAL_GetTick>
 8002fc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fcc:	d005      	beq.n	8002fda <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002fce:	4b0a      	ldr	r3, [pc, #40]	; (8002ff8 <HAL_Delay+0x44>)
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fda:	bf00      	nop
 8002fdc:	f7ff ffde 	bl	8002f9c <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	68fa      	ldr	r2, [r7, #12]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d8f7      	bhi.n	8002fdc <HAL_Delay+0x28>
  {
  }
}
 8002fec:	bf00      	nop
 8002fee:	bf00      	nop
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20000008 	.word	0x20000008

08002ffc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <__NVIC_SetPriorityGrouping+0x44>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003018:	4013      	ands	r3, r2
 800301a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003024:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003028:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800302c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800302e:	4a04      	ldr	r2, [pc, #16]	; (8003040 <__NVIC_SetPriorityGrouping+0x44>)
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	60d3      	str	r3, [r2, #12]
}
 8003034:	bf00      	nop
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	e000ed00 	.word	0xe000ed00

08003044 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003048:	4b04      	ldr	r3, [pc, #16]	; (800305c <__NVIC_GetPriorityGrouping+0x18>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	0a1b      	lsrs	r3, r3, #8
 800304e:	f003 0307 	and.w	r3, r3, #7
}
 8003052:	4618      	mov	r0, r3
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	e000ed00 	.word	0xe000ed00

08003060 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	6039      	str	r1, [r7, #0]
 800306a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800306c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003070:	2b00      	cmp	r3, #0
 8003072:	db0a      	blt.n	800308a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	b2da      	uxtb	r2, r3
 8003078:	490c      	ldr	r1, [pc, #48]	; (80030ac <__NVIC_SetPriority+0x4c>)
 800307a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307e:	0112      	lsls	r2, r2, #4
 8003080:	b2d2      	uxtb	r2, r2
 8003082:	440b      	add	r3, r1
 8003084:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003088:	e00a      	b.n	80030a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	b2da      	uxtb	r2, r3
 800308e:	4908      	ldr	r1, [pc, #32]	; (80030b0 <__NVIC_SetPriority+0x50>)
 8003090:	79fb      	ldrb	r3, [r7, #7]
 8003092:	f003 030f 	and.w	r3, r3, #15
 8003096:	3b04      	subs	r3, #4
 8003098:	0112      	lsls	r2, r2, #4
 800309a:	b2d2      	uxtb	r2, r2
 800309c:	440b      	add	r3, r1
 800309e:	761a      	strb	r2, [r3, #24]
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr
 80030ac:	e000e100 	.word	0xe000e100
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b089      	sub	sp, #36	; 0x24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f003 0307 	and.w	r3, r3, #7
 80030c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	f1c3 0307 	rsb	r3, r3, #7
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	bf28      	it	cs
 80030d2:	2304      	movcs	r3, #4
 80030d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	3304      	adds	r3, #4
 80030da:	2b06      	cmp	r3, #6
 80030dc:	d902      	bls.n	80030e4 <NVIC_EncodePriority+0x30>
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	3b03      	subs	r3, #3
 80030e2:	e000      	b.n	80030e6 <NVIC_EncodePriority+0x32>
 80030e4:	2300      	movs	r3, #0
 80030e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	fa02 f303 	lsl.w	r3, r2, r3
 80030f2:	43da      	mvns	r2, r3
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	401a      	ands	r2, r3
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	fa01 f303 	lsl.w	r3, r1, r3
 8003106:	43d9      	mvns	r1, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800310c:	4313      	orrs	r3, r2
         );
}
 800310e:	4618      	mov	r0, r3
 8003110:	3724      	adds	r7, #36	; 0x24
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
	...

0800311c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	3b01      	subs	r3, #1
 8003128:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800312c:	d301      	bcc.n	8003132 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800312e:	2301      	movs	r3, #1
 8003130:	e00f      	b.n	8003152 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003132:	4a0a      	ldr	r2, [pc, #40]	; (800315c <SysTick_Config+0x40>)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	3b01      	subs	r3, #1
 8003138:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800313a:	210f      	movs	r1, #15
 800313c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003140:	f7ff ff8e 	bl	8003060 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003144:	4b05      	ldr	r3, [pc, #20]	; (800315c <SysTick_Config+0x40>)
 8003146:	2200      	movs	r2, #0
 8003148:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800314a:	4b04      	ldr	r3, [pc, #16]	; (800315c <SysTick_Config+0x40>)
 800314c:	2207      	movs	r2, #7
 800314e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	e000e010 	.word	0xe000e010

08003160 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f7ff ff47 	bl	8002ffc <__NVIC_SetPriorityGrouping>
}
 800316e:	bf00      	nop
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b086      	sub	sp, #24
 800317a:	af00      	add	r7, sp, #0
 800317c:	4603      	mov	r3, r0
 800317e:	60b9      	str	r1, [r7, #8]
 8003180:	607a      	str	r2, [r7, #4]
 8003182:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003184:	2300      	movs	r3, #0
 8003186:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003188:	f7ff ff5c 	bl	8003044 <__NVIC_GetPriorityGrouping>
 800318c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	68b9      	ldr	r1, [r7, #8]
 8003192:	6978      	ldr	r0, [r7, #20]
 8003194:	f7ff ff8e 	bl	80030b4 <NVIC_EncodePriority>
 8003198:	4602      	mov	r2, r0
 800319a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800319e:	4611      	mov	r1, r2
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff ff5d 	bl	8003060 <__NVIC_SetPriority>
}
 80031a6:	bf00      	nop
 80031a8:	3718      	adds	r7, #24
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ae:	b580      	push	{r7, lr}
 80031b0:	b082      	sub	sp, #8
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f7ff ffb0 	bl	800311c <SysTick_Config>
 80031bc:	4603      	mov	r3, r0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
	...

080031c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b087      	sub	sp, #28
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031d2:	2300      	movs	r3, #0
 80031d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031d6:	e166      	b.n	80034a6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	2101      	movs	r1, #1
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	fa01 f303 	lsl.w	r3, r1, r3
 80031e4:	4013      	ands	r3, r2
 80031e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	f000 8158 	beq.w	80034a0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d00b      	beq.n	8003210 <HAL_GPIO_Init+0x48>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d007      	beq.n	8003210 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003204:	2b11      	cmp	r3, #17
 8003206:	d003      	beq.n	8003210 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	2b12      	cmp	r3, #18
 800320e:	d130      	bne.n	8003272 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	2203      	movs	r2, #3
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	43db      	mvns	r3, r3
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4013      	ands	r3, r2
 8003226:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	68da      	ldr	r2, [r3, #12]
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	005b      	lsls	r3, r3, #1
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	4313      	orrs	r3, r2
 8003238:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	693a      	ldr	r2, [r7, #16]
 800323e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003246:	2201      	movs	r2, #1
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43db      	mvns	r3, r3
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	4013      	ands	r3, r2
 8003254:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	091b      	lsrs	r3, r3, #4
 800325c:	f003 0201 	and.w	r2, r3, #1
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	4313      	orrs	r3, r2
 800326a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	2203      	movs	r2, #3
 800327e:	fa02 f303 	lsl.w	r3, r2, r3
 8003282:	43db      	mvns	r3, r3
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	4013      	ands	r3, r2
 8003288:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	689a      	ldr	r2, [r3, #8]
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	fa02 f303 	lsl.w	r3, r2, r3
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	4313      	orrs	r3, r2
 800329a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d003      	beq.n	80032b2 <HAL_GPIO_Init+0xea>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	2b12      	cmp	r3, #18
 80032b0:	d123      	bne.n	80032fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	08da      	lsrs	r2, r3, #3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	3208      	adds	r2, #8
 80032ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	220f      	movs	r2, #15
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	43db      	mvns	r3, r3
 80032d0:	693a      	ldr	r2, [r7, #16]
 80032d2:	4013      	ands	r3, r2
 80032d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	691a      	ldr	r2, [r3, #16]
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	f003 0307 	and.w	r3, r3, #7
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	fa02 f303 	lsl.w	r3, r2, r3
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	08da      	lsrs	r2, r3, #3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	3208      	adds	r2, #8
 80032f4:	6939      	ldr	r1, [r7, #16]
 80032f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	2203      	movs	r2, #3
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43db      	mvns	r3, r3
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	4013      	ands	r3, r2
 8003310:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f003 0203 	and.w	r2, r3, #3
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	4313      	orrs	r3, r2
 8003326:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	693a      	ldr	r2, [r7, #16]
 800332c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 80b2 	beq.w	80034a0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800333c:	4b61      	ldr	r3, [pc, #388]	; (80034c4 <HAL_GPIO_Init+0x2fc>)
 800333e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003340:	4a60      	ldr	r2, [pc, #384]	; (80034c4 <HAL_GPIO_Init+0x2fc>)
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	6613      	str	r3, [r2, #96]	; 0x60
 8003348:	4b5e      	ldr	r3, [pc, #376]	; (80034c4 <HAL_GPIO_Init+0x2fc>)
 800334a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	60bb      	str	r3, [r7, #8]
 8003352:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003354:	4a5c      	ldr	r2, [pc, #368]	; (80034c8 <HAL_GPIO_Init+0x300>)
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	089b      	lsrs	r3, r3, #2
 800335a:	3302      	adds	r3, #2
 800335c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003360:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	f003 0303 	and.w	r3, r3, #3
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	220f      	movs	r2, #15
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	4013      	ands	r3, r2
 8003376:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800337e:	d02b      	beq.n	80033d8 <HAL_GPIO_Init+0x210>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a52      	ldr	r2, [pc, #328]	; (80034cc <HAL_GPIO_Init+0x304>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d025      	beq.n	80033d4 <HAL_GPIO_Init+0x20c>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a51      	ldr	r2, [pc, #324]	; (80034d0 <HAL_GPIO_Init+0x308>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d01f      	beq.n	80033d0 <HAL_GPIO_Init+0x208>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a50      	ldr	r2, [pc, #320]	; (80034d4 <HAL_GPIO_Init+0x30c>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d019      	beq.n	80033cc <HAL_GPIO_Init+0x204>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a4f      	ldr	r2, [pc, #316]	; (80034d8 <HAL_GPIO_Init+0x310>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d013      	beq.n	80033c8 <HAL_GPIO_Init+0x200>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	4a4e      	ldr	r2, [pc, #312]	; (80034dc <HAL_GPIO_Init+0x314>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d00d      	beq.n	80033c4 <HAL_GPIO_Init+0x1fc>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	4a4d      	ldr	r2, [pc, #308]	; (80034e0 <HAL_GPIO_Init+0x318>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d007      	beq.n	80033c0 <HAL_GPIO_Init+0x1f8>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a4c      	ldr	r2, [pc, #304]	; (80034e4 <HAL_GPIO_Init+0x31c>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d101      	bne.n	80033bc <HAL_GPIO_Init+0x1f4>
 80033b8:	2307      	movs	r3, #7
 80033ba:	e00e      	b.n	80033da <HAL_GPIO_Init+0x212>
 80033bc:	2308      	movs	r3, #8
 80033be:	e00c      	b.n	80033da <HAL_GPIO_Init+0x212>
 80033c0:	2306      	movs	r3, #6
 80033c2:	e00a      	b.n	80033da <HAL_GPIO_Init+0x212>
 80033c4:	2305      	movs	r3, #5
 80033c6:	e008      	b.n	80033da <HAL_GPIO_Init+0x212>
 80033c8:	2304      	movs	r3, #4
 80033ca:	e006      	b.n	80033da <HAL_GPIO_Init+0x212>
 80033cc:	2303      	movs	r3, #3
 80033ce:	e004      	b.n	80033da <HAL_GPIO_Init+0x212>
 80033d0:	2302      	movs	r3, #2
 80033d2:	e002      	b.n	80033da <HAL_GPIO_Init+0x212>
 80033d4:	2301      	movs	r3, #1
 80033d6:	e000      	b.n	80033da <HAL_GPIO_Init+0x212>
 80033d8:	2300      	movs	r3, #0
 80033da:	697a      	ldr	r2, [r7, #20]
 80033dc:	f002 0203 	and.w	r2, r2, #3
 80033e0:	0092      	lsls	r2, r2, #2
 80033e2:	4093      	lsls	r3, r2
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80033ea:	4937      	ldr	r1, [pc, #220]	; (80034c8 <HAL_GPIO_Init+0x300>)
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	089b      	lsrs	r3, r3, #2
 80033f0:	3302      	adds	r3, #2
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80033f8:	4b3b      	ldr	r3, [pc, #236]	; (80034e8 <HAL_GPIO_Init+0x320>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	43db      	mvns	r3, r3
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	4013      	ands	r3, r2
 8003406:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d003      	beq.n	800341c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003414:	693a      	ldr	r2, [r7, #16]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	4313      	orrs	r3, r2
 800341a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800341c:	4a32      	ldr	r2, [pc, #200]	; (80034e8 <HAL_GPIO_Init+0x320>)
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003422:	4b31      	ldr	r3, [pc, #196]	; (80034e8 <HAL_GPIO_Init+0x320>)
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	43db      	mvns	r3, r3
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4013      	ands	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4313      	orrs	r3, r2
 8003444:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003446:	4a28      	ldr	r2, [pc, #160]	; (80034e8 <HAL_GPIO_Init+0x320>)
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800344c:	4b26      	ldr	r3, [pc, #152]	; (80034e8 <HAL_GPIO_Init+0x320>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	43db      	mvns	r3, r3
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4013      	ands	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d003      	beq.n	8003470 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003468:	693a      	ldr	r2, [r7, #16]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	4313      	orrs	r3, r2
 800346e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003470:	4a1d      	ldr	r2, [pc, #116]	; (80034e8 <HAL_GPIO_Init+0x320>)
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003476:	4b1c      	ldr	r3, [pc, #112]	; (80034e8 <HAL_GPIO_Init+0x320>)
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	43db      	mvns	r3, r3
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	4013      	ands	r3, r2
 8003484:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4313      	orrs	r3, r2
 8003498:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800349a:	4a13      	ldr	r2, [pc, #76]	; (80034e8 <HAL_GPIO_Init+0x320>)
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	3301      	adds	r3, #1
 80034a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	fa22 f303 	lsr.w	r3, r2, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f47f ae91 	bne.w	80031d8 <HAL_GPIO_Init+0x10>
  }
}
 80034b6:	bf00      	nop
 80034b8:	bf00      	nop
 80034ba:	371c      	adds	r7, #28
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr
 80034c4:	40021000 	.word	0x40021000
 80034c8:	40010000 	.word	0x40010000
 80034cc:	48000400 	.word	0x48000400
 80034d0:	48000800 	.word	0x48000800
 80034d4:	48000c00 	.word	0x48000c00
 80034d8:	48001000 	.word	0x48001000
 80034dc:	48001400 	.word	0x48001400
 80034e0:	48001800 	.word	0x48001800
 80034e4:	48001c00 	.word	0x48001c00
 80034e8:	40010400 	.word	0x40010400

080034ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	460b      	mov	r3, r1
 80034f6:	807b      	strh	r3, [r7, #2]
 80034f8:	4613      	mov	r3, r2
 80034fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034fc:	787b      	ldrb	r3, [r7, #1]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003502:	887a      	ldrh	r2, [r7, #2]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003508:	e002      	b.n	8003510 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800350a:	887a      	ldrh	r2, [r7, #2]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e081      	b.n	8003632 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d106      	bne.n	8003548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7ff fae8 	bl	8002b18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2224      	movs	r2, #36	; 0x24
 800354c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0201 	bic.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800356c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800357c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d107      	bne.n	8003596 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003592:	609a      	str	r2, [r3, #8]
 8003594:	e006      	b.n	80035a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80035a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d104      	bne.n	80035b6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6812      	ldr	r2, [r2, #0]
 80035c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80035c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68da      	ldr	r2, [r3, #12]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	691a      	ldr	r2, [r3, #16]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	ea42 0103 	orr.w	r1, r2, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	699b      	ldr	r3, [r3, #24]
 80035ea:	021a      	lsls	r2, r3, #8
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	430a      	orrs	r2, r1
 80035f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	69d9      	ldr	r1, [r3, #28]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a1a      	ldr	r2, [r3, #32]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 0201 	orr.w	r2, r2, #1
 8003612:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2220      	movs	r2, #32
 800361e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b088      	sub	sp, #32
 8003640:	af02      	add	r7, sp, #8
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	461a      	mov	r2, r3
 8003648:	460b      	mov	r3, r1
 800364a:	817b      	strh	r3, [r7, #10]
 800364c:	4613      	mov	r3, r2
 800364e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b20      	cmp	r3, #32
 800365a:	f040 80da 	bne.w	8003812 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <HAL_I2C_Master_Transmit+0x30>
 8003668:	2302      	movs	r3, #2
 800366a:	e0d3      	b.n	8003814 <HAL_I2C_Master_Transmit+0x1d8>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003674:	f7ff fc92 	bl	8002f9c <HAL_GetTick>
 8003678:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	9300      	str	r3, [sp, #0]
 800367e:	2319      	movs	r3, #25
 8003680:	2201      	movs	r2, #1
 8003682:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f000 f9e6 	bl	8003a58 <I2C_WaitOnFlagUntilTimeout>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e0be      	b.n	8003814 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2221      	movs	r2, #33	; 0x21
 800369a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2210      	movs	r2, #16
 80036a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	893a      	ldrh	r2, [r7, #8]
 80036b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	2bff      	cmp	r3, #255	; 0xff
 80036c6:	d90e      	bls.n	80036e6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	22ff      	movs	r2, #255	; 0xff
 80036cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	8979      	ldrh	r1, [r7, #10]
 80036d6:	4b51      	ldr	r3, [pc, #324]	; (800381c <HAL_I2C_Master_Transmit+0x1e0>)
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f000 fb48 	bl	8003d74 <I2C_TransferConfig>
 80036e4:	e06c      	b.n	80037c0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f4:	b2da      	uxtb	r2, r3
 80036f6:	8979      	ldrh	r1, [r7, #10]
 80036f8:	4b48      	ldr	r3, [pc, #288]	; (800381c <HAL_I2C_Master_Transmit+0x1e0>)
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f000 fb37 	bl	8003d74 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8003706:	e05b      	b.n	80037c0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	6a39      	ldr	r1, [r7, #32]
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f000 f9e3 	bl	8003ad8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d001      	beq.n	800371c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e07b      	b.n	8003814 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003720:	781a      	ldrb	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372c:	1c5a      	adds	r2, r3, #1
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003744:	3b01      	subs	r3, #1
 8003746:	b29a      	uxth	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003750:	b29b      	uxth	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d034      	beq.n	80037c0 <HAL_I2C_Master_Transmit+0x184>
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800375a:	2b00      	cmp	r3, #0
 800375c:	d130      	bne.n	80037c0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	6a3b      	ldr	r3, [r7, #32]
 8003764:	2200      	movs	r2, #0
 8003766:	2180      	movs	r1, #128	; 0x80
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 f975 	bl	8003a58 <I2C_WaitOnFlagUntilTimeout>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e04d      	b.n	8003814 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377c:	b29b      	uxth	r3, r3
 800377e:	2bff      	cmp	r3, #255	; 0xff
 8003780:	d90e      	bls.n	80037a0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	22ff      	movs	r2, #255	; 0xff
 8003786:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800378c:	b2da      	uxtb	r2, r3
 800378e:	8979      	ldrh	r1, [r7, #10]
 8003790:	2300      	movs	r3, #0
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f000 faeb 	bl	8003d74 <I2C_TransferConfig>
 800379e:	e00f      	b.n	80037c0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ae:	b2da      	uxtb	r2, r3
 80037b0:	8979      	ldrh	r1, [r7, #10]
 80037b2:	2300      	movs	r3, #0
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	f000 fada 	bl	8003d74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d19e      	bne.n	8003708 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037ca:	697a      	ldr	r2, [r7, #20]
 80037cc:	6a39      	ldr	r1, [r7, #32]
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f000 f9c2 	bl	8003b58 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e01a      	b.n	8003814 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2220      	movs	r2, #32
 80037e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6859      	ldr	r1, [r3, #4]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	4b0b      	ldr	r3, [pc, #44]	; (8003820 <HAL_I2C_Master_Transmit+0x1e4>)
 80037f2:	400b      	ands	r3, r1
 80037f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2220      	movs	r2, #32
 80037fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800380e:	2300      	movs	r3, #0
 8003810:	e000      	b.n	8003814 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003812:	2302      	movs	r3, #2
  }
}
 8003814:	4618      	mov	r0, r3
 8003816:	3718      	adds	r7, #24
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	80002000 	.word	0x80002000
 8003820:	fe00e800 	.word	0xfe00e800

08003824 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b088      	sub	sp, #32
 8003828:	af02      	add	r7, sp, #8
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	607a      	str	r2, [r7, #4]
 800382e:	461a      	mov	r2, r3
 8003830:	460b      	mov	r3, r1
 8003832:	817b      	strh	r3, [r7, #10]
 8003834:	4613      	mov	r3, r2
 8003836:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b20      	cmp	r3, #32
 8003842:	f040 80db 	bne.w	80039fc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_I2C_Master_Receive+0x30>
 8003850:	2302      	movs	r3, #2
 8003852:	e0d4      	b.n	80039fe <HAL_I2C_Master_Receive+0x1da>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800385c:	f7ff fb9e 	bl	8002f9c <HAL_GetTick>
 8003860:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	2319      	movs	r3, #25
 8003868:	2201      	movs	r2, #1
 800386a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f000 f8f2 	bl	8003a58 <I2C_WaitOnFlagUntilTimeout>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e0bf      	b.n	80039fe <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2222      	movs	r2, #34	; 0x22
 8003882:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2210      	movs	r2, #16
 800388a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	893a      	ldrh	r2, [r7, #8]
 800389e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	2bff      	cmp	r3, #255	; 0xff
 80038ae:	d90e      	bls.n	80038ce <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	22ff      	movs	r2, #255	; 0xff
 80038b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ba:	b2da      	uxtb	r2, r3
 80038bc:	8979      	ldrh	r1, [r7, #10]
 80038be:	4b52      	ldr	r3, [pc, #328]	; (8003a08 <HAL_I2C_Master_Receive+0x1e4>)
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f000 fa54 	bl	8003d74 <I2C_TransferConfig>
 80038cc:	e06d      	b.n	80039aa <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038dc:	b2da      	uxtb	r2, r3
 80038de:	8979      	ldrh	r1, [r7, #10]
 80038e0:	4b49      	ldr	r3, [pc, #292]	; (8003a08 <HAL_I2C_Master_Receive+0x1e4>)
 80038e2:	9300      	str	r3, [sp, #0]
 80038e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038e8:	68f8      	ldr	r0, [r7, #12]
 80038ea:	f000 fa43 	bl	8003d74 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80038ee:	e05c      	b.n	80039aa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	6a39      	ldr	r1, [r7, #32]
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 f96b 	bl	8003bd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e07c      	b.n	80039fe <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003916:	1c5a      	adds	r2, r3, #1
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003920:	3b01      	subs	r3, #1
 8003922:	b29a      	uxth	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800392c:	b29b      	uxth	r3, r3
 800392e:	3b01      	subs	r3, #1
 8003930:	b29a      	uxth	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800393a:	b29b      	uxth	r3, r3
 800393c:	2b00      	cmp	r3, #0
 800393e:	d034      	beq.n	80039aa <HAL_I2C_Master_Receive+0x186>
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003944:	2b00      	cmp	r3, #0
 8003946:	d130      	bne.n	80039aa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	6a3b      	ldr	r3, [r7, #32]
 800394e:	2200      	movs	r2, #0
 8003950:	2180      	movs	r1, #128	; 0x80
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 f880 	bl	8003a58 <I2C_WaitOnFlagUntilTimeout>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e04d      	b.n	80039fe <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003966:	b29b      	uxth	r3, r3
 8003968:	2bff      	cmp	r3, #255	; 0xff
 800396a:	d90e      	bls.n	800398a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	22ff      	movs	r2, #255	; 0xff
 8003970:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003976:	b2da      	uxtb	r2, r3
 8003978:	8979      	ldrh	r1, [r7, #10]
 800397a:	2300      	movs	r3, #0
 800397c:	9300      	str	r3, [sp, #0]
 800397e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 f9f6 	bl	8003d74 <I2C_TransferConfig>
 8003988:	e00f      	b.n	80039aa <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398e:	b29a      	uxth	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003998:	b2da      	uxtb	r2, r3
 800399a:	8979      	ldrh	r1, [r7, #10]
 800399c:	2300      	movs	r3, #0
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 f9e5 	bl	8003d74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d19d      	bne.n	80038f0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	6a39      	ldr	r1, [r7, #32]
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f000 f8cd 	bl	8003b58 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d001      	beq.n	80039c8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e01a      	b.n	80039fe <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2220      	movs	r2, #32
 80039ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	6859      	ldr	r1, [r3, #4]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	4b0c      	ldr	r3, [pc, #48]	; (8003a0c <HAL_I2C_Master_Receive+0x1e8>)
 80039dc:	400b      	ands	r3, r1
 80039de:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2220      	movs	r2, #32
 80039e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039f8:	2300      	movs	r3, #0
 80039fa:	e000      	b.n	80039fe <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80039fc:	2302      	movs	r3, #2
  }
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3718      	adds	r7, #24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	80002400 	.word	0x80002400
 8003a0c:	fe00e800 	.word	0xfe00e800

08003a10 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d103      	bne.n	8003a2e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d007      	beq.n	8003a4c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	699a      	ldr	r2, [r3, #24]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f042 0201 	orr.w	r2, r2, #1
 8003a4a:	619a      	str	r2, [r3, #24]
  }
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	603b      	str	r3, [r7, #0]
 8003a64:	4613      	mov	r3, r2
 8003a66:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a68:	e022      	b.n	8003ab0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a70:	d01e      	beq.n	8003ab0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a72:	f7ff fa93 	bl	8002f9c <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d302      	bcc.n	8003a88 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d113      	bne.n	8003ab0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a8c:	f043 0220 	orr.w	r2, r3, #32
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2220      	movs	r2, #32
 8003a98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e00f      	b.n	8003ad0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	699a      	ldr	r2, [r3, #24]
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	68ba      	ldr	r2, [r7, #8]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	bf0c      	ite	eq
 8003ac0:	2301      	moveq	r3, #1
 8003ac2:	2300      	movne	r3, #0
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	79fb      	ldrb	r3, [r7, #7]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d0cd      	beq.n	8003a6a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ae4:	e02c      	b.n	8003b40 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	68b9      	ldr	r1, [r7, #8]
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f000 f8dc 	bl	8003ca8 <I2C_IsAcknowledgeFailed>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e02a      	b.n	8003b50 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b00:	d01e      	beq.n	8003b40 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b02:	f7ff fa4b 	bl	8002f9c <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	68ba      	ldr	r2, [r7, #8]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d302      	bcc.n	8003b18 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d113      	bne.n	8003b40 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b1c:	f043 0220 	orr.w	r2, r3, #32
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2220      	movs	r2, #32
 8003b28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e007      	b.n	8003b50 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d1cb      	bne.n	8003ae6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b64:	e028      	b.n	8003bb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	68b9      	ldr	r1, [r7, #8]
 8003b6a:	68f8      	ldr	r0, [r7, #12]
 8003b6c:	f000 f89c 	bl	8003ca8 <I2C_IsAcknowledgeFailed>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d001      	beq.n	8003b7a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e026      	b.n	8003bc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b7a:	f7ff fa0f 	bl	8002f9c <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	68ba      	ldr	r2, [r7, #8]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d302      	bcc.n	8003b90 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d113      	bne.n	8003bb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b94:	f043 0220 	orr.w	r2, r3, #32
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e007      	b.n	8003bc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	f003 0320 	and.w	r3, r3, #32
 8003bc2:	2b20      	cmp	r3, #32
 8003bc4:	d1cf      	bne.n	8003b66 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bdc:	e055      	b.n	8003c8a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	68b9      	ldr	r1, [r7, #8]
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 f860 	bl	8003ca8 <I2C_IsAcknowledgeFailed>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e053      	b.n	8003c9a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	f003 0320 	and.w	r3, r3, #32
 8003bfc:	2b20      	cmp	r3, #32
 8003bfe:	d129      	bne.n	8003c54 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	f003 0304 	and.w	r3, r3, #4
 8003c0a:	2b04      	cmp	r3, #4
 8003c0c:	d105      	bne.n	8003c1a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003c16:	2300      	movs	r3, #0
 8003c18:	e03f      	b.n	8003c9a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2220      	movs	r2, #32
 8003c20:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6859      	ldr	r1, [r3, #4]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	4b1d      	ldr	r3, [pc, #116]	; (8003ca4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003c2e:	400b      	ands	r3, r1
 8003c30:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e022      	b.n	8003c9a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c54:	f7ff f9a2 	bl	8002f9c <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	68ba      	ldr	r2, [r7, #8]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d302      	bcc.n	8003c6a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d10f      	bne.n	8003c8a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6e:	f043 0220 	orr.w	r2, r3, #32
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2220      	movs	r2, #32
 8003c7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e007      	b.n	8003c9a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	2b04      	cmp	r3, #4
 8003c96:	d1a2      	bne.n	8003bde <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	fe00e800 	.word	0xfe00e800

08003ca8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	f003 0310 	and.w	r3, r3, #16
 8003cbe:	2b10      	cmp	r3, #16
 8003cc0:	d151      	bne.n	8003d66 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003cc2:	e022      	b.n	8003d0a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cca:	d01e      	beq.n	8003d0a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ccc:	f7ff f966 	bl	8002f9c <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	68ba      	ldr	r2, [r7, #8]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d302      	bcc.n	8003ce2 <I2C_IsAcknowledgeFailed+0x3a>
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d113      	bne.n	8003d0a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce6:	f043 0220 	orr.w	r2, r3, #32
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2220      	movs	r2, #32
 8003cf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e02e      	b.n	8003d68 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	f003 0320 	and.w	r3, r3, #32
 8003d14:	2b20      	cmp	r3, #32
 8003d16:	d1d5      	bne.n	8003cc4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2210      	movs	r2, #16
 8003d1e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2220      	movs	r2, #32
 8003d26:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f7ff fe71 	bl	8003a10 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	6859      	ldr	r1, [r3, #4]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	4b0d      	ldr	r3, [pc, #52]	; (8003d70 <I2C_IsAcknowledgeFailed+0xc8>)
 8003d3a:	400b      	ands	r3, r1
 8003d3c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d42:	f043 0204 	orr.w	r2, r3, #4
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	fe00e800 	.word	0xfe00e800

08003d74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	607b      	str	r3, [r7, #4]
 8003d7e:	460b      	mov	r3, r1
 8003d80:	817b      	strh	r3, [r7, #10]
 8003d82:	4613      	mov	r3, r2
 8003d84:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	0d5b      	lsrs	r3, r3, #21
 8003d90:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003d94:	4b0d      	ldr	r3, [pc, #52]	; (8003dcc <I2C_TransferConfig+0x58>)
 8003d96:	430b      	orrs	r3, r1
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	ea02 0103 	and.w	r1, r2, r3
 8003d9e:	897b      	ldrh	r3, [r7, #10]
 8003da0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003da4:	7a7b      	ldrb	r3, [r7, #9]
 8003da6:	041b      	lsls	r3, r3, #16
 8003da8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003dac:	431a      	orrs	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	431a      	orrs	r2, r3
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	431a      	orrs	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003dbe:	bf00      	nop
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	03ff63ff 	.word	0x03ff63ff

08003dd0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b20      	cmp	r3, #32
 8003de4:	d138      	bne.n	8003e58 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d101      	bne.n	8003df4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003df0:	2302      	movs	r3, #2
 8003df2:	e032      	b.n	8003e5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2224      	movs	r2, #36	; 0x24
 8003e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f022 0201 	bic.w	r2, r2, #1
 8003e12:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e22:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6819      	ldr	r1, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	430a      	orrs	r2, r1
 8003e32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 0201 	orr.w	r2, r2, #1
 8003e42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2220      	movs	r2, #32
 8003e48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e54:	2300      	movs	r3, #0
 8003e56:	e000      	b.n	8003e5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003e58:	2302      	movs	r3, #2
  }
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b085      	sub	sp, #20
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
 8003e6e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	d139      	bne.n	8003ef0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d101      	bne.n	8003e8a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e86:	2302      	movs	r3, #2
 8003e88:	e033      	b.n	8003ef2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2224      	movs	r2, #36	; 0x24
 8003e96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 0201 	bic.w	r2, r2, #1
 8003ea8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003eb8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	021b      	lsls	r3, r3, #8
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f042 0201 	orr.w	r2, r2, #1
 8003eda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003eec:	2300      	movs	r3, #0
 8003eee:	e000      	b.n	8003ef2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ef0:	2302      	movs	r3, #2
  }
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
	...

08003f00 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f04:	4b0d      	ldr	r3, [pc, #52]	; (8003f3c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f10:	d102      	bne.n	8003f18 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003f12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f16:	e00b      	b.n	8003f30 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003f18:	4b08      	ldr	r3, [pc, #32]	; (8003f3c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f26:	d102      	bne.n	8003f2e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003f28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f2c:	e000      	b.n	8003f30 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003f2e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	40007000 	.word	0x40007000

08003f40 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d141      	bne.n	8003fd2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f4e:	4b4b      	ldr	r3, [pc, #300]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f5a:	d131      	bne.n	8003fc0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f5c:	4b47      	ldr	r3, [pc, #284]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f62:	4a46      	ldr	r2, [pc, #280]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f68:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f6c:	4b43      	ldr	r3, [pc, #268]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f74:	4a41      	ldr	r2, [pc, #260]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f7a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003f7c:	4b40      	ldr	r3, [pc, #256]	; (8004080 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2232      	movs	r2, #50	; 0x32
 8003f82:	fb02 f303 	mul.w	r3, r2, r3
 8003f86:	4a3f      	ldr	r2, [pc, #252]	; (8004084 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003f88:	fba2 2303 	umull	r2, r3, r2, r3
 8003f8c:	0c9b      	lsrs	r3, r3, #18
 8003f8e:	3301      	adds	r3, #1
 8003f90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f92:	e002      	b.n	8003f9a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	3b01      	subs	r3, #1
 8003f98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f9a:	4b38      	ldr	r3, [pc, #224]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fa2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fa6:	d102      	bne.n	8003fae <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1f2      	bne.n	8003f94 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003fae:	4b33      	ldr	r3, [pc, #204]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fba:	d158      	bne.n	800406e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e057      	b.n	8004070 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003fc0:	4b2e      	ldr	r3, [pc, #184]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fc6:	4a2d      	ldr	r2, [pc, #180]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fcc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003fd0:	e04d      	b.n	800406e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fd8:	d141      	bne.n	800405e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fda:	4b28      	ldr	r3, [pc, #160]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003fe2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fe6:	d131      	bne.n	800404c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003fe8:	4b24      	ldr	r3, [pc, #144]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fee:	4a23      	ldr	r2, [pc, #140]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ff4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ff8:	4b20      	ldr	r3, [pc, #128]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004000:	4a1e      	ldr	r2, [pc, #120]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004002:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004006:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004008:	4b1d      	ldr	r3, [pc, #116]	; (8004080 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2232      	movs	r2, #50	; 0x32
 800400e:	fb02 f303 	mul.w	r3, r2, r3
 8004012:	4a1c      	ldr	r2, [pc, #112]	; (8004084 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004014:	fba2 2303 	umull	r2, r3, r2, r3
 8004018:	0c9b      	lsrs	r3, r3, #18
 800401a:	3301      	adds	r3, #1
 800401c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800401e:	e002      	b.n	8004026 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	3b01      	subs	r3, #1
 8004024:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004026:	4b15      	ldr	r3, [pc, #84]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800402e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004032:	d102      	bne.n	800403a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d1f2      	bne.n	8004020 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800403a:	4b10      	ldr	r3, [pc, #64]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004046:	d112      	bne.n	800406e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e011      	b.n	8004070 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800404c:	4b0b      	ldr	r3, [pc, #44]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800404e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004052:	4a0a      	ldr	r2, [pc, #40]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004058:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800405c:	e007      	b.n	800406e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800405e:	4b07      	ldr	r3, [pc, #28]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004066:	4a05      	ldr	r2, [pc, #20]	; (800407c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004068:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800406c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr
 800407c:	40007000 	.word	0x40007000
 8004080:	20000000 	.word	0x20000000
 8004084:	431bde83 	.word	0x431bde83

08004088 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004088:	b480      	push	{r7}
 800408a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800408c:	4b05      	ldr	r3, [pc, #20]	; (80040a4 <HAL_PWREx_EnableVddIO2+0x1c>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	4a04      	ldr	r2, [pc, #16]	; (80040a4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004092:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004096:	6053      	str	r3, [r2, #4]
}
 8004098:	bf00      	nop
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	40007000 	.word	0x40007000

080040a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d102      	bne.n	80040bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	f000 bc16 	b.w	80048e8 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040bc:	4ba0      	ldr	r3, [pc, #640]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 030c 	and.w	r3, r3, #12
 80040c4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040c6:	4b9e      	ldr	r3, [pc, #632]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	f003 0303 	and.w	r3, r3, #3
 80040ce:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0310 	and.w	r3, r3, #16
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f000 80e4 	beq.w	80042a6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d007      	beq.n	80040f4 <HAL_RCC_OscConfig+0x4c>
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	2b0c      	cmp	r3, #12
 80040e8:	f040 808b 	bne.w	8004202 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	f040 8087 	bne.w	8004202 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040f4:	4b92      	ldr	r3, [pc, #584]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0302 	and.w	r3, r3, #2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d005      	beq.n	800410c <HAL_RCC_OscConfig+0x64>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e3ed      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a1a      	ldr	r2, [r3, #32]
 8004110:	4b8b      	ldr	r3, [pc, #556]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0308 	and.w	r3, r3, #8
 8004118:	2b00      	cmp	r3, #0
 800411a:	d004      	beq.n	8004126 <HAL_RCC_OscConfig+0x7e>
 800411c:	4b88      	ldr	r3, [pc, #544]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004124:	e005      	b.n	8004132 <HAL_RCC_OscConfig+0x8a>
 8004126:	4b86      	ldr	r3, [pc, #536]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004128:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800412c:	091b      	lsrs	r3, r3, #4
 800412e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004132:	4293      	cmp	r3, r2
 8004134:	d223      	bcs.n	800417e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	4618      	mov	r0, r3
 800413c:	f000 fdca 	bl	8004cd4 <RCC_SetFlashLatencyFromMSIRange>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e3ce      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800414a:	4b7d      	ldr	r3, [pc, #500]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a7c      	ldr	r2, [pc, #496]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004150:	f043 0308 	orr.w	r3, r3, #8
 8004154:	6013      	str	r3, [r2, #0]
 8004156:	4b7a      	ldr	r3, [pc, #488]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	4977      	ldr	r1, [pc, #476]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004164:	4313      	orrs	r3, r2
 8004166:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004168:	4b75      	ldr	r3, [pc, #468]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	021b      	lsls	r3, r3, #8
 8004176:	4972      	ldr	r1, [pc, #456]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004178:	4313      	orrs	r3, r2
 800417a:	604b      	str	r3, [r1, #4]
 800417c:	e025      	b.n	80041ca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800417e:	4b70      	ldr	r3, [pc, #448]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a6f      	ldr	r2, [pc, #444]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004184:	f043 0308 	orr.w	r3, r3, #8
 8004188:	6013      	str	r3, [r2, #0]
 800418a:	4b6d      	ldr	r3, [pc, #436]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	496a      	ldr	r1, [pc, #424]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004198:	4313      	orrs	r3, r2
 800419a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800419c:	4b68      	ldr	r3, [pc, #416]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	69db      	ldr	r3, [r3, #28]
 80041a8:	021b      	lsls	r3, r3, #8
 80041aa:	4965      	ldr	r1, [pc, #404]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 80041ac:	4313      	orrs	r3, r2
 80041ae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d109      	bne.n	80041ca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f000 fd8a 	bl	8004cd4 <RCC_SetFlashLatencyFromMSIRange>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e38e      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041ca:	f000 fcbf 	bl	8004b4c <HAL_RCC_GetSysClockFreq>
 80041ce:	4602      	mov	r2, r0
 80041d0:	4b5b      	ldr	r3, [pc, #364]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	091b      	lsrs	r3, r3, #4
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	495a      	ldr	r1, [pc, #360]	; (8004344 <HAL_RCC_OscConfig+0x29c>)
 80041dc:	5ccb      	ldrb	r3, [r1, r3]
 80041de:	f003 031f 	and.w	r3, r3, #31
 80041e2:	fa22 f303 	lsr.w	r3, r2, r3
 80041e6:	4a58      	ldr	r2, [pc, #352]	; (8004348 <HAL_RCC_OscConfig+0x2a0>)
 80041e8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80041ea:	4b58      	ldr	r3, [pc, #352]	; (800434c <HAL_RCC_OscConfig+0x2a4>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7fe fe84 	bl	8002efc <HAL_InitTick>
 80041f4:	4603      	mov	r3, r0
 80041f6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80041f8:	7bfb      	ldrb	r3, [r7, #15]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d052      	beq.n	80042a4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80041fe:	7bfb      	ldrb	r3, [r7, #15]
 8004200:	e372      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d032      	beq.n	8004270 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800420a:	4b4d      	ldr	r3, [pc, #308]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a4c      	ldr	r2, [pc, #304]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004210:	f043 0301 	orr.w	r3, r3, #1
 8004214:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004216:	f7fe fec1 	bl	8002f9c <HAL_GetTick>
 800421a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800421c:	e008      	b.n	8004230 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800421e:	f7fe febd 	bl	8002f9c <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	2b02      	cmp	r3, #2
 800422a:	d901      	bls.n	8004230 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e35b      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004230:	4b43      	ldr	r3, [pc, #268]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0f0      	beq.n	800421e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800423c:	4b40      	ldr	r3, [pc, #256]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a3f      	ldr	r2, [pc, #252]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004242:	f043 0308 	orr.w	r3, r3, #8
 8004246:	6013      	str	r3, [r2, #0]
 8004248:	4b3d      	ldr	r3, [pc, #244]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a1b      	ldr	r3, [r3, #32]
 8004254:	493a      	ldr	r1, [pc, #232]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004256:	4313      	orrs	r3, r2
 8004258:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800425a:	4b39      	ldr	r3, [pc, #228]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	69db      	ldr	r3, [r3, #28]
 8004266:	021b      	lsls	r3, r3, #8
 8004268:	4935      	ldr	r1, [pc, #212]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800426a:	4313      	orrs	r3, r2
 800426c:	604b      	str	r3, [r1, #4]
 800426e:	e01a      	b.n	80042a6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004270:	4b33      	ldr	r3, [pc, #204]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a32      	ldr	r2, [pc, #200]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004276:	f023 0301 	bic.w	r3, r3, #1
 800427a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800427c:	f7fe fe8e 	bl	8002f9c <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004284:	f7fe fe8a 	bl	8002f9c <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e328      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004296:	4b2a      	ldr	r3, [pc, #168]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f0      	bne.n	8004284 <HAL_RCC_OscConfig+0x1dc>
 80042a2:	e000      	b.n	80042a6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0301 	and.w	r3, r3, #1
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d073      	beq.n	800439a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	2b08      	cmp	r3, #8
 80042b6:	d005      	beq.n	80042c4 <HAL_RCC_OscConfig+0x21c>
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	2b0c      	cmp	r3, #12
 80042bc:	d10e      	bne.n	80042dc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	2b03      	cmp	r3, #3
 80042c2:	d10b      	bne.n	80042dc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c4:	4b1e      	ldr	r3, [pc, #120]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d063      	beq.n	8004398 <HAL_RCC_OscConfig+0x2f0>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d15f      	bne.n	8004398 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e305      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042e4:	d106      	bne.n	80042f4 <HAL_RCC_OscConfig+0x24c>
 80042e6:	4b16      	ldr	r3, [pc, #88]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a15      	ldr	r2, [pc, #84]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 80042ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042f0:	6013      	str	r3, [r2, #0]
 80042f2:	e01d      	b.n	8004330 <HAL_RCC_OscConfig+0x288>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042fc:	d10c      	bne.n	8004318 <HAL_RCC_OscConfig+0x270>
 80042fe:	4b10      	ldr	r3, [pc, #64]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a0f      	ldr	r2, [pc, #60]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004304:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004308:	6013      	str	r3, [r2, #0]
 800430a:	4b0d      	ldr	r3, [pc, #52]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a0c      	ldr	r2, [pc, #48]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004314:	6013      	str	r3, [r2, #0]
 8004316:	e00b      	b.n	8004330 <HAL_RCC_OscConfig+0x288>
 8004318:	4b09      	ldr	r3, [pc, #36]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a08      	ldr	r2, [pc, #32]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800431e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004322:	6013      	str	r3, [r2, #0]
 8004324:	4b06      	ldr	r3, [pc, #24]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a05      	ldr	r2, [pc, #20]	; (8004340 <HAL_RCC_OscConfig+0x298>)
 800432a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800432e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d01b      	beq.n	8004370 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004338:	f7fe fe30 	bl	8002f9c <HAL_GetTick>
 800433c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800433e:	e010      	b.n	8004362 <HAL_RCC_OscConfig+0x2ba>
 8004340:	40021000 	.word	0x40021000
 8004344:	0800b7d4 	.word	0x0800b7d4
 8004348:	20000000 	.word	0x20000000
 800434c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004350:	f7fe fe24 	bl	8002f9c <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b64      	cmp	r3, #100	; 0x64
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e2c2      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004362:	4baf      	ldr	r3, [pc, #700]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d0f0      	beq.n	8004350 <HAL_RCC_OscConfig+0x2a8>
 800436e:	e014      	b.n	800439a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004370:	f7fe fe14 	bl	8002f9c <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004376:	e008      	b.n	800438a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004378:	f7fe fe10 	bl	8002f9c <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b64      	cmp	r3, #100	; 0x64
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e2ae      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800438a:	4ba5      	ldr	r3, [pc, #660]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1f0      	bne.n	8004378 <HAL_RCC_OscConfig+0x2d0>
 8004396:	e000      	b.n	800439a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d060      	beq.n	8004468 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	2b04      	cmp	r3, #4
 80043aa:	d005      	beq.n	80043b8 <HAL_RCC_OscConfig+0x310>
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	2b0c      	cmp	r3, #12
 80043b0:	d119      	bne.n	80043e6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d116      	bne.n	80043e6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043b8:	4b99      	ldr	r3, [pc, #612]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d005      	beq.n	80043d0 <HAL_RCC_OscConfig+0x328>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e28b      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d0:	4b93      	ldr	r3, [pc, #588]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	061b      	lsls	r3, r3, #24
 80043de:	4990      	ldr	r1, [pc, #576]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043e4:	e040      	b.n	8004468 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d023      	beq.n	8004436 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ee:	4b8c      	ldr	r3, [pc, #560]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a8b      	ldr	r2, [pc, #556]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80043f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043fa:	f7fe fdcf 	bl	8002f9c <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004402:	f7fe fdcb 	bl	8002f9c <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e269      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004414:	4b82      	ldr	r3, [pc, #520]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0f0      	beq.n	8004402 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004420:	4b7f      	ldr	r3, [pc, #508]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	061b      	lsls	r3, r3, #24
 800442e:	497c      	ldr	r1, [pc, #496]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004430:	4313      	orrs	r3, r2
 8004432:	604b      	str	r3, [r1, #4]
 8004434:	e018      	b.n	8004468 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004436:	4b7a      	ldr	r3, [pc, #488]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a79      	ldr	r2, [pc, #484]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 800443c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004440:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004442:	f7fe fdab 	bl	8002f9c <HAL_GetTick>
 8004446:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004448:	e008      	b.n	800445c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800444a:	f7fe fda7 	bl	8002f9c <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d901      	bls.n	800445c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e245      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800445c:	4b70      	ldr	r3, [pc, #448]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1f0      	bne.n	800444a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	2b00      	cmp	r3, #0
 8004472:	d03c      	beq.n	80044ee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d01c      	beq.n	80044b6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800447c:	4b68      	ldr	r3, [pc, #416]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 800447e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004482:	4a67      	ldr	r2, [pc, #412]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004484:	f043 0301 	orr.w	r3, r3, #1
 8004488:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800448c:	f7fe fd86 	bl	8002f9c <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004494:	f7fe fd82 	bl	8002f9c <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e220      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044a6:	4b5e      	ldr	r3, [pc, #376]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80044a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d0ef      	beq.n	8004494 <HAL_RCC_OscConfig+0x3ec>
 80044b4:	e01b      	b.n	80044ee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044b6:	4b5a      	ldr	r3, [pc, #360]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80044b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044bc:	4a58      	ldr	r2, [pc, #352]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80044be:	f023 0301 	bic.w	r3, r3, #1
 80044c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c6:	f7fe fd69 	bl	8002f9c <HAL_GetTick>
 80044ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044cc:	e008      	b.n	80044e0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044ce:	f7fe fd65 	bl	8002f9c <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d901      	bls.n	80044e0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e203      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044e0:	4b4f      	ldr	r3, [pc, #316]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80044e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1ef      	bne.n	80044ce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0304 	and.w	r3, r3, #4
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f000 80a6 	beq.w	8004648 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044fc:	2300      	movs	r3, #0
 80044fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004500:	4b47      	ldr	r3, [pc, #284]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004504:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10d      	bne.n	8004528 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800450c:	4b44      	ldr	r3, [pc, #272]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 800450e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004510:	4a43      	ldr	r2, [pc, #268]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004516:	6593      	str	r3, [r2, #88]	; 0x58
 8004518:	4b41      	ldr	r3, [pc, #260]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 800451a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800451c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004520:	60bb      	str	r3, [r7, #8]
 8004522:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004524:	2301      	movs	r3, #1
 8004526:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004528:	4b3e      	ldr	r3, [pc, #248]	; (8004624 <HAL_RCC_OscConfig+0x57c>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004530:	2b00      	cmp	r3, #0
 8004532:	d118      	bne.n	8004566 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004534:	4b3b      	ldr	r3, [pc, #236]	; (8004624 <HAL_RCC_OscConfig+0x57c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a3a      	ldr	r2, [pc, #232]	; (8004624 <HAL_RCC_OscConfig+0x57c>)
 800453a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800453e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004540:	f7fe fd2c 	bl	8002f9c <HAL_GetTick>
 8004544:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004546:	e008      	b.n	800455a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004548:	f7fe fd28 	bl	8002f9c <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	2b02      	cmp	r3, #2
 8004554:	d901      	bls.n	800455a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e1c6      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800455a:	4b32      	ldr	r3, [pc, #200]	; (8004624 <HAL_RCC_OscConfig+0x57c>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004562:	2b00      	cmp	r3, #0
 8004564:	d0f0      	beq.n	8004548 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d108      	bne.n	8004580 <HAL_RCC_OscConfig+0x4d8>
 800456e:	4b2c      	ldr	r3, [pc, #176]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004574:	4a2a      	ldr	r2, [pc, #168]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004576:	f043 0301 	orr.w	r3, r3, #1
 800457a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800457e:	e024      	b.n	80045ca <HAL_RCC_OscConfig+0x522>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	2b05      	cmp	r3, #5
 8004586:	d110      	bne.n	80045aa <HAL_RCC_OscConfig+0x502>
 8004588:	4b25      	ldr	r3, [pc, #148]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 800458a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800458e:	4a24      	ldr	r2, [pc, #144]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 8004590:	f043 0304 	orr.w	r3, r3, #4
 8004594:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004598:	4b21      	ldr	r3, [pc, #132]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 800459a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800459e:	4a20      	ldr	r2, [pc, #128]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80045a0:	f043 0301 	orr.w	r3, r3, #1
 80045a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045a8:	e00f      	b.n	80045ca <HAL_RCC_OscConfig+0x522>
 80045aa:	4b1d      	ldr	r3, [pc, #116]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80045ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045b0:	4a1b      	ldr	r2, [pc, #108]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80045b2:	f023 0301 	bic.w	r3, r3, #1
 80045b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045ba:	4b19      	ldr	r3, [pc, #100]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80045bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045c0:	4a17      	ldr	r2, [pc, #92]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80045c2:	f023 0304 	bic.w	r3, r3, #4
 80045c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d016      	beq.n	8004600 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d2:	f7fe fce3 	bl	8002f9c <HAL_GetTick>
 80045d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045d8:	e00a      	b.n	80045f0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045da:	f7fe fcdf 	bl	8002f9c <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e17b      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045f0:	4b0b      	ldr	r3, [pc, #44]	; (8004620 <HAL_RCC_OscConfig+0x578>)
 80045f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d0ed      	beq.n	80045da <HAL_RCC_OscConfig+0x532>
 80045fe:	e01a      	b.n	8004636 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004600:	f7fe fccc 	bl	8002f9c <HAL_GetTick>
 8004604:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004606:	e00f      	b.n	8004628 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004608:	f7fe fcc8 	bl	8002f9c <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	f241 3288 	movw	r2, #5000	; 0x1388
 8004616:	4293      	cmp	r3, r2
 8004618:	d906      	bls.n	8004628 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e164      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
 800461e:	bf00      	nop
 8004620:	40021000 	.word	0x40021000
 8004624:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004628:	4ba8      	ldr	r3, [pc, #672]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800462a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1e8      	bne.n	8004608 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004636:	7ffb      	ldrb	r3, [r7, #31]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d105      	bne.n	8004648 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800463c:	4ba3      	ldr	r3, [pc, #652]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800463e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004640:	4aa2      	ldr	r2, [pc, #648]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004642:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004646:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0320 	and.w	r3, r3, #32
 8004650:	2b00      	cmp	r3, #0
 8004652:	d03c      	beq.n	80046ce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004658:	2b00      	cmp	r3, #0
 800465a:	d01c      	beq.n	8004696 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800465c:	4b9b      	ldr	r3, [pc, #620]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800465e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004662:	4a9a      	ldr	r2, [pc, #616]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004664:	f043 0301 	orr.w	r3, r3, #1
 8004668:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800466c:	f7fe fc96 	bl	8002f9c <HAL_GetTick>
 8004670:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004672:	e008      	b.n	8004686 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004674:	f7fe fc92 	bl	8002f9c <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b02      	cmp	r3, #2
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e130      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004686:	4b91      	ldr	r3, [pc, #580]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004688:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	2b00      	cmp	r3, #0
 8004692:	d0ef      	beq.n	8004674 <HAL_RCC_OscConfig+0x5cc>
 8004694:	e01b      	b.n	80046ce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004696:	4b8d      	ldr	r3, [pc, #564]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004698:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800469c:	4a8b      	ldr	r2, [pc, #556]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800469e:	f023 0301 	bic.w	r3, r3, #1
 80046a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a6:	f7fe fc79 	bl	8002f9c <HAL_GetTick>
 80046aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80046ac:	e008      	b.n	80046c0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046ae:	f7fe fc75 	bl	8002f9c <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e113      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80046c0:	4b82      	ldr	r3, [pc, #520]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 80046c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1ef      	bne.n	80046ae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	f000 8107 	beq.w	80048e6 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046dc:	2b02      	cmp	r3, #2
 80046de:	f040 80cb 	bne.w	8004878 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80046e2:	4b7a      	ldr	r3, [pc, #488]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	f003 0203 	and.w	r2, r3, #3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d12c      	bne.n	8004750 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004700:	3b01      	subs	r3, #1
 8004702:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004704:	429a      	cmp	r2, r3
 8004706:	d123      	bne.n	8004750 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004712:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004714:	429a      	cmp	r2, r3
 8004716:	d11b      	bne.n	8004750 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004722:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004724:	429a      	cmp	r2, r3
 8004726:	d113      	bne.n	8004750 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004732:	085b      	lsrs	r3, r3, #1
 8004734:	3b01      	subs	r3, #1
 8004736:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004738:	429a      	cmp	r2, r3
 800473a:	d109      	bne.n	8004750 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004746:	085b      	lsrs	r3, r3, #1
 8004748:	3b01      	subs	r3, #1
 800474a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800474c:	429a      	cmp	r2, r3
 800474e:	d06d      	beq.n	800482c <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	2b0c      	cmp	r3, #12
 8004754:	d068      	beq.n	8004828 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004756:	4b5d      	ldr	r3, [pc, #372]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d105      	bne.n	800476e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004762:	4b5a      	ldr	r3, [pc, #360]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e0ba      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004772:	4b56      	ldr	r3, [pc, #344]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a55      	ldr	r2, [pc, #340]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004778:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800477c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800477e:	f7fe fc0d 	bl	8002f9c <HAL_GetTick>
 8004782:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004784:	e008      	b.n	8004798 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004786:	f7fe fc09 	bl	8002f9c <HAL_GetTick>
 800478a:	4602      	mov	r2, r0
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	2b02      	cmp	r3, #2
 8004792:	d901      	bls.n	8004798 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e0a7      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004798:	4b4c      	ldr	r3, [pc, #304]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1f0      	bne.n	8004786 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047a4:	4b49      	ldr	r3, [pc, #292]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 80047a6:	68da      	ldr	r2, [r3, #12]
 80047a8:	4b49      	ldr	r3, [pc, #292]	; (80048d0 <HAL_RCC_OscConfig+0x828>)
 80047aa:	4013      	ands	r3, r2
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80047b4:	3a01      	subs	r2, #1
 80047b6:	0112      	lsls	r2, r2, #4
 80047b8:	4311      	orrs	r1, r2
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80047be:	0212      	lsls	r2, r2, #8
 80047c0:	4311      	orrs	r1, r2
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80047c6:	0852      	lsrs	r2, r2, #1
 80047c8:	3a01      	subs	r2, #1
 80047ca:	0552      	lsls	r2, r2, #21
 80047cc:	4311      	orrs	r1, r2
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80047d2:	0852      	lsrs	r2, r2, #1
 80047d4:	3a01      	subs	r2, #1
 80047d6:	0652      	lsls	r2, r2, #25
 80047d8:	4311      	orrs	r1, r2
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80047de:	06d2      	lsls	r2, r2, #27
 80047e0:	430a      	orrs	r2, r1
 80047e2:	493a      	ldr	r1, [pc, #232]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80047e8:	4b38      	ldr	r3, [pc, #224]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a37      	ldr	r2, [pc, #220]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 80047ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047f4:	4b35      	ldr	r3, [pc, #212]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	4a34      	ldr	r2, [pc, #208]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 80047fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004800:	f7fe fbcc 	bl	8002f9c <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004808:	f7fe fbc8 	bl	8002f9c <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b02      	cmp	r3, #2
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e066      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800481a:	4b2c      	ldr	r3, [pc, #176]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d0f0      	beq.n	8004808 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004826:	e05e      	b.n	80048e6 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e05d      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800482c:	4b27      	ldr	r3, [pc, #156]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d156      	bne.n	80048e6 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004838:	4b24      	ldr	r3, [pc, #144]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a23      	ldr	r2, [pc, #140]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800483e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004842:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004844:	4b21      	ldr	r3, [pc, #132]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	4a20      	ldr	r2, [pc, #128]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800484a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800484e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004850:	f7fe fba4 	bl	8002f9c <HAL_GetTick>
 8004854:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004856:	e008      	b.n	800486a <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004858:	f7fe fba0 	bl	8002f9c <HAL_GetTick>
 800485c:	4602      	mov	r2, r0
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	2b02      	cmp	r3, #2
 8004864:	d901      	bls.n	800486a <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e03e      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800486a:	4b18      	ldr	r3, [pc, #96]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d0f0      	beq.n	8004858 <HAL_RCC_OscConfig+0x7b0>
 8004876:	e036      	b.n	80048e6 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	2b0c      	cmp	r3, #12
 800487c:	d031      	beq.n	80048e2 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800487e:	4b13      	ldr	r3, [pc, #76]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a12      	ldr	r2, [pc, #72]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004884:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004888:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800488a:	4b10      	ldr	r3, [pc, #64]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d105      	bne.n	80048a2 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004896:	4b0d      	ldr	r3, [pc, #52]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	4a0c      	ldr	r2, [pc, #48]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 800489c:	f023 0303 	bic.w	r3, r3, #3
 80048a0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80048a2:	4b0a      	ldr	r3, [pc, #40]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	4a09      	ldr	r2, [pc, #36]	; (80048cc <HAL_RCC_OscConfig+0x824>)
 80048a8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80048ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048b0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b2:	f7fe fb73 	bl	8002f9c <HAL_GetTick>
 80048b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048b8:	e00c      	b.n	80048d4 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ba:	f7fe fb6f 	bl	8002f9c <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d905      	bls.n	80048d4 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e00d      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
 80048cc:	40021000 	.word	0x40021000
 80048d0:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048d4:	4b06      	ldr	r3, [pc, #24]	; (80048f0 <HAL_RCC_OscConfig+0x848>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1ec      	bne.n	80048ba <HAL_RCC_OscConfig+0x812>
 80048e0:	e001      	b.n	80048e6 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e000      	b.n	80048e8 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3720      	adds	r7, #32
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	40021000 	.word	0x40021000

080048f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b086      	sub	sp, #24
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80048fe:	2300      	movs	r3, #0
 8004900:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e10f      	b.n	8004b2c <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800490c:	4b89      	ldr	r3, [pc, #548]	; (8004b34 <HAL_RCC_ClockConfig+0x240>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 030f 	and.w	r3, r3, #15
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d910      	bls.n	800493c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800491a:	4b86      	ldr	r3, [pc, #536]	; (8004b34 <HAL_RCC_ClockConfig+0x240>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f023 020f 	bic.w	r2, r3, #15
 8004922:	4984      	ldr	r1, [pc, #528]	; (8004b34 <HAL_RCC_ClockConfig+0x240>)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	4313      	orrs	r3, r2
 8004928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800492a:	4b82      	ldr	r3, [pc, #520]	; (8004b34 <HAL_RCC_ClockConfig+0x240>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 030f 	and.w	r3, r3, #15
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d001      	beq.n	800493c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e0f7      	b.n	8004b2c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	2b00      	cmp	r3, #0
 8004946:	f000 8089 	beq.w	8004a5c <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	2b03      	cmp	r3, #3
 8004950:	d133      	bne.n	80049ba <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004952:	4b79      	ldr	r3, [pc, #484]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e0e4      	b.n	8004b2c <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004962:	f000 fa11 	bl	8004d88 <RCC_GetSysClockFreqFromPLLSource>
 8004966:	4603      	mov	r3, r0
 8004968:	4a74      	ldr	r2, [pc, #464]	; (8004b3c <HAL_RCC_ClockConfig+0x248>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d955      	bls.n	8004a1a <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800496e:	4b72      	ldr	r3, [pc, #456]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10a      	bne.n	8004990 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800497a:	4b6f      	ldr	r3, [pc, #444]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004982:	4a6d      	ldr	r2, [pc, #436]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004988:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800498a:	2380      	movs	r3, #128	; 0x80
 800498c:	617b      	str	r3, [r7, #20]
 800498e:	e044      	b.n	8004a1a <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d03e      	beq.n	8004a1a <HAL_RCC_ClockConfig+0x126>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d13a      	bne.n	8004a1a <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80049a4:	4b64      	ldr	r3, [pc, #400]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049ac:	4a62      	ldr	r2, [pc, #392]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 80049ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049b2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80049b4:	2380      	movs	r3, #128	; 0x80
 80049b6:	617b      	str	r3, [r7, #20]
 80049b8:	e02f      	b.n	8004a1a <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d107      	bne.n	80049d2 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049c2:	4b5d      	ldr	r3, [pc, #372]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d115      	bne.n	80049fa <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e0ac      	b.n	8004b2c <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d107      	bne.n	80049ea <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049da:	4b57      	ldr	r3, [pc, #348]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0302 	and.w	r3, r3, #2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d109      	bne.n	80049fa <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e0a0      	b.n	8004b2c <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ea:	4b53      	ldr	r3, [pc, #332]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d101      	bne.n	80049fa <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e098      	b.n	8004b2c <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80049fa:	f000 f8a7 	bl	8004b4c <HAL_RCC_GetSysClockFreq>
 80049fe:	4603      	mov	r3, r0
 8004a00:	4a4e      	ldr	r2, [pc, #312]	; (8004b3c <HAL_RCC_ClockConfig+0x248>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d909      	bls.n	8004a1a <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004a06:	4b4c      	ldr	r3, [pc, #304]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a0e:	4a4a      	ldr	r2, [pc, #296]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a14:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004a16:	2380      	movs	r3, #128	; 0x80
 8004a18:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a1a:	4b47      	ldr	r3, [pc, #284]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f023 0203 	bic.w	r2, r3, #3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	4944      	ldr	r1, [pc, #272]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a2c:	f7fe fab6 	bl	8002f9c <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a32:	e00a      	b.n	8004a4a <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a34:	f7fe fab2 	bl	8002f9c <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e070      	b.n	8004b2c <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a4a:	4b3b      	ldr	r3, [pc, #236]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f003 020c 	and.w	r2, r3, #12
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d1eb      	bne.n	8004a34 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0302 	and.w	r3, r3, #2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d009      	beq.n	8004a7c <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a68:	4b33      	ldr	r3, [pc, #204]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	4930      	ldr	r1, [pc, #192]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004a76:	4313      	orrs	r3, r2
 8004a78:	608b      	str	r3, [r1, #8]
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	2b80      	cmp	r3, #128	; 0x80
 8004a80:	d105      	bne.n	8004a8e <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004a82:	4b2d      	ldr	r3, [pc, #180]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	4a2c      	ldr	r2, [pc, #176]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004a88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a8c:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a8e:	4b29      	ldr	r3, [pc, #164]	; (8004b34 <HAL_RCC_ClockConfig+0x240>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 030f 	and.w	r3, r3, #15
 8004a96:	683a      	ldr	r2, [r7, #0]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d210      	bcs.n	8004abe <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a9c:	4b25      	ldr	r3, [pc, #148]	; (8004b34 <HAL_RCC_ClockConfig+0x240>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f023 020f 	bic.w	r2, r3, #15
 8004aa4:	4923      	ldr	r1, [pc, #140]	; (8004b34 <HAL_RCC_ClockConfig+0x240>)
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aac:	4b21      	ldr	r3, [pc, #132]	; (8004b34 <HAL_RCC_ClockConfig+0x240>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 030f 	and.w	r3, r3, #15
 8004ab4:	683a      	ldr	r2, [r7, #0]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d001      	beq.n	8004abe <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e036      	b.n	8004b2c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0304 	and.w	r3, r3, #4
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d008      	beq.n	8004adc <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aca:	4b1b      	ldr	r3, [pc, #108]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	4918      	ldr	r1, [pc, #96]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0308 	and.w	r3, r3, #8
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d009      	beq.n	8004afc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ae8:	4b13      	ldr	r3, [pc, #76]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	00db      	lsls	r3, r3, #3
 8004af6:	4910      	ldr	r1, [pc, #64]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004afc:	f000 f826 	bl	8004b4c <HAL_RCC_GetSysClockFreq>
 8004b00:	4602      	mov	r2, r0
 8004b02:	4b0d      	ldr	r3, [pc, #52]	; (8004b38 <HAL_RCC_ClockConfig+0x244>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	091b      	lsrs	r3, r3, #4
 8004b08:	f003 030f 	and.w	r3, r3, #15
 8004b0c:	490c      	ldr	r1, [pc, #48]	; (8004b40 <HAL_RCC_ClockConfig+0x24c>)
 8004b0e:	5ccb      	ldrb	r3, [r1, r3]
 8004b10:	f003 031f 	and.w	r3, r3, #31
 8004b14:	fa22 f303 	lsr.w	r3, r2, r3
 8004b18:	4a0a      	ldr	r2, [pc, #40]	; (8004b44 <HAL_RCC_ClockConfig+0x250>)
 8004b1a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b1c:	4b0a      	ldr	r3, [pc, #40]	; (8004b48 <HAL_RCC_ClockConfig+0x254>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7fe f9eb 	bl	8002efc <HAL_InitTick>
 8004b26:	4603      	mov	r3, r0
 8004b28:	73fb      	strb	r3, [r7, #15]

  return status;
 8004b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3718      	adds	r7, #24
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	40022000 	.word	0x40022000
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	04c4b400 	.word	0x04c4b400
 8004b40:	0800b7d4 	.word	0x0800b7d4
 8004b44:	20000000 	.word	0x20000000
 8004b48:	20000004 	.word	0x20000004

08004b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b089      	sub	sp, #36	; 0x24
 8004b50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004b52:	2300      	movs	r3, #0
 8004b54:	61fb      	str	r3, [r7, #28]
 8004b56:	2300      	movs	r3, #0
 8004b58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b5a:	4b3e      	ldr	r3, [pc, #248]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f003 030c 	and.w	r3, r3, #12
 8004b62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b64:	4b3b      	ldr	r3, [pc, #236]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	f003 0303 	and.w	r3, r3, #3
 8004b6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d005      	beq.n	8004b80 <HAL_RCC_GetSysClockFreq+0x34>
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	2b0c      	cmp	r3, #12
 8004b78:	d121      	bne.n	8004bbe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d11e      	bne.n	8004bbe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004b80:	4b34      	ldr	r3, [pc, #208]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0308 	and.w	r3, r3, #8
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d107      	bne.n	8004b9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004b8c:	4b31      	ldr	r3, [pc, #196]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b92:	0a1b      	lsrs	r3, r3, #8
 8004b94:	f003 030f 	and.w	r3, r3, #15
 8004b98:	61fb      	str	r3, [r7, #28]
 8004b9a:	e005      	b.n	8004ba8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004b9c:	4b2d      	ldr	r3, [pc, #180]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	091b      	lsrs	r3, r3, #4
 8004ba2:	f003 030f 	and.w	r3, r3, #15
 8004ba6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ba8:	4a2b      	ldr	r2, [pc, #172]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bb0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d10d      	bne.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004bbc:	e00a      	b.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	2b04      	cmp	r3, #4
 8004bc2:	d102      	bne.n	8004bca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004bc4:	4b25      	ldr	r3, [pc, #148]	; (8004c5c <HAL_RCC_GetSysClockFreq+0x110>)
 8004bc6:	61bb      	str	r3, [r7, #24]
 8004bc8:	e004      	b.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	2b08      	cmp	r3, #8
 8004bce:	d101      	bne.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004bd0:	4b23      	ldr	r3, [pc, #140]	; (8004c60 <HAL_RCC_GetSysClockFreq+0x114>)
 8004bd2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	2b0c      	cmp	r3, #12
 8004bd8:	d134      	bne.n	8004c44 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bda:	4b1e      	ldr	r3, [pc, #120]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	f003 0303 	and.w	r3, r3, #3
 8004be2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d003      	beq.n	8004bf2 <HAL_RCC_GetSysClockFreq+0xa6>
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	2b03      	cmp	r3, #3
 8004bee:	d003      	beq.n	8004bf8 <HAL_RCC_GetSysClockFreq+0xac>
 8004bf0:	e005      	b.n	8004bfe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004bf2:	4b1a      	ldr	r3, [pc, #104]	; (8004c5c <HAL_RCC_GetSysClockFreq+0x110>)
 8004bf4:	617b      	str	r3, [r7, #20]
      break;
 8004bf6:	e005      	b.n	8004c04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004bf8:	4b19      	ldr	r3, [pc, #100]	; (8004c60 <HAL_RCC_GetSysClockFreq+0x114>)
 8004bfa:	617b      	str	r3, [r7, #20]
      break;
 8004bfc:	e002      	b.n	8004c04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	617b      	str	r3, [r7, #20]
      break;
 8004c02:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c04:	4b13      	ldr	r3, [pc, #76]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	091b      	lsrs	r3, r3, #4
 8004c0a:	f003 030f 	and.w	r3, r3, #15
 8004c0e:	3301      	adds	r3, #1
 8004c10:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004c12:	4b10      	ldr	r3, [pc, #64]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	0a1b      	lsrs	r3, r3, #8
 8004c18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	fb02 f203 	mul.w	r2, r2, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c28:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c2a:	4b0a      	ldr	r3, [pc, #40]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	0e5b      	lsrs	r3, r3, #25
 8004c30:	f003 0303 	and.w	r3, r3, #3
 8004c34:	3301      	adds	r3, #1
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004c3a:	697a      	ldr	r2, [r7, #20]
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c42:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004c44:	69bb      	ldr	r3, [r7, #24]
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3724      	adds	r7, #36	; 0x24
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	40021000 	.word	0x40021000
 8004c58:	0800b7ec 	.word	0x0800b7ec
 8004c5c:	00f42400 	.word	0x00f42400
 8004c60:	007a1200 	.word	0x007a1200

08004c64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c64:	b480      	push	{r7}
 8004c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c68:	4b03      	ldr	r3, [pc, #12]	; (8004c78 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	20000000 	.word	0x20000000

08004c7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c80:	f7ff fff0 	bl	8004c64 <HAL_RCC_GetHCLKFreq>
 8004c84:	4602      	mov	r2, r0
 8004c86:	4b06      	ldr	r3, [pc, #24]	; (8004ca0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	0a1b      	lsrs	r3, r3, #8
 8004c8c:	f003 0307 	and.w	r3, r3, #7
 8004c90:	4904      	ldr	r1, [pc, #16]	; (8004ca4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c92:	5ccb      	ldrb	r3, [r1, r3]
 8004c94:	f003 031f 	and.w	r3, r3, #31
 8004c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	40021000 	.word	0x40021000
 8004ca4:	0800b7e4 	.word	0x0800b7e4

08004ca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004cac:	f7ff ffda 	bl	8004c64 <HAL_RCC_GetHCLKFreq>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	4b06      	ldr	r3, [pc, #24]	; (8004ccc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	0adb      	lsrs	r3, r3, #11
 8004cb8:	f003 0307 	and.w	r3, r3, #7
 8004cbc:	4904      	ldr	r1, [pc, #16]	; (8004cd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004cbe:	5ccb      	ldrb	r3, [r1, r3]
 8004cc0:	f003 031f 	and.w	r3, r3, #31
 8004cc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	40021000 	.word	0x40021000
 8004cd0:	0800b7e4 	.word	0x0800b7e4

08004cd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b086      	sub	sp, #24
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004cdc:	2300      	movs	r3, #0
 8004cde:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004ce0:	4b27      	ldr	r3, [pc, #156]	; (8004d80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d003      	beq.n	8004cf4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004cec:	f7ff f908 	bl	8003f00 <HAL_PWREx_GetVoltageRange>
 8004cf0:	6178      	str	r0, [r7, #20]
 8004cf2:	e014      	b.n	8004d1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cf4:	4b22      	ldr	r3, [pc, #136]	; (8004d80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cf8:	4a21      	ldr	r2, [pc, #132]	; (8004d80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004cfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cfe:	6593      	str	r3, [r2, #88]	; 0x58
 8004d00:	4b1f      	ldr	r3, [pc, #124]	; (8004d80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d08:	60fb      	str	r3, [r7, #12]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004d0c:	f7ff f8f8 	bl	8003f00 <HAL_PWREx_GetVoltageRange>
 8004d10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004d12:	4b1b      	ldr	r3, [pc, #108]	; (8004d80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d16:	4a1a      	ldr	r2, [pc, #104]	; (8004d80 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004d18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d1c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d24:	d10b      	bne.n	8004d3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b80      	cmp	r3, #128	; 0x80
 8004d2a:	d913      	bls.n	8004d54 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2ba0      	cmp	r3, #160	; 0xa0
 8004d30:	d902      	bls.n	8004d38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d32:	2302      	movs	r3, #2
 8004d34:	613b      	str	r3, [r7, #16]
 8004d36:	e00d      	b.n	8004d54 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d38:	2301      	movs	r3, #1
 8004d3a:	613b      	str	r3, [r7, #16]
 8004d3c:	e00a      	b.n	8004d54 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b7f      	cmp	r3, #127	; 0x7f
 8004d42:	d902      	bls.n	8004d4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004d44:	2302      	movs	r3, #2
 8004d46:	613b      	str	r3, [r7, #16]
 8004d48:	e004      	b.n	8004d54 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b70      	cmp	r3, #112	; 0x70
 8004d4e:	d101      	bne.n	8004d54 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d50:	2301      	movs	r3, #1
 8004d52:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004d54:	4b0b      	ldr	r3, [pc, #44]	; (8004d84 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f023 020f 	bic.w	r2, r3, #15
 8004d5c:	4909      	ldr	r1, [pc, #36]	; (8004d84 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004d64:	4b07      	ldr	r3, [pc, #28]	; (8004d84 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 030f 	and.w	r3, r3, #15
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d001      	beq.n	8004d76 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e000      	b.n	8004d78 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3718      	adds	r7, #24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	40021000 	.word	0x40021000
 8004d84:	40022000 	.word	0x40022000

08004d88 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b087      	sub	sp, #28
 8004d8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8004d92:	4b2d      	ldr	r3, [pc, #180]	; (8004e48 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	f003 0303 	and.w	r3, r3, #3
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d118      	bne.n	8004dd0 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004d9e:	4b2a      	ldr	r3, [pc, #168]	; (8004e48 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0308 	and.w	r3, r3, #8
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d107      	bne.n	8004dba <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004daa:	4b27      	ldr	r3, [pc, #156]	; (8004e48 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004db0:	0a1b      	lsrs	r3, r3, #8
 8004db2:	f003 030f 	and.w	r3, r3, #15
 8004db6:	617b      	str	r3, [r7, #20]
 8004db8:	e005      	b.n	8004dc6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004dba:	4b23      	ldr	r3, [pc, #140]	; (8004e48 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	091b      	lsrs	r3, r3, #4
 8004dc0:	f003 030f 	and.w	r3, r3, #15
 8004dc4:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004dc6:	4a21      	ldr	r2, [pc, #132]	; (8004e4c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dce:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004dd0:	4b1d      	ldr	r3, [pc, #116]	; (8004e48 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	f003 0303 	and.w	r3, r3, #3
 8004dd8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d003      	beq.n	8004de8 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2b03      	cmp	r3, #3
 8004de4:	d003      	beq.n	8004dee <RCC_GetSysClockFreqFromPLLSource+0x66>
 8004de6:	e005      	b.n	8004df4 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004de8:	4b19      	ldr	r3, [pc, #100]	; (8004e50 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004dea:	613b      	str	r3, [r7, #16]
    break;
 8004dec:	e005      	b.n	8004dfa <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004dee:	4b19      	ldr	r3, [pc, #100]	; (8004e54 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004df0:	613b      	str	r3, [r7, #16]
    break;
 8004df2:	e002      	b.n	8004dfa <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	613b      	str	r3, [r7, #16]
    break;
 8004df8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004dfa:	4b13      	ldr	r3, [pc, #76]	; (8004e48 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	091b      	lsrs	r3, r3, #4
 8004e00:	f003 030f 	and.w	r3, r3, #15
 8004e04:	3301      	adds	r3, #1
 8004e06:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004e08:	4b0f      	ldr	r3, [pc, #60]	; (8004e48 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	0a1b      	lsrs	r3, r3, #8
 8004e0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e12:	693a      	ldr	r2, [r7, #16]
 8004e14:	fb02 f203 	mul.w	r2, r2, r3
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e1e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e20:	4b09      	ldr	r3, [pc, #36]	; (8004e48 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	0e5b      	lsrs	r3, r3, #25
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	005b      	lsls	r3, r3, #1
 8004e2e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e38:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004e3a:	683b      	ldr	r3, [r7, #0]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	371c      	adds	r7, #28
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr
 8004e48:	40021000 	.word	0x40021000
 8004e4c:	0800b7ec 	.word	0x0800b7ec
 8004e50:	00f42400 	.word	0x00f42400
 8004e54:	007a1200 	.word	0x007a1200

08004e58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e60:	2300      	movs	r3, #0
 8004e62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e64:	2300      	movs	r3, #0
 8004e66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d040      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e78:	2b80      	cmp	r3, #128	; 0x80
 8004e7a:	d02a      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004e7c:	2b80      	cmp	r3, #128	; 0x80
 8004e7e:	d825      	bhi.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004e80:	2b60      	cmp	r3, #96	; 0x60
 8004e82:	d026      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004e84:	2b60      	cmp	r3, #96	; 0x60
 8004e86:	d821      	bhi.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004e88:	2b40      	cmp	r3, #64	; 0x40
 8004e8a:	d006      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004e8c:	2b40      	cmp	r3, #64	; 0x40
 8004e8e:	d81d      	bhi.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d009      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004e94:	2b20      	cmp	r3, #32
 8004e96:	d010      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004e98:	e018      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e9a:	4b89      	ldr	r3, [pc, #548]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	4a88      	ldr	r2, [pc, #544]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ea0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ea4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ea6:	e015      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	3304      	adds	r3, #4
 8004eac:	2100      	movs	r1, #0
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 fb02 	bl	80054b8 <RCCEx_PLLSAI1_Config>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004eb8:	e00c      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	3320      	adds	r3, #32
 8004ebe:	2100      	movs	r1, #0
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f000 fbed 	bl	80056a0 <RCCEx_PLLSAI2_Config>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004eca:	e003      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	74fb      	strb	r3, [r7, #19]
      break;
 8004ed0:	e000      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004ed2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ed4:	7cfb      	ldrb	r3, [r7, #19]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10b      	bne.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004eda:	4b79      	ldr	r3, [pc, #484]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004edc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ee0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ee8:	4975      	ldr	r1, [pc, #468]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004eea:	4313      	orrs	r3, r2
 8004eec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004ef0:	e001      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ef2:	7cfb      	ldrb	r3, [r7, #19]
 8004ef4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d047      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f0a:	d030      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004f0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f10:	d82a      	bhi.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004f12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f16:	d02a      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004f18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f1c:	d824      	bhi.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004f1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f22:	d008      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004f24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f28:	d81e      	bhi.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00a      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004f2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f32:	d010      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004f34:	e018      	b.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f36:	4b62      	ldr	r3, [pc, #392]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	4a61      	ldr	r2, [pc, #388]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f40:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f42:	e015      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	3304      	adds	r3, #4
 8004f48:	2100      	movs	r1, #0
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f000 fab4 	bl	80054b8 <RCCEx_PLLSAI1_Config>
 8004f50:	4603      	mov	r3, r0
 8004f52:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f54:	e00c      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	3320      	adds	r3, #32
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f000 fb9f 	bl	80056a0 <RCCEx_PLLSAI2_Config>
 8004f62:	4603      	mov	r3, r0
 8004f64:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f66:	e003      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	74fb      	strb	r3, [r7, #19]
      break;
 8004f6c:	e000      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004f6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f70:	7cfb      	ldrb	r3, [r7, #19]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10b      	bne.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f76:	4b52      	ldr	r3, [pc, #328]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f78:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f84:	494e      	ldr	r1, [pc, #312]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004f8c:	e001      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f8e:	7cfb      	ldrb	r3, [r7, #19]
 8004f90:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	f000 809f 	beq.w	80050de <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004fa4:	4b46      	ldr	r3, [pc, #280]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d101      	bne.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e000      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00d      	beq.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fba:	4b41      	ldr	r3, [pc, #260]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fbe:	4a40      	ldr	r2, [pc, #256]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fc4:	6593      	str	r3, [r2, #88]	; 0x58
 8004fc6:	4b3e      	ldr	r3, [pc, #248]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fce:	60bb      	str	r3, [r7, #8]
 8004fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fd6:	4b3b      	ldr	r3, [pc, #236]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a3a      	ldr	r2, [pc, #232]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fe0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004fe2:	f7fd ffdb 	bl	8002f9c <HAL_GetTick>
 8004fe6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004fe8:	e009      	b.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fea:	f7fd ffd7 	bl	8002f9c <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d902      	bls.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	74fb      	strb	r3, [r7, #19]
        break;
 8004ffc:	e005      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ffe:	4b31      	ldr	r3, [pc, #196]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005006:	2b00      	cmp	r3, #0
 8005008:	d0ef      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800500a:	7cfb      	ldrb	r3, [r7, #19]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d15b      	bne.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005010:	4b2b      	ldr	r3, [pc, #172]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800501a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d01f      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	429a      	cmp	r2, r3
 800502c:	d019      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800502e:	4b24      	ldr	r3, [pc, #144]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005038:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800503a:	4b21      	ldr	r3, [pc, #132]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800503c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005040:	4a1f      	ldr	r2, [pc, #124]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005042:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005046:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800504a:	4b1d      	ldr	r3, [pc, #116]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800504c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005050:	4a1b      	ldr	r2, [pc, #108]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005056:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800505a:	4a19      	ldr	r2, [pc, #100]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b00      	cmp	r3, #0
 800506a:	d016      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800506c:	f7fd ff96 	bl	8002f9c <HAL_GetTick>
 8005070:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005072:	e00b      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005074:	f7fd ff92 	bl	8002f9c <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005082:	4293      	cmp	r3, r2
 8005084:	d902      	bls.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	74fb      	strb	r3, [r7, #19]
            break;
 800508a:	e006      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800508c:	4b0c      	ldr	r3, [pc, #48]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800508e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005092:	f003 0302 	and.w	r3, r3, #2
 8005096:	2b00      	cmp	r3, #0
 8005098:	d0ec      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800509a:	7cfb      	ldrb	r3, [r7, #19]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d10c      	bne.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050a0:	4b07      	ldr	r3, [pc, #28]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050b0:	4903      	ldr	r1, [pc, #12]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050b2:	4313      	orrs	r3, r2
 80050b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80050b8:	e008      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80050ba:	7cfb      	ldrb	r3, [r7, #19]
 80050bc:	74bb      	strb	r3, [r7, #18]
 80050be:	e005      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x274>
 80050c0:	40021000 	.word	0x40021000
 80050c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c8:	7cfb      	ldrb	r3, [r7, #19]
 80050ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80050cc:	7c7b      	ldrb	r3, [r7, #17]
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d105      	bne.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050d2:	4ba0      	ldr	r3, [pc, #640]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050d6:	4a9f      	ldr	r2, [pc, #636]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050dc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00a      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050ea:	4b9a      	ldr	r3, [pc, #616]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050f0:	f023 0203 	bic.w	r2, r3, #3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f8:	4996      	ldr	r1, [pc, #600]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0302 	and.w	r3, r3, #2
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00a      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800510c:	4b91      	ldr	r3, [pc, #580]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800510e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005112:	f023 020c 	bic.w	r2, r3, #12
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511a:	498e      	ldr	r1, [pc, #568]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800511c:	4313      	orrs	r3, r2
 800511e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0304 	and.w	r3, r3, #4
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00a      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800512e:	4b89      	ldr	r3, [pc, #548]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005130:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005134:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800513c:	4985      	ldr	r1, [pc, #532]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800513e:	4313      	orrs	r3, r2
 8005140:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0308 	and.w	r3, r3, #8
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00a      	beq.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005150:	4b80      	ldr	r3, [pc, #512]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005156:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800515e:	497d      	ldr	r1, [pc, #500]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005160:	4313      	orrs	r3, r2
 8005162:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0310 	and.w	r3, r3, #16
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00a      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005172:	4b78      	ldr	r3, [pc, #480]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005178:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005180:	4974      	ldr	r1, [pc, #464]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005182:	4313      	orrs	r3, r2
 8005184:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0320 	and.w	r3, r3, #32
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00a      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005194:	4b6f      	ldr	r3, [pc, #444]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800519a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051a2:	496c      	ldr	r1, [pc, #432]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00a      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051b6:	4b67      	ldr	r3, [pc, #412]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051bc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051c4:	4963      	ldr	r1, [pc, #396]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051c6:	4313      	orrs	r3, r2
 80051c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00a      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80051d8:	4b5e      	ldr	r3, [pc, #376]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051e6:	495b      	ldr	r1, [pc, #364]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051e8:	4313      	orrs	r3, r2
 80051ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80051fa:	4b56      	ldr	r3, [pc, #344]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005200:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005208:	4952      	ldr	r1, [pc, #328]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800521c:	4b4d      	ldr	r3, [pc, #308]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800521e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005222:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800522a:	494a      	ldr	r1, [pc, #296]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800522c:	4313      	orrs	r3, r2
 800522e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800523e:	4b45      	ldr	r3, [pc, #276]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005244:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800524c:	4941      	ldr	r1, [pc, #260]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005260:	4b3c      	ldr	r3, [pc, #240]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005262:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005266:	f023 0203 	bic.w	r2, r3, #3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800526e:	4939      	ldr	r1, [pc, #228]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d028      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005282:	4b34      	ldr	r3, [pc, #208]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005288:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005290:	4930      	ldr	r1, [pc, #192]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005292:	4313      	orrs	r3, r2
 8005294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800529c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052a0:	d106      	bne.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052a2:	4b2c      	ldr	r3, [pc, #176]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	4a2b      	ldr	r2, [pc, #172]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052ac:	60d3      	str	r3, [r2, #12]
 80052ae:	e011      	b.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80052b8:	d10c      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	3304      	adds	r3, #4
 80052be:	2101      	movs	r1, #1
 80052c0:	4618      	mov	r0, r3
 80052c2:	f000 f8f9 	bl	80054b8 <RCCEx_PLLSAI1_Config>
 80052c6:	4603      	mov	r3, r0
 80052c8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80052ca:	7cfb      	ldrb	r3, [r7, #19]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80052d0:	7cfb      	ldrb	r3, [r7, #19]
 80052d2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d04d      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052e8:	d108      	bne.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80052ea:	4b1a      	ldr	r3, [pc, #104]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80052f0:	4a18      	ldr	r2, [pc, #96]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052f6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80052fa:	e012      	b.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80052fc:	4b15      	ldr	r3, [pc, #84]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005302:	4a14      	ldr	r2, [pc, #80]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005304:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005308:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800530c:	4b11      	ldr	r3, [pc, #68]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800530e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005312:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800531a:	490e      	ldr	r1, [pc, #56]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800531c:	4313      	orrs	r3, r2
 800531e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005326:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800532a:	d106      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800532c:	4b09      	ldr	r3, [pc, #36]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	4a08      	ldr	r2, [pc, #32]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005332:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005336:	60d3      	str	r3, [r2, #12]
 8005338:	e020      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800533e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005342:	d109      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005344:	4b03      	ldr	r3, [pc, #12]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	4a02      	ldr	r2, [pc, #8]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800534a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800534e:	60d3      	str	r3, [r2, #12]
 8005350:	e014      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005352:	bf00      	nop
 8005354:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800535c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005360:	d10c      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	3304      	adds	r3, #4
 8005366:	2101      	movs	r1, #1
 8005368:	4618      	mov	r0, r3
 800536a:	f000 f8a5 	bl	80054b8 <RCCEx_PLLSAI1_Config>
 800536e:	4603      	mov	r3, r0
 8005370:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005372:	7cfb      	ldrb	r3, [r7, #19]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d001      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005378:	7cfb      	ldrb	r3, [r7, #19]
 800537a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d028      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005388:	4b4a      	ldr	r3, [pc, #296]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800538a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800538e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005396:	4947      	ldr	r1, [pc, #284]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005398:	4313      	orrs	r3, r2
 800539a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80053a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053a6:	d106      	bne.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053a8:	4b42      	ldr	r3, [pc, #264]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	4a41      	ldr	r2, [pc, #260]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053b2:	60d3      	str	r3, [r2, #12]
 80053b4:	e011      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80053ba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053be:	d10c      	bne.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	3304      	adds	r3, #4
 80053c4:	2101      	movs	r1, #1
 80053c6:	4618      	mov	r0, r3
 80053c8:	f000 f876 	bl	80054b8 <RCCEx_PLLSAI1_Config>
 80053cc:	4603      	mov	r3, r0
 80053ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053d0:	7cfb      	ldrb	r3, [r7, #19]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80053d6:	7cfb      	ldrb	r3, [r7, #19]
 80053d8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d01e      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053e6:	4b33      	ldr	r3, [pc, #204]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ec:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053f6:	492f      	ldr	r1, [pc, #188]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005404:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005408:	d10c      	bne.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	3304      	adds	r3, #4
 800540e:	2102      	movs	r1, #2
 8005410:	4618      	mov	r0, r3
 8005412:	f000 f851 	bl	80054b8 <RCCEx_PLLSAI1_Config>
 8005416:	4603      	mov	r3, r0
 8005418:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800541a:	7cfb      	ldrb	r3, [r7, #19]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d001      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005420:	7cfb      	ldrb	r3, [r7, #19]
 8005422:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00b      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005430:	4b20      	ldr	r3, [pc, #128]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005432:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005436:	f023 0204 	bic.w	r2, r3, #4
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005440:	491c      	ldr	r1, [pc, #112]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005442:	4313      	orrs	r3, r2
 8005444:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00b      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005454:	4b17      	ldr	r3, [pc, #92]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005456:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800545a:	f023 0218 	bic.w	r2, r3, #24
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005464:	4913      	ldr	r1, [pc, #76]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005466:	4313      	orrs	r3, r2
 8005468:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d017      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005478:	4b0e      	ldr	r3, [pc, #56]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800547a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800547e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005488:	490a      	ldr	r1, [pc, #40]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800548a:	4313      	orrs	r3, r2
 800548c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005496:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800549a:	d105      	bne.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800549c:	4b05      	ldr	r3, [pc, #20]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	4a04      	ldr	r2, [pc, #16]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80054a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3718      	adds	r7, #24
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	40021000 	.word	0x40021000

080054b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054c2:	2300      	movs	r3, #0
 80054c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80054c6:	4b72      	ldr	r3, [pc, #456]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	f003 0303 	and.w	r3, r3, #3
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00e      	beq.n	80054f0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80054d2:	4b6f      	ldr	r3, [pc, #444]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	f003 0203 	and.w	r2, r3, #3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d103      	bne.n	80054ea <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
       ||
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d142      	bne.n	8005570 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	73fb      	strb	r3, [r7, #15]
 80054ee:	e03f      	b.n	8005570 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	2b03      	cmp	r3, #3
 80054f6:	d018      	beq.n	800552a <RCCEx_PLLSAI1_Config+0x72>
 80054f8:	2b03      	cmp	r3, #3
 80054fa:	d825      	bhi.n	8005548 <RCCEx_PLLSAI1_Config+0x90>
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d002      	beq.n	8005506 <RCCEx_PLLSAI1_Config+0x4e>
 8005500:	2b02      	cmp	r3, #2
 8005502:	d009      	beq.n	8005518 <RCCEx_PLLSAI1_Config+0x60>
 8005504:	e020      	b.n	8005548 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005506:	4b62      	ldr	r3, [pc, #392]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d11d      	bne.n	800554e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005516:	e01a      	b.n	800554e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005518:	4b5d      	ldr	r3, [pc, #372]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005520:	2b00      	cmp	r3, #0
 8005522:	d116      	bne.n	8005552 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005528:	e013      	b.n	8005552 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800552a:	4b59      	ldr	r3, [pc, #356]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10f      	bne.n	8005556 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005536:	4b56      	ldr	r3, [pc, #344]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d109      	bne.n	8005556 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005546:	e006      	b.n	8005556 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	73fb      	strb	r3, [r7, #15]
      break;
 800554c:	e004      	b.n	8005558 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800554e:	bf00      	nop
 8005550:	e002      	b.n	8005558 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005552:	bf00      	nop
 8005554:	e000      	b.n	8005558 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005556:	bf00      	nop
    }

    if(status == HAL_OK)
 8005558:	7bfb      	ldrb	r3, [r7, #15]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d108      	bne.n	8005570 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800555e:	4b4c      	ldr	r3, [pc, #304]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	f023 0203 	bic.w	r2, r3, #3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4949      	ldr	r1, [pc, #292]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 800556c:	4313      	orrs	r3, r2
 800556e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005570:	7bfb      	ldrb	r3, [r7, #15]
 8005572:	2b00      	cmp	r3, #0
 8005574:	f040 8086 	bne.w	8005684 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005578:	4b45      	ldr	r3, [pc, #276]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a44      	ldr	r2, [pc, #272]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 800557e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005582:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005584:	f7fd fd0a 	bl	8002f9c <HAL_GetTick>
 8005588:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800558a:	e009      	b.n	80055a0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800558c:	f7fd fd06 	bl	8002f9c <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	2b02      	cmp	r3, #2
 8005598:	d902      	bls.n	80055a0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	73fb      	strb	r3, [r7, #15]
        break;
 800559e:	e005      	b.n	80055ac <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80055a0:	4b3b      	ldr	r3, [pc, #236]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1ef      	bne.n	800558c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80055ac:	7bfb      	ldrb	r3, [r7, #15]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d168      	bne.n	8005684 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d113      	bne.n	80055e0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055b8:	4b35      	ldr	r3, [pc, #212]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 80055ba:	691a      	ldr	r2, [r3, #16]
 80055bc:	4b35      	ldr	r3, [pc, #212]	; (8005694 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055be:	4013      	ands	r3, r2
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	6892      	ldr	r2, [r2, #8]
 80055c4:	0211      	lsls	r1, r2, #8
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	68d2      	ldr	r2, [r2, #12]
 80055ca:	06d2      	lsls	r2, r2, #27
 80055cc:	4311      	orrs	r1, r2
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	6852      	ldr	r2, [r2, #4]
 80055d2:	3a01      	subs	r2, #1
 80055d4:	0112      	lsls	r2, r2, #4
 80055d6:	430a      	orrs	r2, r1
 80055d8:	492d      	ldr	r1, [pc, #180]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	610b      	str	r3, [r1, #16]
 80055de:	e02d      	b.n	800563c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d115      	bne.n	8005612 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055e6:	4b2a      	ldr	r3, [pc, #168]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 80055e8:	691a      	ldr	r2, [r3, #16]
 80055ea:	4b2b      	ldr	r3, [pc, #172]	; (8005698 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055ec:	4013      	ands	r3, r2
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	6892      	ldr	r2, [r2, #8]
 80055f2:	0211      	lsls	r1, r2, #8
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	6912      	ldr	r2, [r2, #16]
 80055f8:	0852      	lsrs	r2, r2, #1
 80055fa:	3a01      	subs	r2, #1
 80055fc:	0552      	lsls	r2, r2, #21
 80055fe:	4311      	orrs	r1, r2
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	6852      	ldr	r2, [r2, #4]
 8005604:	3a01      	subs	r2, #1
 8005606:	0112      	lsls	r2, r2, #4
 8005608:	430a      	orrs	r2, r1
 800560a:	4921      	ldr	r1, [pc, #132]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 800560c:	4313      	orrs	r3, r2
 800560e:	610b      	str	r3, [r1, #16]
 8005610:	e014      	b.n	800563c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005612:	4b1f      	ldr	r3, [pc, #124]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005614:	691a      	ldr	r2, [r3, #16]
 8005616:	4b21      	ldr	r3, [pc, #132]	; (800569c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005618:	4013      	ands	r3, r2
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	6892      	ldr	r2, [r2, #8]
 800561e:	0211      	lsls	r1, r2, #8
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	6952      	ldr	r2, [r2, #20]
 8005624:	0852      	lsrs	r2, r2, #1
 8005626:	3a01      	subs	r2, #1
 8005628:	0652      	lsls	r2, r2, #25
 800562a:	4311      	orrs	r1, r2
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	6852      	ldr	r2, [r2, #4]
 8005630:	3a01      	subs	r2, #1
 8005632:	0112      	lsls	r2, r2, #4
 8005634:	430a      	orrs	r2, r1
 8005636:	4916      	ldr	r1, [pc, #88]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005638:	4313      	orrs	r3, r2
 800563a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800563c:	4b14      	ldr	r3, [pc, #80]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a13      	ldr	r2, [pc, #76]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005642:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005646:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005648:	f7fd fca8 	bl	8002f9c <HAL_GetTick>
 800564c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800564e:	e009      	b.n	8005664 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005650:	f7fd fca4 	bl	8002f9c <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b02      	cmp	r3, #2
 800565c:	d902      	bls.n	8005664 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	73fb      	strb	r3, [r7, #15]
          break;
 8005662:	e005      	b.n	8005670 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005664:	4b0a      	ldr	r3, [pc, #40]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800566c:	2b00      	cmp	r3, #0
 800566e:	d0ef      	beq.n	8005650 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005670:	7bfb      	ldrb	r3, [r7, #15]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d106      	bne.n	8005684 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005676:	4b06      	ldr	r3, [pc, #24]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005678:	691a      	ldr	r2, [r3, #16]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	4904      	ldr	r1, [pc, #16]	; (8005690 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005680:	4313      	orrs	r3, r2
 8005682:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005684:	7bfb      	ldrb	r3, [r7, #15]
}
 8005686:	4618      	mov	r0, r3
 8005688:	3710      	adds	r7, #16
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	40021000 	.word	0x40021000
 8005694:	07ff800f 	.word	0x07ff800f
 8005698:	ff9f800f 	.word	0xff9f800f
 800569c:	f9ff800f 	.word	0xf9ff800f

080056a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056aa:	2300      	movs	r3, #0
 80056ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056ae:	4b72      	ldr	r3, [pc, #456]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	f003 0303 	and.w	r3, r3, #3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00e      	beq.n	80056d8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80056ba:	4b6f      	ldr	r3, [pc, #444]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	f003 0203 	and.w	r2, r3, #3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d103      	bne.n	80056d2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
       ||
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d142      	bne.n	8005758 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	73fb      	strb	r3, [r7, #15]
 80056d6:	e03f      	b.n	8005758 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2b03      	cmp	r3, #3
 80056de:	d018      	beq.n	8005712 <RCCEx_PLLSAI2_Config+0x72>
 80056e0:	2b03      	cmp	r3, #3
 80056e2:	d825      	bhi.n	8005730 <RCCEx_PLLSAI2_Config+0x90>
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d002      	beq.n	80056ee <RCCEx_PLLSAI2_Config+0x4e>
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d009      	beq.n	8005700 <RCCEx_PLLSAI2_Config+0x60>
 80056ec:	e020      	b.n	8005730 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80056ee:	4b62      	ldr	r3, [pc, #392]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d11d      	bne.n	8005736 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056fe:	e01a      	b.n	8005736 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005700:	4b5d      	ldr	r3, [pc, #372]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005708:	2b00      	cmp	r3, #0
 800570a:	d116      	bne.n	800573a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005710:	e013      	b.n	800573a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005712:	4b59      	ldr	r3, [pc, #356]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d10f      	bne.n	800573e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800571e:	4b56      	ldr	r3, [pc, #344]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005726:	2b00      	cmp	r3, #0
 8005728:	d109      	bne.n	800573e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800572e:	e006      	b.n	800573e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	73fb      	strb	r3, [r7, #15]
      break;
 8005734:	e004      	b.n	8005740 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005736:	bf00      	nop
 8005738:	e002      	b.n	8005740 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800573a:	bf00      	nop
 800573c:	e000      	b.n	8005740 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800573e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005740:	7bfb      	ldrb	r3, [r7, #15]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d108      	bne.n	8005758 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005746:	4b4c      	ldr	r3, [pc, #304]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	f023 0203 	bic.w	r2, r3, #3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4949      	ldr	r1, [pc, #292]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005754:	4313      	orrs	r3, r2
 8005756:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005758:	7bfb      	ldrb	r3, [r7, #15]
 800575a:	2b00      	cmp	r3, #0
 800575c:	f040 8086 	bne.w	800586c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005760:	4b45      	ldr	r3, [pc, #276]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a44      	ldr	r2, [pc, #272]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005766:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800576a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800576c:	f7fd fc16 	bl	8002f9c <HAL_GetTick>
 8005770:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005772:	e009      	b.n	8005788 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005774:	f7fd fc12 	bl	8002f9c <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b02      	cmp	r3, #2
 8005780:	d902      	bls.n	8005788 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	73fb      	strb	r3, [r7, #15]
        break;
 8005786:	e005      	b.n	8005794 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005788:	4b3b      	ldr	r3, [pc, #236]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1ef      	bne.n	8005774 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005794:	7bfb      	ldrb	r3, [r7, #15]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d168      	bne.n	800586c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d113      	bne.n	80057c8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80057a0:	4b35      	ldr	r3, [pc, #212]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057a2:	695a      	ldr	r2, [r3, #20]
 80057a4:	4b35      	ldr	r3, [pc, #212]	; (800587c <RCCEx_PLLSAI2_Config+0x1dc>)
 80057a6:	4013      	ands	r3, r2
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	6892      	ldr	r2, [r2, #8]
 80057ac:	0211      	lsls	r1, r2, #8
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	68d2      	ldr	r2, [r2, #12]
 80057b2:	06d2      	lsls	r2, r2, #27
 80057b4:	4311      	orrs	r1, r2
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	6852      	ldr	r2, [r2, #4]
 80057ba:	3a01      	subs	r2, #1
 80057bc:	0112      	lsls	r2, r2, #4
 80057be:	430a      	orrs	r2, r1
 80057c0:	492d      	ldr	r1, [pc, #180]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057c2:	4313      	orrs	r3, r2
 80057c4:	614b      	str	r3, [r1, #20]
 80057c6:	e02d      	b.n	8005824 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d115      	bne.n	80057fa <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80057ce:	4b2a      	ldr	r3, [pc, #168]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057d0:	695a      	ldr	r2, [r3, #20]
 80057d2:	4b2b      	ldr	r3, [pc, #172]	; (8005880 <RCCEx_PLLSAI2_Config+0x1e0>)
 80057d4:	4013      	ands	r3, r2
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	6892      	ldr	r2, [r2, #8]
 80057da:	0211      	lsls	r1, r2, #8
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	6912      	ldr	r2, [r2, #16]
 80057e0:	0852      	lsrs	r2, r2, #1
 80057e2:	3a01      	subs	r2, #1
 80057e4:	0552      	lsls	r2, r2, #21
 80057e6:	4311      	orrs	r1, r2
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	6852      	ldr	r2, [r2, #4]
 80057ec:	3a01      	subs	r2, #1
 80057ee:	0112      	lsls	r2, r2, #4
 80057f0:	430a      	orrs	r2, r1
 80057f2:	4921      	ldr	r1, [pc, #132]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	614b      	str	r3, [r1, #20]
 80057f8:	e014      	b.n	8005824 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80057fa:	4b1f      	ldr	r3, [pc, #124]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057fc:	695a      	ldr	r2, [r3, #20]
 80057fe:	4b21      	ldr	r3, [pc, #132]	; (8005884 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005800:	4013      	ands	r3, r2
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	6892      	ldr	r2, [r2, #8]
 8005806:	0211      	lsls	r1, r2, #8
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	6952      	ldr	r2, [r2, #20]
 800580c:	0852      	lsrs	r2, r2, #1
 800580e:	3a01      	subs	r2, #1
 8005810:	0652      	lsls	r2, r2, #25
 8005812:	4311      	orrs	r1, r2
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	6852      	ldr	r2, [r2, #4]
 8005818:	3a01      	subs	r2, #1
 800581a:	0112      	lsls	r2, r2, #4
 800581c:	430a      	orrs	r2, r1
 800581e:	4916      	ldr	r1, [pc, #88]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005820:	4313      	orrs	r3, r2
 8005822:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005824:	4b14      	ldr	r3, [pc, #80]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a13      	ldr	r2, [pc, #76]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 800582a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800582e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005830:	f7fd fbb4 	bl	8002f9c <HAL_GetTick>
 8005834:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005836:	e009      	b.n	800584c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005838:	f7fd fbb0 	bl	8002f9c <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b02      	cmp	r3, #2
 8005844:	d902      	bls.n	800584c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	73fb      	strb	r3, [r7, #15]
          break;
 800584a:	e005      	b.n	8005858 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800584c:	4b0a      	ldr	r3, [pc, #40]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d0ef      	beq.n	8005838 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005858:	7bfb      	ldrb	r3, [r7, #15]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d106      	bne.n	800586c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800585e:	4b06      	ldr	r3, [pc, #24]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005860:	695a      	ldr	r2, [r3, #20]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	699b      	ldr	r3, [r3, #24]
 8005866:	4904      	ldr	r1, [pc, #16]	; (8005878 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005868:	4313      	orrs	r3, r2
 800586a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800586c:	7bfb      	ldrb	r3, [r7, #15]
}
 800586e:	4618      	mov	r0, r3
 8005870:	3710      	adds	r7, #16
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	40021000 	.word	0x40021000
 800587c:	07ff800f 	.word	0x07ff800f
 8005880:	ff9f800f 	.word	0xff9f800f
 8005884:	f9ff800f 	.word	0xf9ff800f

08005888 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d101      	bne.n	800589a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e042      	b.n	8005920 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d106      	bne.n	80058b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f7fd f977 	bl	8002ba0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2224      	movs	r2, #36	; 0x24
 80058b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f022 0201 	bic.w	r2, r2, #1
 80058c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 f994 	bl	8005bf8 <UART_SetConfig>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d101      	bne.n	80058da <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e022      	b.n	8005920 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d002      	beq.n	80058e8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 fc58 	bl	8006198 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	685a      	ldr	r2, [r3, #4]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	689a      	ldr	r2, [r3, #8]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005906:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f042 0201 	orr.w	r2, r2, #1
 8005916:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f000 fcdf 	bl	80062dc <UART_CheckIdleState>
 800591e:	4603      	mov	r3, r0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3708      	adds	r7, #8
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b08a      	sub	sp, #40	; 0x28
 800592c:	af02      	add	r7, sp, #8
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	603b      	str	r3, [r7, #0]
 8005934:	4613      	mov	r3, r2
 8005936:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800593e:	2b20      	cmp	r3, #32
 8005940:	f040 8084 	bne.w	8005a4c <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d002      	beq.n	8005950 <HAL_UART_Transmit+0x28>
 800594a:	88fb      	ldrh	r3, [r7, #6]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d101      	bne.n	8005954 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e07c      	b.n	8005a4e <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800595a:	2b01      	cmp	r3, #1
 800595c:	d101      	bne.n	8005962 <HAL_UART_Transmit+0x3a>
 800595e:	2302      	movs	r3, #2
 8005960:	e075      	b.n	8005a4e <HAL_UART_Transmit+0x126>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2221      	movs	r2, #33	; 0x21
 8005976:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800597a:	f7fd fb0f 	bl	8002f9c <HAL_GetTick>
 800597e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	88fa      	ldrh	r2, [r7, #6]
 8005984:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	88fa      	ldrh	r2, [r7, #6]
 800598c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005998:	d108      	bne.n	80059ac <HAL_UART_Transmit+0x84>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d104      	bne.n	80059ac <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80059a2:	2300      	movs	r3, #0
 80059a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	61bb      	str	r3, [r7, #24]
 80059aa:	e003      	b.n	80059b4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059b0:	2300      	movs	r3, #0
 80059b2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 80059bc:	e02d      	b.n	8005a1a <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	2200      	movs	r2, #0
 80059c6:	2180      	movs	r1, #128	; 0x80
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f000 fccf 	bl	800636c <UART_WaitOnFlagUntilTimeout>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e03a      	b.n	8005a4e <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d10b      	bne.n	80059f6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	881a      	ldrh	r2, [r3, #0]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059ea:	b292      	uxth	r2, r2
 80059ec:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	3302      	adds	r3, #2
 80059f2:	61bb      	str	r3, [r7, #24]
 80059f4:	e008      	b.n	8005a08 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	781a      	ldrb	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	b292      	uxth	r2, r2
 8005a00:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	3301      	adds	r3, #1
 8005a06:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	3b01      	subs	r3, #1
 8005a12:	b29a      	uxth	r2, r3
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1cb      	bne.n	80059be <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	9300      	str	r3, [sp, #0]
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	2140      	movs	r1, #64	; 0x40
 8005a30:	68f8      	ldr	r0, [r7, #12]
 8005a32:	f000 fc9b 	bl	800636c <UART_WaitOnFlagUntilTimeout>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d001      	beq.n	8005a40 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e006      	b.n	8005a4e <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2220      	movs	r2, #32
 8005a44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	e000      	b.n	8005a4e <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005a4c:	2302      	movs	r3, #2
  }
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3720      	adds	r7, #32
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b08a      	sub	sp, #40	; 0x28
 8005a5a:	af02      	add	r7, sp, #8
 8005a5c:	60f8      	str	r0, [r7, #12]
 8005a5e:	60b9      	str	r1, [r7, #8]
 8005a60:	603b      	str	r3, [r7, #0]
 8005a62:	4613      	mov	r3, r2
 8005a64:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a6c:	2b20      	cmp	r3, #32
 8005a6e:	f040 80be 	bne.w	8005bee <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d002      	beq.n	8005a7e <HAL_UART_Receive+0x28>
 8005a78:	88fb      	ldrh	r3, [r7, #6]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e0b6      	b.n	8005bf0 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d101      	bne.n	8005a90 <HAL_UART_Receive+0x3a>
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	e0af      	b.n	8005bf0 <HAL_UART_Receive+0x19a>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2222      	movs	r2, #34	; 0x22
 8005aa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005aa8:	f7fd fa78 	bl	8002f9c <HAL_GetTick>
 8005aac:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	88fa      	ldrh	r2, [r7, #6]
 8005ab2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	88fa      	ldrh	r2, [r7, #6]
 8005aba:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ac6:	d10e      	bne.n	8005ae6 <HAL_UART_Receive+0x90>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d105      	bne.n	8005adc <HAL_UART_Receive+0x86>
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005ad6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005ada:	e02d      	b.n	8005b38 <HAL_UART_Receive+0xe2>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	22ff      	movs	r2, #255	; 0xff
 8005ae0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005ae4:	e028      	b.n	8005b38 <HAL_UART_Receive+0xe2>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d10d      	bne.n	8005b0a <HAL_UART_Receive+0xb4>
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d104      	bne.n	8005b00 <HAL_UART_Receive+0xaa>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	22ff      	movs	r2, #255	; 0xff
 8005afa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005afe:	e01b      	b.n	8005b38 <HAL_UART_Receive+0xe2>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	227f      	movs	r2, #127	; 0x7f
 8005b04:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005b08:	e016      	b.n	8005b38 <HAL_UART_Receive+0xe2>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b12:	d10d      	bne.n	8005b30 <HAL_UART_Receive+0xda>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d104      	bne.n	8005b26 <HAL_UART_Receive+0xd0>
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	227f      	movs	r2, #127	; 0x7f
 8005b20:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005b24:	e008      	b.n	8005b38 <HAL_UART_Receive+0xe2>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	223f      	movs	r2, #63	; 0x3f
 8005b2a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005b2e:	e003      	b.n	8005b38 <HAL_UART_Receive+0xe2>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005b3e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b48:	d108      	bne.n	8005b5c <HAL_UART_Receive+0x106>
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d104      	bne.n	8005b5c <HAL_UART_Receive+0x106>
    {
      pdata8bits  = NULL;
 8005b52:	2300      	movs	r3, #0
 8005b54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	61bb      	str	r3, [r7, #24]
 8005b5a:	e003      	b.n	8005b64 <HAL_UART_Receive+0x10e>
    }
    else
    {
      pdata8bits  = pData;
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b60:	2300      	movs	r3, #0
 8005b62:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005b6c:	e033      	b.n	8005bd6 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	2200      	movs	r2, #0
 8005b76:	2120      	movs	r1, #32
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	f000 fbf7 	bl	800636c <UART_WaitOnFlagUntilTimeout>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d001      	beq.n	8005b88 <HAL_UART_Receive+0x132>
      {
        return HAL_TIMEOUT;
 8005b84:	2303      	movs	r3, #3
 8005b86:	e033      	b.n	8005bf0 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d10c      	bne.n	8005ba8 <HAL_UART_Receive+0x152>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	8a7b      	ldrh	r3, [r7, #18]
 8005b98:	4013      	ands	r3, r2
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	3302      	adds	r3, #2
 8005ba4:	61bb      	str	r3, [r7, #24]
 8005ba6:	e00d      	b.n	8005bc4 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	b2da      	uxtb	r2, r3
 8005bb2:	8a7b      	ldrh	r3, [r7, #18]
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	b29a      	uxth	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d1c5      	bne.n	8005b6e <HAL_UART_Receive+0x118>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2220      	movs	r2, #32
 8005be6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	e000      	b.n	8005bf0 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8005bee:	2302      	movs	r3, #2
  }
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3720      	adds	r7, #32
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bf8:	b5b0      	push	{r4, r5, r7, lr}
 8005bfa:	b088      	sub	sp, #32
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c00:	2300      	movs	r3, #0
 8005c02:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689a      	ldr	r2, [r3, #8]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	431a      	orrs	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	69db      	ldr	r3, [r3, #28]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c20:	69fa      	ldr	r2, [r7, #28]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	4bb1      	ldr	r3, [pc, #708]	; (8005ef4 <UART_SetConfig+0x2fc>)
 8005c2e:	4013      	ands	r3, r2
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	6812      	ldr	r2, [r2, #0]
 8005c34:	69f9      	ldr	r1, [r7, #28]
 8005c36:	430b      	orrs	r3, r1
 8005c38:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	68da      	ldr	r2, [r3, #12]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4aa7      	ldr	r2, [pc, #668]	; (8005ef8 <UART_SetConfig+0x300>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d004      	beq.n	8005c6a <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	69fa      	ldr	r2, [r7, #28]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005c74:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	6812      	ldr	r2, [r2, #0]
 8005c7c:	69f9      	ldr	r1, [r7, #28]
 8005c7e:	430b      	orrs	r3, r1
 8005c80:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c88:	f023 010f 	bic.w	r1, r3, #15
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a97      	ldr	r2, [pc, #604]	; (8005efc <UART_SetConfig+0x304>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d121      	bne.n	8005ce6 <UART_SetConfig+0xee>
 8005ca2:	4b97      	ldr	r3, [pc, #604]	; (8005f00 <UART_SetConfig+0x308>)
 8005ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca8:	f003 0303 	and.w	r3, r3, #3
 8005cac:	2b03      	cmp	r3, #3
 8005cae:	d817      	bhi.n	8005ce0 <UART_SetConfig+0xe8>
 8005cb0:	a201      	add	r2, pc, #4	; (adr r2, 8005cb8 <UART_SetConfig+0xc0>)
 8005cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb6:	bf00      	nop
 8005cb8:	08005cc9 	.word	0x08005cc9
 8005cbc:	08005cd5 	.word	0x08005cd5
 8005cc0:	08005ccf 	.word	0x08005ccf
 8005cc4:	08005cdb 	.word	0x08005cdb
 8005cc8:	2301      	movs	r3, #1
 8005cca:	76fb      	strb	r3, [r7, #27]
 8005ccc:	e0e7      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005cce:	2302      	movs	r3, #2
 8005cd0:	76fb      	strb	r3, [r7, #27]
 8005cd2:	e0e4      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005cd4:	2304      	movs	r3, #4
 8005cd6:	76fb      	strb	r3, [r7, #27]
 8005cd8:	e0e1      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005cda:	2308      	movs	r3, #8
 8005cdc:	76fb      	strb	r3, [r7, #27]
 8005cde:	e0de      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005ce0:	2310      	movs	r3, #16
 8005ce2:	76fb      	strb	r3, [r7, #27]
 8005ce4:	e0db      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a86      	ldr	r2, [pc, #536]	; (8005f04 <UART_SetConfig+0x30c>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d132      	bne.n	8005d56 <UART_SetConfig+0x15e>
 8005cf0:	4b83      	ldr	r3, [pc, #524]	; (8005f00 <UART_SetConfig+0x308>)
 8005cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cf6:	f003 030c 	and.w	r3, r3, #12
 8005cfa:	2b0c      	cmp	r3, #12
 8005cfc:	d828      	bhi.n	8005d50 <UART_SetConfig+0x158>
 8005cfe:	a201      	add	r2, pc, #4	; (adr r2, 8005d04 <UART_SetConfig+0x10c>)
 8005d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d04:	08005d39 	.word	0x08005d39
 8005d08:	08005d51 	.word	0x08005d51
 8005d0c:	08005d51 	.word	0x08005d51
 8005d10:	08005d51 	.word	0x08005d51
 8005d14:	08005d45 	.word	0x08005d45
 8005d18:	08005d51 	.word	0x08005d51
 8005d1c:	08005d51 	.word	0x08005d51
 8005d20:	08005d51 	.word	0x08005d51
 8005d24:	08005d3f 	.word	0x08005d3f
 8005d28:	08005d51 	.word	0x08005d51
 8005d2c:	08005d51 	.word	0x08005d51
 8005d30:	08005d51 	.word	0x08005d51
 8005d34:	08005d4b 	.word	0x08005d4b
 8005d38:	2300      	movs	r3, #0
 8005d3a:	76fb      	strb	r3, [r7, #27]
 8005d3c:	e0af      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005d3e:	2302      	movs	r3, #2
 8005d40:	76fb      	strb	r3, [r7, #27]
 8005d42:	e0ac      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005d44:	2304      	movs	r3, #4
 8005d46:	76fb      	strb	r3, [r7, #27]
 8005d48:	e0a9      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005d4a:	2308      	movs	r3, #8
 8005d4c:	76fb      	strb	r3, [r7, #27]
 8005d4e:	e0a6      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005d50:	2310      	movs	r3, #16
 8005d52:	76fb      	strb	r3, [r7, #27]
 8005d54:	e0a3      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a6b      	ldr	r2, [pc, #428]	; (8005f08 <UART_SetConfig+0x310>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d120      	bne.n	8005da2 <UART_SetConfig+0x1aa>
 8005d60:	4b67      	ldr	r3, [pc, #412]	; (8005f00 <UART_SetConfig+0x308>)
 8005d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d66:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005d6a:	2b30      	cmp	r3, #48	; 0x30
 8005d6c:	d013      	beq.n	8005d96 <UART_SetConfig+0x19e>
 8005d6e:	2b30      	cmp	r3, #48	; 0x30
 8005d70:	d814      	bhi.n	8005d9c <UART_SetConfig+0x1a4>
 8005d72:	2b20      	cmp	r3, #32
 8005d74:	d009      	beq.n	8005d8a <UART_SetConfig+0x192>
 8005d76:	2b20      	cmp	r3, #32
 8005d78:	d810      	bhi.n	8005d9c <UART_SetConfig+0x1a4>
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d002      	beq.n	8005d84 <UART_SetConfig+0x18c>
 8005d7e:	2b10      	cmp	r3, #16
 8005d80:	d006      	beq.n	8005d90 <UART_SetConfig+0x198>
 8005d82:	e00b      	b.n	8005d9c <UART_SetConfig+0x1a4>
 8005d84:	2300      	movs	r3, #0
 8005d86:	76fb      	strb	r3, [r7, #27]
 8005d88:	e089      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005d8a:	2302      	movs	r3, #2
 8005d8c:	76fb      	strb	r3, [r7, #27]
 8005d8e:	e086      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005d90:	2304      	movs	r3, #4
 8005d92:	76fb      	strb	r3, [r7, #27]
 8005d94:	e083      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005d96:	2308      	movs	r3, #8
 8005d98:	76fb      	strb	r3, [r7, #27]
 8005d9a:	e080      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005d9c:	2310      	movs	r3, #16
 8005d9e:	76fb      	strb	r3, [r7, #27]
 8005da0:	e07d      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a59      	ldr	r2, [pc, #356]	; (8005f0c <UART_SetConfig+0x314>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d120      	bne.n	8005dee <UART_SetConfig+0x1f6>
 8005dac:	4b54      	ldr	r3, [pc, #336]	; (8005f00 <UART_SetConfig+0x308>)
 8005dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005db2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005db6:	2bc0      	cmp	r3, #192	; 0xc0
 8005db8:	d013      	beq.n	8005de2 <UART_SetConfig+0x1ea>
 8005dba:	2bc0      	cmp	r3, #192	; 0xc0
 8005dbc:	d814      	bhi.n	8005de8 <UART_SetConfig+0x1f0>
 8005dbe:	2b80      	cmp	r3, #128	; 0x80
 8005dc0:	d009      	beq.n	8005dd6 <UART_SetConfig+0x1de>
 8005dc2:	2b80      	cmp	r3, #128	; 0x80
 8005dc4:	d810      	bhi.n	8005de8 <UART_SetConfig+0x1f0>
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d002      	beq.n	8005dd0 <UART_SetConfig+0x1d8>
 8005dca:	2b40      	cmp	r3, #64	; 0x40
 8005dcc:	d006      	beq.n	8005ddc <UART_SetConfig+0x1e4>
 8005dce:	e00b      	b.n	8005de8 <UART_SetConfig+0x1f0>
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	76fb      	strb	r3, [r7, #27]
 8005dd4:	e063      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005dd6:	2302      	movs	r3, #2
 8005dd8:	76fb      	strb	r3, [r7, #27]
 8005dda:	e060      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005ddc:	2304      	movs	r3, #4
 8005dde:	76fb      	strb	r3, [r7, #27]
 8005de0:	e05d      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005de2:	2308      	movs	r3, #8
 8005de4:	76fb      	strb	r3, [r7, #27]
 8005de6:	e05a      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005de8:	2310      	movs	r3, #16
 8005dea:	76fb      	strb	r3, [r7, #27]
 8005dec:	e057      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a47      	ldr	r2, [pc, #284]	; (8005f10 <UART_SetConfig+0x318>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d125      	bne.n	8005e44 <UART_SetConfig+0x24c>
 8005df8:	4b41      	ldr	r3, [pc, #260]	; (8005f00 <UART_SetConfig+0x308>)
 8005dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e06:	d017      	beq.n	8005e38 <UART_SetConfig+0x240>
 8005e08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e0c:	d817      	bhi.n	8005e3e <UART_SetConfig+0x246>
 8005e0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e12:	d00b      	beq.n	8005e2c <UART_SetConfig+0x234>
 8005e14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e18:	d811      	bhi.n	8005e3e <UART_SetConfig+0x246>
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d003      	beq.n	8005e26 <UART_SetConfig+0x22e>
 8005e1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e22:	d006      	beq.n	8005e32 <UART_SetConfig+0x23a>
 8005e24:	e00b      	b.n	8005e3e <UART_SetConfig+0x246>
 8005e26:	2300      	movs	r3, #0
 8005e28:	76fb      	strb	r3, [r7, #27]
 8005e2a:	e038      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	76fb      	strb	r3, [r7, #27]
 8005e30:	e035      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005e32:	2304      	movs	r3, #4
 8005e34:	76fb      	strb	r3, [r7, #27]
 8005e36:	e032      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005e38:	2308      	movs	r3, #8
 8005e3a:	76fb      	strb	r3, [r7, #27]
 8005e3c:	e02f      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005e3e:	2310      	movs	r3, #16
 8005e40:	76fb      	strb	r3, [r7, #27]
 8005e42:	e02c      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a2b      	ldr	r2, [pc, #172]	; (8005ef8 <UART_SetConfig+0x300>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d125      	bne.n	8005e9a <UART_SetConfig+0x2a2>
 8005e4e:	4b2c      	ldr	r3, [pc, #176]	; (8005f00 <UART_SetConfig+0x308>)
 8005e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e54:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005e58:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e5c:	d017      	beq.n	8005e8e <UART_SetConfig+0x296>
 8005e5e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e62:	d817      	bhi.n	8005e94 <UART_SetConfig+0x29c>
 8005e64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e68:	d00b      	beq.n	8005e82 <UART_SetConfig+0x28a>
 8005e6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e6e:	d811      	bhi.n	8005e94 <UART_SetConfig+0x29c>
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d003      	beq.n	8005e7c <UART_SetConfig+0x284>
 8005e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e78:	d006      	beq.n	8005e88 <UART_SetConfig+0x290>
 8005e7a:	e00b      	b.n	8005e94 <UART_SetConfig+0x29c>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	76fb      	strb	r3, [r7, #27]
 8005e80:	e00d      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005e82:	2302      	movs	r3, #2
 8005e84:	76fb      	strb	r3, [r7, #27]
 8005e86:	e00a      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005e88:	2304      	movs	r3, #4
 8005e8a:	76fb      	strb	r3, [r7, #27]
 8005e8c:	e007      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005e8e:	2308      	movs	r3, #8
 8005e90:	76fb      	strb	r3, [r7, #27]
 8005e92:	e004      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005e94:	2310      	movs	r3, #16
 8005e96:	76fb      	strb	r3, [r7, #27]
 8005e98:	e001      	b.n	8005e9e <UART_SetConfig+0x2a6>
 8005e9a:	2310      	movs	r3, #16
 8005e9c:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a15      	ldr	r2, [pc, #84]	; (8005ef8 <UART_SetConfig+0x300>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	f040 809f 	bne.w	8005fe8 <UART_SetConfig+0x3f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005eaa:	7efb      	ldrb	r3, [r7, #27]
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	d837      	bhi.n	8005f20 <UART_SetConfig+0x328>
 8005eb0:	a201      	add	r2, pc, #4	; (adr r2, 8005eb8 <UART_SetConfig+0x2c0>)
 8005eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb6:	bf00      	nop
 8005eb8:	08005edd 	.word	0x08005edd
 8005ebc:	08005f21 	.word	0x08005f21
 8005ec0:	08005ee5 	.word	0x08005ee5
 8005ec4:	08005f21 	.word	0x08005f21
 8005ec8:	08005eeb 	.word	0x08005eeb
 8005ecc:	08005f21 	.word	0x08005f21
 8005ed0:	08005f21 	.word	0x08005f21
 8005ed4:	08005f21 	.word	0x08005f21
 8005ed8:	08005f19 	.word	0x08005f19
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005edc:	f7fe fece 	bl	8004c7c <HAL_RCC_GetPCLK1Freq>
 8005ee0:	6178      	str	r0, [r7, #20]
        break;
 8005ee2:	e022      	b.n	8005f2a <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ee4:	4b0b      	ldr	r3, [pc, #44]	; (8005f14 <UART_SetConfig+0x31c>)
 8005ee6:	617b      	str	r3, [r7, #20]
        break;
 8005ee8:	e01f      	b.n	8005f2a <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005eea:	f7fe fe2f 	bl	8004b4c <HAL_RCC_GetSysClockFreq>
 8005eee:	6178      	str	r0, [r7, #20]
        break;
 8005ef0:	e01b      	b.n	8005f2a <UART_SetConfig+0x332>
 8005ef2:	bf00      	nop
 8005ef4:	cfff69f3 	.word	0xcfff69f3
 8005ef8:	40008000 	.word	0x40008000
 8005efc:	40013800 	.word	0x40013800
 8005f00:	40021000 	.word	0x40021000
 8005f04:	40004400 	.word	0x40004400
 8005f08:	40004800 	.word	0x40004800
 8005f0c:	40004c00 	.word	0x40004c00
 8005f10:	40005000 	.word	0x40005000
 8005f14:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f1c:	617b      	str	r3, [r7, #20]
        break;
 8005f1e:	e004      	b.n	8005f2a <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8005f20:	2300      	movs	r3, #0
 8005f22:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	76bb      	strb	r3, [r7, #26]
        break;
 8005f28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	f000 811b 	beq.w	8006168 <UART_SetConfig+0x570>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f36:	4a96      	ldr	r2, [pc, #600]	; (8006190 <UART_SetConfig+0x598>)
 8005f38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f44:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	685a      	ldr	r2, [r3, #4]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	005b      	lsls	r3, r3, #1
 8005f4e:	4413      	add	r3, r2
 8005f50:	68ba      	ldr	r2, [r7, #8]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d305      	bcc.n	8005f62 <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f5c:	68ba      	ldr	r2, [r7, #8]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d902      	bls.n	8005f68 <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	76bb      	strb	r3, [r7, #26]
 8005f66:	e0ff      	b.n	8006168 <UART_SetConfig+0x570>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f04f 0100 	mov.w	r1, #0
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f74:	4a86      	ldr	r2, [pc, #536]	; (8006190 <UART_SetConfig+0x598>)
 8005f76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	f04f 0300 	mov.w	r3, #0
 8005f80:	f7fa fe9a 	bl	8000cb8 <__aeabi_uldivmod>
 8005f84:	4602      	mov	r2, r0
 8005f86:	460b      	mov	r3, r1
 8005f88:	4610      	mov	r0, r2
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	f04f 0200 	mov.w	r2, #0
 8005f90:	f04f 0300 	mov.w	r3, #0
 8005f94:	020b      	lsls	r3, r1, #8
 8005f96:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005f9a:	0202      	lsls	r2, r0, #8
 8005f9c:	6879      	ldr	r1, [r7, #4]
 8005f9e:	6849      	ldr	r1, [r1, #4]
 8005fa0:	0849      	lsrs	r1, r1, #1
 8005fa2:	4608      	mov	r0, r1
 8005fa4:	f04f 0100 	mov.w	r1, #0
 8005fa8:	1814      	adds	r4, r2, r0
 8005faa:	eb43 0501 	adc.w	r5, r3, r1
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	f04f 0300 	mov.w	r3, #0
 8005fb8:	4620      	mov	r0, r4
 8005fba:	4629      	mov	r1, r5
 8005fbc:	f7fa fe7c 	bl	8000cb8 <__aeabi_uldivmod>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fce:	d308      	bcc.n	8005fe2 <UART_SetConfig+0x3ea>
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005fd6:	d204      	bcs.n	8005fe2 <UART_SetConfig+0x3ea>
        {
          huart->Instance->BRR = usartdiv;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	60da      	str	r2, [r3, #12]
 8005fe0:	e0c2      	b.n	8006168 <UART_SetConfig+0x570>
        }
        else
        {
          ret = HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	76bb      	strb	r3, [r7, #26]
 8005fe6:	e0bf      	b.n	8006168 <UART_SetConfig+0x570>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	69db      	ldr	r3, [r3, #28]
 8005fec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ff0:	d165      	bne.n	80060be <UART_SetConfig+0x4c6>
  {
    switch (clocksource)
 8005ff2:	7efb      	ldrb	r3, [r7, #27]
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d828      	bhi.n	800604a <UART_SetConfig+0x452>
 8005ff8:	a201      	add	r2, pc, #4	; (adr r2, 8006000 <UART_SetConfig+0x408>)
 8005ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ffe:	bf00      	nop
 8006000:	08006025 	.word	0x08006025
 8006004:	0800602d 	.word	0x0800602d
 8006008:	08006035 	.word	0x08006035
 800600c:	0800604b 	.word	0x0800604b
 8006010:	0800603b 	.word	0x0800603b
 8006014:	0800604b 	.word	0x0800604b
 8006018:	0800604b 	.word	0x0800604b
 800601c:	0800604b 	.word	0x0800604b
 8006020:	08006043 	.word	0x08006043
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006024:	f7fe fe2a 	bl	8004c7c <HAL_RCC_GetPCLK1Freq>
 8006028:	6178      	str	r0, [r7, #20]
        break;
 800602a:	e013      	b.n	8006054 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800602c:	f7fe fe3c 	bl	8004ca8 <HAL_RCC_GetPCLK2Freq>
 8006030:	6178      	str	r0, [r7, #20]
        break;
 8006032:	e00f      	b.n	8006054 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006034:	4b57      	ldr	r3, [pc, #348]	; (8006194 <UART_SetConfig+0x59c>)
 8006036:	617b      	str	r3, [r7, #20]
        break;
 8006038:	e00c      	b.n	8006054 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800603a:	f7fe fd87 	bl	8004b4c <HAL_RCC_GetSysClockFreq>
 800603e:	6178      	str	r0, [r7, #20]
        break;
 8006040:	e008      	b.n	8006054 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006042:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006046:	617b      	str	r3, [r7, #20]
        break;
 8006048:	e004      	b.n	8006054 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 800604a:	2300      	movs	r3, #0
 800604c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	76bb      	strb	r3, [r7, #26]
        break;
 8006052:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	2b00      	cmp	r3, #0
 8006058:	f000 8086 	beq.w	8006168 <UART_SetConfig+0x570>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006060:	4a4b      	ldr	r2, [pc, #300]	; (8006190 <UART_SetConfig+0x598>)
 8006062:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006066:	461a      	mov	r2, r3
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	fbb3 f3f2 	udiv	r3, r3, r2
 800606e:	005a      	lsls	r2, r3, #1
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	085b      	lsrs	r3, r3, #1
 8006076:	441a      	add	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006080:	b29b      	uxth	r3, r3
 8006082:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	2b0f      	cmp	r3, #15
 8006088:	d916      	bls.n	80060b8 <UART_SetConfig+0x4c0>
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006090:	d212      	bcs.n	80060b8 <UART_SetConfig+0x4c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	b29b      	uxth	r3, r3
 8006096:	f023 030f 	bic.w	r3, r3, #15
 800609a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	085b      	lsrs	r3, r3, #1
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	f003 0307 	and.w	r3, r3, #7
 80060a6:	b29a      	uxth	r2, r3
 80060a8:	89fb      	ldrh	r3, [r7, #14]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	89fa      	ldrh	r2, [r7, #14]
 80060b4:	60da      	str	r2, [r3, #12]
 80060b6:	e057      	b.n	8006168 <UART_SetConfig+0x570>
      }
      else
      {
        ret = HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	76bb      	strb	r3, [r7, #26]
 80060bc:	e054      	b.n	8006168 <UART_SetConfig+0x570>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060be:	7efb      	ldrb	r3, [r7, #27]
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d828      	bhi.n	8006116 <UART_SetConfig+0x51e>
 80060c4:	a201      	add	r2, pc, #4	; (adr r2, 80060cc <UART_SetConfig+0x4d4>)
 80060c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ca:	bf00      	nop
 80060cc:	080060f1 	.word	0x080060f1
 80060d0:	080060f9 	.word	0x080060f9
 80060d4:	08006101 	.word	0x08006101
 80060d8:	08006117 	.word	0x08006117
 80060dc:	08006107 	.word	0x08006107
 80060e0:	08006117 	.word	0x08006117
 80060e4:	08006117 	.word	0x08006117
 80060e8:	08006117 	.word	0x08006117
 80060ec:	0800610f 	.word	0x0800610f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060f0:	f7fe fdc4 	bl	8004c7c <HAL_RCC_GetPCLK1Freq>
 80060f4:	6178      	str	r0, [r7, #20]
        break;
 80060f6:	e013      	b.n	8006120 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80060f8:	f7fe fdd6 	bl	8004ca8 <HAL_RCC_GetPCLK2Freq>
 80060fc:	6178      	str	r0, [r7, #20]
        break;
 80060fe:	e00f      	b.n	8006120 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006100:	4b24      	ldr	r3, [pc, #144]	; (8006194 <UART_SetConfig+0x59c>)
 8006102:	617b      	str	r3, [r7, #20]
        break;
 8006104:	e00c      	b.n	8006120 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006106:	f7fe fd21 	bl	8004b4c <HAL_RCC_GetSysClockFreq>
 800610a:	6178      	str	r0, [r7, #20]
        break;
 800610c:	e008      	b.n	8006120 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800610e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006112:	617b      	str	r3, [r7, #20]
        break;
 8006114:	e004      	b.n	8006120 <UART_SetConfig+0x528>
      default:
        pclk = 0U;
 8006116:	2300      	movs	r3, #0
 8006118:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	76bb      	strb	r3, [r7, #26]
        break;
 800611e:	bf00      	nop
    }

    if (pclk != 0U)
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d020      	beq.n	8006168 <UART_SetConfig+0x570>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612a:	4a19      	ldr	r2, [pc, #100]	; (8006190 <UART_SetConfig+0x598>)
 800612c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006130:	461a      	mov	r2, r3
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	fbb3 f2f2 	udiv	r2, r3, r2
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	085b      	lsrs	r3, r3, #1
 800613e:	441a      	add	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	fbb2 f3f3 	udiv	r3, r2, r3
 8006148:	b29b      	uxth	r3, r3
 800614a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	2b0f      	cmp	r3, #15
 8006150:	d908      	bls.n	8006164 <UART_SetConfig+0x56c>
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006158:	d204      	bcs.n	8006164 <UART_SetConfig+0x56c>
      {
        huart->Instance->BRR = usartdiv;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	60da      	str	r2, [r3, #12]
 8006162:	e001      	b.n	8006168 <UART_SetConfig+0x570>
      }
      else
      {
        ret = HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8006184:	7ebb      	ldrb	r3, [r7, #26]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3720      	adds	r7, #32
 800618a:	46bd      	mov	sp, r7
 800618c:	bdb0      	pop	{r4, r5, r7, pc}
 800618e:	bf00      	nop
 8006190:	0800b81c 	.word	0x0800b81c
 8006194:	00f42400 	.word	0x00f42400

08006198 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061a4:	f003 0301 	and.w	r3, r3, #1
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00a      	beq.n	80061c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	430a      	orrs	r2, r1
 80061c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061c6:	f003 0302 	and.w	r3, r3, #2
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00a      	beq.n	80061e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	430a      	orrs	r2, r1
 80061e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e8:	f003 0304 	and.w	r3, r3, #4
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00a      	beq.n	8006206 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	430a      	orrs	r2, r1
 8006204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800620a:	f003 0308 	and.w	r3, r3, #8
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00a      	beq.n	8006228 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	430a      	orrs	r2, r1
 8006226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800622c:	f003 0310 	and.w	r3, r3, #16
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00a      	beq.n	800624a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	430a      	orrs	r2, r1
 8006248:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800624e:	f003 0320 	and.w	r3, r3, #32
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00a      	beq.n	800626c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	430a      	orrs	r2, r1
 800626a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006270:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006274:	2b00      	cmp	r3, #0
 8006276:	d01a      	beq.n	80062ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	430a      	orrs	r2, r1
 800628c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006292:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006296:	d10a      	bne.n	80062ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	430a      	orrs	r2, r1
 80062ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00a      	beq.n	80062d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	430a      	orrs	r2, r1
 80062ce:	605a      	str	r2, [r3, #4]
  }
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b086      	sub	sp, #24
 80062e0:	af02      	add	r7, sp, #8
 80062e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80062ec:	f7fc fe56 	bl	8002f9c <HAL_GetTick>
 80062f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 0308 	and.w	r3, r3, #8
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	d10e      	bne.n	800631e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006300:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006304:	9300      	str	r3, [sp, #0]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f82c 	bl	800636c <UART_WaitOnFlagUntilTimeout>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d001      	beq.n	800631e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e022      	b.n	8006364 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0304 	and.w	r3, r3, #4
 8006328:	2b04      	cmp	r3, #4
 800632a:	d10e      	bne.n	800634a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800632c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006330:	9300      	str	r3, [sp, #0]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 f816 	bl	800636c <UART_WaitOnFlagUntilTimeout>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d001      	beq.n	800634a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e00c      	b.n	8006364 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2220      	movs	r2, #32
 800634e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2220      	movs	r2, #32
 8006356:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	603b      	str	r3, [r7, #0]
 8006378:	4613      	mov	r3, r2
 800637a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800637c:	e062      	b.n	8006444 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006384:	d05e      	beq.n	8006444 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006386:	f7fc fe09 	bl	8002f9c <HAL_GetTick>
 800638a:	4602      	mov	r2, r0
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	1ad3      	subs	r3, r2, r3
 8006390:	69ba      	ldr	r2, [r7, #24]
 8006392:	429a      	cmp	r2, r3
 8006394:	d302      	bcc.n	800639c <UART_WaitOnFlagUntilTimeout+0x30>
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d11d      	bne.n	80063d8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80063aa:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	689a      	ldr	r2, [r3, #8]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f022 0201 	bic.w	r2, r2, #1
 80063ba:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2220      	movs	r2, #32
 80063c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2220      	movs	r2, #32
 80063c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e045      	b.n	8006464 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 0304 	and.w	r3, r3, #4
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d02e      	beq.n	8006444 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	69db      	ldr	r3, [r3, #28]
 80063ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063f4:	d126      	bne.n	8006444 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80063fe:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800640e:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	689a      	ldr	r2, [r3, #8]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f022 0201 	bic.w	r2, r2, #1
 800641e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2220      	movs	r2, #32
 8006424:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2220      	movs	r2, #32
 800642c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2220      	movs	r2, #32
 8006434:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2200      	movs	r2, #0
 800643c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e00f      	b.n	8006464 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	69da      	ldr	r2, [r3, #28]
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	4013      	ands	r3, r2
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	429a      	cmp	r2, r3
 8006452:	bf0c      	ite	eq
 8006454:	2301      	moveq	r3, #1
 8006456:	2300      	movne	r3, #0
 8006458:	b2db      	uxtb	r3, r3
 800645a:	461a      	mov	r2, r3
 800645c:	79fb      	ldrb	r3, [r7, #7]
 800645e:	429a      	cmp	r2, r3
 8006460:	d08d      	beq.n	800637e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006462:	2300      	movs	r3, #0
}
 8006464:	4618      	mov	r0, r3
 8006466:	3710      	adds	r7, #16
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800646c:	b480      	push	{r7}
 800646e:	b085      	sub	sp, #20
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800647a:	2b01      	cmp	r3, #1
 800647c:	d101      	bne.n	8006482 <HAL_UARTEx_DisableFifoMode+0x16>
 800647e:	2302      	movs	r3, #2
 8006480:	e027      	b.n	80064d2 <HAL_UARTEx_DisableFifoMode+0x66>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2201      	movs	r2, #1
 8006486:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2224      	movs	r2, #36	; 0x24
 800648e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f022 0201 	bic.w	r2, r2, #1
 80064a8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80064b0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2220      	movs	r2, #32
 80064c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3714      	adds	r7, #20
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80064de:	b580      	push	{r7, lr}
 80064e0:	b084      	sub	sp, #16
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
 80064e6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d101      	bne.n	80064f6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80064f2:	2302      	movs	r3, #2
 80064f4:	e02d      	b.n	8006552 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2224      	movs	r2, #36	; 0x24
 8006502:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f022 0201 	bic.w	r2, r2, #1
 800651c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	683a      	ldr	r2, [r7, #0]
 800652e:	430a      	orrs	r2, r1
 8006530:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 f850 	bl	80065d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2220      	movs	r2, #32
 8006544:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3710      	adds	r7, #16
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}

0800655a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800655a:	b580      	push	{r7, lr}
 800655c:	b084      	sub	sp, #16
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
 8006562:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800656a:	2b01      	cmp	r3, #1
 800656c:	d101      	bne.n	8006572 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800656e:	2302      	movs	r3, #2
 8006570:	e02d      	b.n	80065ce <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2201      	movs	r2, #1
 8006576:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2224      	movs	r2, #36	; 0x24
 800657e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f022 0201 	bic.w	r2, r2, #1
 8006598:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	683a      	ldr	r2, [r7, #0]
 80065aa:	430a      	orrs	r2, r1
 80065ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f812 	bl	80065d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68fa      	ldr	r2, [r7, #12]
 80065ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2220      	movs	r2, #32
 80065c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3710      	adds	r7, #16
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
	...

080065d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80065d8:	b480      	push	{r7}
 80065da:	b089      	sub	sp, #36	; 0x24
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80065e0:	4a2f      	ldr	r2, [pc, #188]	; (80066a0 <UARTEx_SetNbDataToProcess+0xc8>)
 80065e2:	f107 0314 	add.w	r3, r7, #20
 80065e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80065ea:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80065ee:	4a2d      	ldr	r2, [pc, #180]	; (80066a4 <UARTEx_SetNbDataToProcess+0xcc>)
 80065f0:	f107 030c 	add.w	r3, r7, #12
 80065f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80065f8:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006600:	2b00      	cmp	r3, #0
 8006602:	d108      	bne.n	8006616 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006614:	e03d      	b.n	8006692 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006616:	2308      	movs	r3, #8
 8006618:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800661a:	2308      	movs	r3, #8
 800661c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	0e5b      	lsrs	r3, r3, #25
 8006626:	b2db      	uxtb	r3, r3
 8006628:	f003 0307 	and.w	r3, r3, #7
 800662c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	0f5b      	lsrs	r3, r3, #29
 8006636:	b2db      	uxtb	r3, r3
 8006638:	f003 0307 	and.w	r3, r3, #7
 800663c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800663e:	7fbb      	ldrb	r3, [r7, #30]
 8006640:	7f3a      	ldrb	r2, [r7, #28]
 8006642:	f107 0120 	add.w	r1, r7, #32
 8006646:	440a      	add	r2, r1
 8006648:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800664c:	fb02 f303 	mul.w	r3, r2, r3
 8006650:	7f3a      	ldrb	r2, [r7, #28]
 8006652:	f107 0120 	add.w	r1, r7, #32
 8006656:	440a      	add	r2, r1
 8006658:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800665c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006660:	b29a      	uxth	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8006668:	7ffb      	ldrb	r3, [r7, #31]
 800666a:	7f7a      	ldrb	r2, [r7, #29]
 800666c:	f107 0120 	add.w	r1, r7, #32
 8006670:	440a      	add	r2, r1
 8006672:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006676:	fb02 f303 	mul.w	r3, r2, r3
 800667a:	7f7a      	ldrb	r2, [r7, #29]
 800667c:	f107 0120 	add.w	r1, r7, #32
 8006680:	440a      	add	r2, r1
 8006682:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8006686:	fb93 f3f2 	sdiv	r3, r3, r2
 800668a:	b29a      	uxth	r2, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006692:	bf00      	nop
 8006694:	3724      	adds	r7, #36	; 0x24
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	0800b780 	.word	0x0800b780
 80066a4:	0800b788 	.word	0x0800b788

080066a8 <__assert_func>:
 80066a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80066aa:	4614      	mov	r4, r2
 80066ac:	461a      	mov	r2, r3
 80066ae:	4b09      	ldr	r3, [pc, #36]	; (80066d4 <__assert_func+0x2c>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4605      	mov	r5, r0
 80066b4:	68d8      	ldr	r0, [r3, #12]
 80066b6:	b14c      	cbz	r4, 80066cc <__assert_func+0x24>
 80066b8:	4b07      	ldr	r3, [pc, #28]	; (80066d8 <__assert_func+0x30>)
 80066ba:	9100      	str	r1, [sp, #0]
 80066bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80066c0:	4906      	ldr	r1, [pc, #24]	; (80066dc <__assert_func+0x34>)
 80066c2:	462b      	mov	r3, r5
 80066c4:	f000 f828 	bl	8006718 <fiprintf>
 80066c8:	f002 f920 	bl	800890c <abort>
 80066cc:	4b04      	ldr	r3, [pc, #16]	; (80066e0 <__assert_func+0x38>)
 80066ce:	461c      	mov	r4, r3
 80066d0:	e7f3      	b.n	80066ba <__assert_func+0x12>
 80066d2:	bf00      	nop
 80066d4:	2000000c 	.word	0x2000000c
 80066d8:	0800b834 	.word	0x0800b834
 80066dc:	0800b841 	.word	0x0800b841
 80066e0:	0800b86f 	.word	0x0800b86f

080066e4 <__errno>:
 80066e4:	4b01      	ldr	r3, [pc, #4]	; (80066ec <__errno+0x8>)
 80066e6:	6818      	ldr	r0, [r3, #0]
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	2000000c 	.word	0x2000000c

080066f0 <exit>:
 80066f0:	b508      	push	{r3, lr}
 80066f2:	4b07      	ldr	r3, [pc, #28]	; (8006710 <exit+0x20>)
 80066f4:	4604      	mov	r4, r0
 80066f6:	b113      	cbz	r3, 80066fe <exit+0xe>
 80066f8:	2100      	movs	r1, #0
 80066fa:	f3af 8000 	nop.w
 80066fe:	4b05      	ldr	r3, [pc, #20]	; (8006714 <exit+0x24>)
 8006700:	6818      	ldr	r0, [r3, #0]
 8006702:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006704:	b103      	cbz	r3, 8006708 <exit+0x18>
 8006706:	4798      	blx	r3
 8006708:	4620      	mov	r0, r4
 800670a:	f7fc fad1 	bl	8002cb0 <_exit>
 800670e:	bf00      	nop
 8006710:	00000000 	.word	0x00000000
 8006714:	0800b870 	.word	0x0800b870

08006718 <fiprintf>:
 8006718:	b40e      	push	{r1, r2, r3}
 800671a:	b503      	push	{r0, r1, lr}
 800671c:	4601      	mov	r1, r0
 800671e:	ab03      	add	r3, sp, #12
 8006720:	4805      	ldr	r0, [pc, #20]	; (8006738 <fiprintf+0x20>)
 8006722:	f853 2b04 	ldr.w	r2, [r3], #4
 8006726:	6800      	ldr	r0, [r0, #0]
 8006728:	9301      	str	r3, [sp, #4]
 800672a:	f000 f90f 	bl	800694c <_vfiprintf_r>
 800672e:	b002      	add	sp, #8
 8006730:	f85d eb04 	ldr.w	lr, [sp], #4
 8006734:	b003      	add	sp, #12
 8006736:	4770      	bx	lr
 8006738:	2000000c 	.word	0x2000000c

0800673c <__libc_init_array>:
 800673c:	b570      	push	{r4, r5, r6, lr}
 800673e:	4d0d      	ldr	r5, [pc, #52]	; (8006774 <__libc_init_array+0x38>)
 8006740:	4c0d      	ldr	r4, [pc, #52]	; (8006778 <__libc_init_array+0x3c>)
 8006742:	1b64      	subs	r4, r4, r5
 8006744:	10a4      	asrs	r4, r4, #2
 8006746:	2600      	movs	r6, #0
 8006748:	42a6      	cmp	r6, r4
 800674a:	d109      	bne.n	8006760 <__libc_init_array+0x24>
 800674c:	4d0b      	ldr	r5, [pc, #44]	; (800677c <__libc_init_array+0x40>)
 800674e:	4c0c      	ldr	r4, [pc, #48]	; (8006780 <__libc_init_array+0x44>)
 8006750:	f004 fc9c 	bl	800b08c <_init>
 8006754:	1b64      	subs	r4, r4, r5
 8006756:	10a4      	asrs	r4, r4, #2
 8006758:	2600      	movs	r6, #0
 800675a:	42a6      	cmp	r6, r4
 800675c:	d105      	bne.n	800676a <__libc_init_array+0x2e>
 800675e:	bd70      	pop	{r4, r5, r6, pc}
 8006760:	f855 3b04 	ldr.w	r3, [r5], #4
 8006764:	4798      	blx	r3
 8006766:	3601      	adds	r6, #1
 8006768:	e7ee      	b.n	8006748 <__libc_init_array+0xc>
 800676a:	f855 3b04 	ldr.w	r3, [r5], #4
 800676e:	4798      	blx	r3
 8006770:	3601      	adds	r6, #1
 8006772:	e7f2      	b.n	800675a <__libc_init_array+0x1e>
 8006774:	0800bcec 	.word	0x0800bcec
 8006778:	0800bcec 	.word	0x0800bcec
 800677c:	0800bcec 	.word	0x0800bcec
 8006780:	0800bcf0 	.word	0x0800bcf0

08006784 <malloc>:
 8006784:	4b02      	ldr	r3, [pc, #8]	; (8006790 <malloc+0xc>)
 8006786:	4601      	mov	r1, r0
 8006788:	6818      	ldr	r0, [r3, #0]
 800678a:	f000 b85b 	b.w	8006844 <_malloc_r>
 800678e:	bf00      	nop
 8006790:	2000000c 	.word	0x2000000c

08006794 <memset>:
 8006794:	4402      	add	r2, r0
 8006796:	4603      	mov	r3, r0
 8006798:	4293      	cmp	r3, r2
 800679a:	d100      	bne.n	800679e <memset+0xa>
 800679c:	4770      	bx	lr
 800679e:	f803 1b01 	strb.w	r1, [r3], #1
 80067a2:	e7f9      	b.n	8006798 <memset+0x4>

080067a4 <_free_r>:
 80067a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067a6:	2900      	cmp	r1, #0
 80067a8:	d048      	beq.n	800683c <_free_r+0x98>
 80067aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067ae:	9001      	str	r0, [sp, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	f1a1 0404 	sub.w	r4, r1, #4
 80067b6:	bfb8      	it	lt
 80067b8:	18e4      	addlt	r4, r4, r3
 80067ba:	f003 fcf1 	bl	800a1a0 <__malloc_lock>
 80067be:	4a20      	ldr	r2, [pc, #128]	; (8006840 <_free_r+0x9c>)
 80067c0:	9801      	ldr	r0, [sp, #4]
 80067c2:	6813      	ldr	r3, [r2, #0]
 80067c4:	4615      	mov	r5, r2
 80067c6:	b933      	cbnz	r3, 80067d6 <_free_r+0x32>
 80067c8:	6063      	str	r3, [r4, #4]
 80067ca:	6014      	str	r4, [r2, #0]
 80067cc:	b003      	add	sp, #12
 80067ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80067d2:	f003 bceb 	b.w	800a1ac <__malloc_unlock>
 80067d6:	42a3      	cmp	r3, r4
 80067d8:	d90b      	bls.n	80067f2 <_free_r+0x4e>
 80067da:	6821      	ldr	r1, [r4, #0]
 80067dc:	1862      	adds	r2, r4, r1
 80067de:	4293      	cmp	r3, r2
 80067e0:	bf04      	itt	eq
 80067e2:	681a      	ldreq	r2, [r3, #0]
 80067e4:	685b      	ldreq	r3, [r3, #4]
 80067e6:	6063      	str	r3, [r4, #4]
 80067e8:	bf04      	itt	eq
 80067ea:	1852      	addeq	r2, r2, r1
 80067ec:	6022      	streq	r2, [r4, #0]
 80067ee:	602c      	str	r4, [r5, #0]
 80067f0:	e7ec      	b.n	80067cc <_free_r+0x28>
 80067f2:	461a      	mov	r2, r3
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	b10b      	cbz	r3, 80067fc <_free_r+0x58>
 80067f8:	42a3      	cmp	r3, r4
 80067fa:	d9fa      	bls.n	80067f2 <_free_r+0x4e>
 80067fc:	6811      	ldr	r1, [r2, #0]
 80067fe:	1855      	adds	r5, r2, r1
 8006800:	42a5      	cmp	r5, r4
 8006802:	d10b      	bne.n	800681c <_free_r+0x78>
 8006804:	6824      	ldr	r4, [r4, #0]
 8006806:	4421      	add	r1, r4
 8006808:	1854      	adds	r4, r2, r1
 800680a:	42a3      	cmp	r3, r4
 800680c:	6011      	str	r1, [r2, #0]
 800680e:	d1dd      	bne.n	80067cc <_free_r+0x28>
 8006810:	681c      	ldr	r4, [r3, #0]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	6053      	str	r3, [r2, #4]
 8006816:	4421      	add	r1, r4
 8006818:	6011      	str	r1, [r2, #0]
 800681a:	e7d7      	b.n	80067cc <_free_r+0x28>
 800681c:	d902      	bls.n	8006824 <_free_r+0x80>
 800681e:	230c      	movs	r3, #12
 8006820:	6003      	str	r3, [r0, #0]
 8006822:	e7d3      	b.n	80067cc <_free_r+0x28>
 8006824:	6825      	ldr	r5, [r4, #0]
 8006826:	1961      	adds	r1, r4, r5
 8006828:	428b      	cmp	r3, r1
 800682a:	bf04      	itt	eq
 800682c:	6819      	ldreq	r1, [r3, #0]
 800682e:	685b      	ldreq	r3, [r3, #4]
 8006830:	6063      	str	r3, [r4, #4]
 8006832:	bf04      	itt	eq
 8006834:	1949      	addeq	r1, r1, r5
 8006836:	6021      	streq	r1, [r4, #0]
 8006838:	6054      	str	r4, [r2, #4]
 800683a:	e7c7      	b.n	80067cc <_free_r+0x28>
 800683c:	b003      	add	sp, #12
 800683e:	bd30      	pop	{r4, r5, pc}
 8006840:	20000200 	.word	0x20000200

08006844 <_malloc_r>:
 8006844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006846:	1ccd      	adds	r5, r1, #3
 8006848:	f025 0503 	bic.w	r5, r5, #3
 800684c:	3508      	adds	r5, #8
 800684e:	2d0c      	cmp	r5, #12
 8006850:	bf38      	it	cc
 8006852:	250c      	movcc	r5, #12
 8006854:	2d00      	cmp	r5, #0
 8006856:	4606      	mov	r6, r0
 8006858:	db01      	blt.n	800685e <_malloc_r+0x1a>
 800685a:	42a9      	cmp	r1, r5
 800685c:	d903      	bls.n	8006866 <_malloc_r+0x22>
 800685e:	230c      	movs	r3, #12
 8006860:	6033      	str	r3, [r6, #0]
 8006862:	2000      	movs	r0, #0
 8006864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006866:	f003 fc9b 	bl	800a1a0 <__malloc_lock>
 800686a:	4921      	ldr	r1, [pc, #132]	; (80068f0 <_malloc_r+0xac>)
 800686c:	680a      	ldr	r2, [r1, #0]
 800686e:	4614      	mov	r4, r2
 8006870:	b99c      	cbnz	r4, 800689a <_malloc_r+0x56>
 8006872:	4f20      	ldr	r7, [pc, #128]	; (80068f4 <_malloc_r+0xb0>)
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	b923      	cbnz	r3, 8006882 <_malloc_r+0x3e>
 8006878:	4621      	mov	r1, r4
 800687a:	4630      	mov	r0, r6
 800687c:	f001 f89e 	bl	80079bc <_sbrk_r>
 8006880:	6038      	str	r0, [r7, #0]
 8006882:	4629      	mov	r1, r5
 8006884:	4630      	mov	r0, r6
 8006886:	f001 f899 	bl	80079bc <_sbrk_r>
 800688a:	1c43      	adds	r3, r0, #1
 800688c:	d123      	bne.n	80068d6 <_malloc_r+0x92>
 800688e:	230c      	movs	r3, #12
 8006890:	6033      	str	r3, [r6, #0]
 8006892:	4630      	mov	r0, r6
 8006894:	f003 fc8a 	bl	800a1ac <__malloc_unlock>
 8006898:	e7e3      	b.n	8006862 <_malloc_r+0x1e>
 800689a:	6823      	ldr	r3, [r4, #0]
 800689c:	1b5b      	subs	r3, r3, r5
 800689e:	d417      	bmi.n	80068d0 <_malloc_r+0x8c>
 80068a0:	2b0b      	cmp	r3, #11
 80068a2:	d903      	bls.n	80068ac <_malloc_r+0x68>
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	441c      	add	r4, r3
 80068a8:	6025      	str	r5, [r4, #0]
 80068aa:	e004      	b.n	80068b6 <_malloc_r+0x72>
 80068ac:	6863      	ldr	r3, [r4, #4]
 80068ae:	42a2      	cmp	r2, r4
 80068b0:	bf0c      	ite	eq
 80068b2:	600b      	streq	r3, [r1, #0]
 80068b4:	6053      	strne	r3, [r2, #4]
 80068b6:	4630      	mov	r0, r6
 80068b8:	f003 fc78 	bl	800a1ac <__malloc_unlock>
 80068bc:	f104 000b 	add.w	r0, r4, #11
 80068c0:	1d23      	adds	r3, r4, #4
 80068c2:	f020 0007 	bic.w	r0, r0, #7
 80068c6:	1ac2      	subs	r2, r0, r3
 80068c8:	d0cc      	beq.n	8006864 <_malloc_r+0x20>
 80068ca:	1a1b      	subs	r3, r3, r0
 80068cc:	50a3      	str	r3, [r4, r2]
 80068ce:	e7c9      	b.n	8006864 <_malloc_r+0x20>
 80068d0:	4622      	mov	r2, r4
 80068d2:	6864      	ldr	r4, [r4, #4]
 80068d4:	e7cc      	b.n	8006870 <_malloc_r+0x2c>
 80068d6:	1cc4      	adds	r4, r0, #3
 80068d8:	f024 0403 	bic.w	r4, r4, #3
 80068dc:	42a0      	cmp	r0, r4
 80068de:	d0e3      	beq.n	80068a8 <_malloc_r+0x64>
 80068e0:	1a21      	subs	r1, r4, r0
 80068e2:	4630      	mov	r0, r6
 80068e4:	f001 f86a 	bl	80079bc <_sbrk_r>
 80068e8:	3001      	adds	r0, #1
 80068ea:	d1dd      	bne.n	80068a8 <_malloc_r+0x64>
 80068ec:	e7cf      	b.n	800688e <_malloc_r+0x4a>
 80068ee:	bf00      	nop
 80068f0:	20000200 	.word	0x20000200
 80068f4:	20000204 	.word	0x20000204

080068f8 <__sfputc_r>:
 80068f8:	6893      	ldr	r3, [r2, #8]
 80068fa:	3b01      	subs	r3, #1
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	b410      	push	{r4}
 8006900:	6093      	str	r3, [r2, #8]
 8006902:	da08      	bge.n	8006916 <__sfputc_r+0x1e>
 8006904:	6994      	ldr	r4, [r2, #24]
 8006906:	42a3      	cmp	r3, r4
 8006908:	db01      	blt.n	800690e <__sfputc_r+0x16>
 800690a:	290a      	cmp	r1, #10
 800690c:	d103      	bne.n	8006916 <__sfputc_r+0x1e>
 800690e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006912:	f001 bf3b 	b.w	800878c <__swbuf_r>
 8006916:	6813      	ldr	r3, [r2, #0]
 8006918:	1c58      	adds	r0, r3, #1
 800691a:	6010      	str	r0, [r2, #0]
 800691c:	7019      	strb	r1, [r3, #0]
 800691e:	4608      	mov	r0, r1
 8006920:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006924:	4770      	bx	lr

08006926 <__sfputs_r>:
 8006926:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006928:	4606      	mov	r6, r0
 800692a:	460f      	mov	r7, r1
 800692c:	4614      	mov	r4, r2
 800692e:	18d5      	adds	r5, r2, r3
 8006930:	42ac      	cmp	r4, r5
 8006932:	d101      	bne.n	8006938 <__sfputs_r+0x12>
 8006934:	2000      	movs	r0, #0
 8006936:	e007      	b.n	8006948 <__sfputs_r+0x22>
 8006938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800693c:	463a      	mov	r2, r7
 800693e:	4630      	mov	r0, r6
 8006940:	f7ff ffda 	bl	80068f8 <__sfputc_r>
 8006944:	1c43      	adds	r3, r0, #1
 8006946:	d1f3      	bne.n	8006930 <__sfputs_r+0xa>
 8006948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800694c <_vfiprintf_r>:
 800694c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006950:	460d      	mov	r5, r1
 8006952:	b09d      	sub	sp, #116	; 0x74
 8006954:	4614      	mov	r4, r2
 8006956:	4698      	mov	r8, r3
 8006958:	4606      	mov	r6, r0
 800695a:	b118      	cbz	r0, 8006964 <_vfiprintf_r+0x18>
 800695c:	6983      	ldr	r3, [r0, #24]
 800695e:	b90b      	cbnz	r3, 8006964 <_vfiprintf_r+0x18>
 8006960:	f002 ff6c 	bl	800983c <__sinit>
 8006964:	4b89      	ldr	r3, [pc, #548]	; (8006b8c <_vfiprintf_r+0x240>)
 8006966:	429d      	cmp	r5, r3
 8006968:	d11b      	bne.n	80069a2 <_vfiprintf_r+0x56>
 800696a:	6875      	ldr	r5, [r6, #4]
 800696c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800696e:	07d9      	lsls	r1, r3, #31
 8006970:	d405      	bmi.n	800697e <_vfiprintf_r+0x32>
 8006972:	89ab      	ldrh	r3, [r5, #12]
 8006974:	059a      	lsls	r2, r3, #22
 8006976:	d402      	bmi.n	800697e <_vfiprintf_r+0x32>
 8006978:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800697a:	f003 fb70 	bl	800a05e <__retarget_lock_acquire_recursive>
 800697e:	89ab      	ldrh	r3, [r5, #12]
 8006980:	071b      	lsls	r3, r3, #28
 8006982:	d501      	bpl.n	8006988 <_vfiprintf_r+0x3c>
 8006984:	692b      	ldr	r3, [r5, #16]
 8006986:	b9eb      	cbnz	r3, 80069c4 <_vfiprintf_r+0x78>
 8006988:	4629      	mov	r1, r5
 800698a:	4630      	mov	r0, r6
 800698c:	f001 ff50 	bl	8008830 <__swsetup_r>
 8006990:	b1c0      	cbz	r0, 80069c4 <_vfiprintf_r+0x78>
 8006992:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006994:	07dc      	lsls	r4, r3, #31
 8006996:	d50e      	bpl.n	80069b6 <_vfiprintf_r+0x6a>
 8006998:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800699c:	b01d      	add	sp, #116	; 0x74
 800699e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a2:	4b7b      	ldr	r3, [pc, #492]	; (8006b90 <_vfiprintf_r+0x244>)
 80069a4:	429d      	cmp	r5, r3
 80069a6:	d101      	bne.n	80069ac <_vfiprintf_r+0x60>
 80069a8:	68b5      	ldr	r5, [r6, #8]
 80069aa:	e7df      	b.n	800696c <_vfiprintf_r+0x20>
 80069ac:	4b79      	ldr	r3, [pc, #484]	; (8006b94 <_vfiprintf_r+0x248>)
 80069ae:	429d      	cmp	r5, r3
 80069b0:	bf08      	it	eq
 80069b2:	68f5      	ldreq	r5, [r6, #12]
 80069b4:	e7da      	b.n	800696c <_vfiprintf_r+0x20>
 80069b6:	89ab      	ldrh	r3, [r5, #12]
 80069b8:	0598      	lsls	r0, r3, #22
 80069ba:	d4ed      	bmi.n	8006998 <_vfiprintf_r+0x4c>
 80069bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069be:	f003 fb4f 	bl	800a060 <__retarget_lock_release_recursive>
 80069c2:	e7e9      	b.n	8006998 <_vfiprintf_r+0x4c>
 80069c4:	2300      	movs	r3, #0
 80069c6:	9309      	str	r3, [sp, #36]	; 0x24
 80069c8:	2320      	movs	r3, #32
 80069ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80069d2:	2330      	movs	r3, #48	; 0x30
 80069d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006b98 <_vfiprintf_r+0x24c>
 80069d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069dc:	f04f 0901 	mov.w	r9, #1
 80069e0:	4623      	mov	r3, r4
 80069e2:	469a      	mov	sl, r3
 80069e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069e8:	b10a      	cbz	r2, 80069ee <_vfiprintf_r+0xa2>
 80069ea:	2a25      	cmp	r2, #37	; 0x25
 80069ec:	d1f9      	bne.n	80069e2 <_vfiprintf_r+0x96>
 80069ee:	ebba 0b04 	subs.w	fp, sl, r4
 80069f2:	d00b      	beq.n	8006a0c <_vfiprintf_r+0xc0>
 80069f4:	465b      	mov	r3, fp
 80069f6:	4622      	mov	r2, r4
 80069f8:	4629      	mov	r1, r5
 80069fa:	4630      	mov	r0, r6
 80069fc:	f7ff ff93 	bl	8006926 <__sfputs_r>
 8006a00:	3001      	adds	r0, #1
 8006a02:	f000 80aa 	beq.w	8006b5a <_vfiprintf_r+0x20e>
 8006a06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a08:	445a      	add	r2, fp
 8006a0a:	9209      	str	r2, [sp, #36]	; 0x24
 8006a0c:	f89a 3000 	ldrb.w	r3, [sl]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f000 80a2 	beq.w	8006b5a <_vfiprintf_r+0x20e>
 8006a16:	2300      	movs	r3, #0
 8006a18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a20:	f10a 0a01 	add.w	sl, sl, #1
 8006a24:	9304      	str	r3, [sp, #16]
 8006a26:	9307      	str	r3, [sp, #28]
 8006a28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a2c:	931a      	str	r3, [sp, #104]	; 0x68
 8006a2e:	4654      	mov	r4, sl
 8006a30:	2205      	movs	r2, #5
 8006a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a36:	4858      	ldr	r0, [pc, #352]	; (8006b98 <_vfiprintf_r+0x24c>)
 8006a38:	f7f9 fbea 	bl	8000210 <memchr>
 8006a3c:	9a04      	ldr	r2, [sp, #16]
 8006a3e:	b9d8      	cbnz	r0, 8006a78 <_vfiprintf_r+0x12c>
 8006a40:	06d1      	lsls	r1, r2, #27
 8006a42:	bf44      	itt	mi
 8006a44:	2320      	movmi	r3, #32
 8006a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a4a:	0713      	lsls	r3, r2, #28
 8006a4c:	bf44      	itt	mi
 8006a4e:	232b      	movmi	r3, #43	; 0x2b
 8006a50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a54:	f89a 3000 	ldrb.w	r3, [sl]
 8006a58:	2b2a      	cmp	r3, #42	; 0x2a
 8006a5a:	d015      	beq.n	8006a88 <_vfiprintf_r+0x13c>
 8006a5c:	9a07      	ldr	r2, [sp, #28]
 8006a5e:	4654      	mov	r4, sl
 8006a60:	2000      	movs	r0, #0
 8006a62:	f04f 0c0a 	mov.w	ip, #10
 8006a66:	4621      	mov	r1, r4
 8006a68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a6c:	3b30      	subs	r3, #48	; 0x30
 8006a6e:	2b09      	cmp	r3, #9
 8006a70:	d94e      	bls.n	8006b10 <_vfiprintf_r+0x1c4>
 8006a72:	b1b0      	cbz	r0, 8006aa2 <_vfiprintf_r+0x156>
 8006a74:	9207      	str	r2, [sp, #28]
 8006a76:	e014      	b.n	8006aa2 <_vfiprintf_r+0x156>
 8006a78:	eba0 0308 	sub.w	r3, r0, r8
 8006a7c:	fa09 f303 	lsl.w	r3, r9, r3
 8006a80:	4313      	orrs	r3, r2
 8006a82:	9304      	str	r3, [sp, #16]
 8006a84:	46a2      	mov	sl, r4
 8006a86:	e7d2      	b.n	8006a2e <_vfiprintf_r+0xe2>
 8006a88:	9b03      	ldr	r3, [sp, #12]
 8006a8a:	1d19      	adds	r1, r3, #4
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	9103      	str	r1, [sp, #12]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	bfbb      	ittet	lt
 8006a94:	425b      	neglt	r3, r3
 8006a96:	f042 0202 	orrlt.w	r2, r2, #2
 8006a9a:	9307      	strge	r3, [sp, #28]
 8006a9c:	9307      	strlt	r3, [sp, #28]
 8006a9e:	bfb8      	it	lt
 8006aa0:	9204      	strlt	r2, [sp, #16]
 8006aa2:	7823      	ldrb	r3, [r4, #0]
 8006aa4:	2b2e      	cmp	r3, #46	; 0x2e
 8006aa6:	d10c      	bne.n	8006ac2 <_vfiprintf_r+0x176>
 8006aa8:	7863      	ldrb	r3, [r4, #1]
 8006aaa:	2b2a      	cmp	r3, #42	; 0x2a
 8006aac:	d135      	bne.n	8006b1a <_vfiprintf_r+0x1ce>
 8006aae:	9b03      	ldr	r3, [sp, #12]
 8006ab0:	1d1a      	adds	r2, r3, #4
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	9203      	str	r2, [sp, #12]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	bfb8      	it	lt
 8006aba:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006abe:	3402      	adds	r4, #2
 8006ac0:	9305      	str	r3, [sp, #20]
 8006ac2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006ba8 <_vfiprintf_r+0x25c>
 8006ac6:	7821      	ldrb	r1, [r4, #0]
 8006ac8:	2203      	movs	r2, #3
 8006aca:	4650      	mov	r0, sl
 8006acc:	f7f9 fba0 	bl	8000210 <memchr>
 8006ad0:	b140      	cbz	r0, 8006ae4 <_vfiprintf_r+0x198>
 8006ad2:	2340      	movs	r3, #64	; 0x40
 8006ad4:	eba0 000a 	sub.w	r0, r0, sl
 8006ad8:	fa03 f000 	lsl.w	r0, r3, r0
 8006adc:	9b04      	ldr	r3, [sp, #16]
 8006ade:	4303      	orrs	r3, r0
 8006ae0:	3401      	adds	r4, #1
 8006ae2:	9304      	str	r3, [sp, #16]
 8006ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ae8:	482c      	ldr	r0, [pc, #176]	; (8006b9c <_vfiprintf_r+0x250>)
 8006aea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006aee:	2206      	movs	r2, #6
 8006af0:	f7f9 fb8e 	bl	8000210 <memchr>
 8006af4:	2800      	cmp	r0, #0
 8006af6:	d03f      	beq.n	8006b78 <_vfiprintf_r+0x22c>
 8006af8:	4b29      	ldr	r3, [pc, #164]	; (8006ba0 <_vfiprintf_r+0x254>)
 8006afa:	bb1b      	cbnz	r3, 8006b44 <_vfiprintf_r+0x1f8>
 8006afc:	9b03      	ldr	r3, [sp, #12]
 8006afe:	3307      	adds	r3, #7
 8006b00:	f023 0307 	bic.w	r3, r3, #7
 8006b04:	3308      	adds	r3, #8
 8006b06:	9303      	str	r3, [sp, #12]
 8006b08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b0a:	443b      	add	r3, r7
 8006b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8006b0e:	e767      	b.n	80069e0 <_vfiprintf_r+0x94>
 8006b10:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b14:	460c      	mov	r4, r1
 8006b16:	2001      	movs	r0, #1
 8006b18:	e7a5      	b.n	8006a66 <_vfiprintf_r+0x11a>
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	3401      	adds	r4, #1
 8006b1e:	9305      	str	r3, [sp, #20]
 8006b20:	4619      	mov	r1, r3
 8006b22:	f04f 0c0a 	mov.w	ip, #10
 8006b26:	4620      	mov	r0, r4
 8006b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b2c:	3a30      	subs	r2, #48	; 0x30
 8006b2e:	2a09      	cmp	r2, #9
 8006b30:	d903      	bls.n	8006b3a <_vfiprintf_r+0x1ee>
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d0c5      	beq.n	8006ac2 <_vfiprintf_r+0x176>
 8006b36:	9105      	str	r1, [sp, #20]
 8006b38:	e7c3      	b.n	8006ac2 <_vfiprintf_r+0x176>
 8006b3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b3e:	4604      	mov	r4, r0
 8006b40:	2301      	movs	r3, #1
 8006b42:	e7f0      	b.n	8006b26 <_vfiprintf_r+0x1da>
 8006b44:	ab03      	add	r3, sp, #12
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	462a      	mov	r2, r5
 8006b4a:	4b16      	ldr	r3, [pc, #88]	; (8006ba4 <_vfiprintf_r+0x258>)
 8006b4c:	a904      	add	r1, sp, #16
 8006b4e:	4630      	mov	r0, r6
 8006b50:	f000 f8cc 	bl	8006cec <_printf_float>
 8006b54:	4607      	mov	r7, r0
 8006b56:	1c78      	adds	r0, r7, #1
 8006b58:	d1d6      	bne.n	8006b08 <_vfiprintf_r+0x1bc>
 8006b5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b5c:	07d9      	lsls	r1, r3, #31
 8006b5e:	d405      	bmi.n	8006b6c <_vfiprintf_r+0x220>
 8006b60:	89ab      	ldrh	r3, [r5, #12]
 8006b62:	059a      	lsls	r2, r3, #22
 8006b64:	d402      	bmi.n	8006b6c <_vfiprintf_r+0x220>
 8006b66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b68:	f003 fa7a 	bl	800a060 <__retarget_lock_release_recursive>
 8006b6c:	89ab      	ldrh	r3, [r5, #12]
 8006b6e:	065b      	lsls	r3, r3, #25
 8006b70:	f53f af12 	bmi.w	8006998 <_vfiprintf_r+0x4c>
 8006b74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b76:	e711      	b.n	800699c <_vfiprintf_r+0x50>
 8006b78:	ab03      	add	r3, sp, #12
 8006b7a:	9300      	str	r3, [sp, #0]
 8006b7c:	462a      	mov	r2, r5
 8006b7e:	4b09      	ldr	r3, [pc, #36]	; (8006ba4 <_vfiprintf_r+0x258>)
 8006b80:	a904      	add	r1, sp, #16
 8006b82:	4630      	mov	r0, r6
 8006b84:	f000 fb56 	bl	8007234 <_printf_i>
 8006b88:	e7e4      	b.n	8006b54 <_vfiprintf_r+0x208>
 8006b8a:	bf00      	nop
 8006b8c:	0800bac8 	.word	0x0800bac8
 8006b90:	0800bae8 	.word	0x0800bae8
 8006b94:	0800baa8 	.word	0x0800baa8
 8006b98:	0800b874 	.word	0x0800b874
 8006b9c:	0800b87e 	.word	0x0800b87e
 8006ba0:	08006ced 	.word	0x08006ced
 8006ba4:	08006927 	.word	0x08006927
 8006ba8:	0800b87a 	.word	0x0800b87a

08006bac <__cvt>:
 8006bac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bb0:	ec55 4b10 	vmov	r4, r5, d0
 8006bb4:	2d00      	cmp	r5, #0
 8006bb6:	460e      	mov	r6, r1
 8006bb8:	4619      	mov	r1, r3
 8006bba:	462b      	mov	r3, r5
 8006bbc:	bfbb      	ittet	lt
 8006bbe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006bc2:	461d      	movlt	r5, r3
 8006bc4:	2300      	movge	r3, #0
 8006bc6:	232d      	movlt	r3, #45	; 0x2d
 8006bc8:	700b      	strb	r3, [r1, #0]
 8006bca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bcc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006bd0:	4691      	mov	r9, r2
 8006bd2:	f023 0820 	bic.w	r8, r3, #32
 8006bd6:	bfbc      	itt	lt
 8006bd8:	4622      	movlt	r2, r4
 8006bda:	4614      	movlt	r4, r2
 8006bdc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006be0:	d005      	beq.n	8006bee <__cvt+0x42>
 8006be2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006be6:	d100      	bne.n	8006bea <__cvt+0x3e>
 8006be8:	3601      	adds	r6, #1
 8006bea:	2102      	movs	r1, #2
 8006bec:	e000      	b.n	8006bf0 <__cvt+0x44>
 8006bee:	2103      	movs	r1, #3
 8006bf0:	ab03      	add	r3, sp, #12
 8006bf2:	9301      	str	r3, [sp, #4]
 8006bf4:	ab02      	add	r3, sp, #8
 8006bf6:	9300      	str	r3, [sp, #0]
 8006bf8:	ec45 4b10 	vmov	d0, r4, r5
 8006bfc:	4653      	mov	r3, sl
 8006bfe:	4632      	mov	r2, r6
 8006c00:	f001 ff16 	bl	8008a30 <_dtoa_r>
 8006c04:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006c08:	4607      	mov	r7, r0
 8006c0a:	d102      	bne.n	8006c12 <__cvt+0x66>
 8006c0c:	f019 0f01 	tst.w	r9, #1
 8006c10:	d022      	beq.n	8006c58 <__cvt+0xac>
 8006c12:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c16:	eb07 0906 	add.w	r9, r7, r6
 8006c1a:	d110      	bne.n	8006c3e <__cvt+0x92>
 8006c1c:	783b      	ldrb	r3, [r7, #0]
 8006c1e:	2b30      	cmp	r3, #48	; 0x30
 8006c20:	d10a      	bne.n	8006c38 <__cvt+0x8c>
 8006c22:	2200      	movs	r2, #0
 8006c24:	2300      	movs	r3, #0
 8006c26:	4620      	mov	r0, r4
 8006c28:	4629      	mov	r1, r5
 8006c2a:	f7f9 ff65 	bl	8000af8 <__aeabi_dcmpeq>
 8006c2e:	b918      	cbnz	r0, 8006c38 <__cvt+0x8c>
 8006c30:	f1c6 0601 	rsb	r6, r6, #1
 8006c34:	f8ca 6000 	str.w	r6, [sl]
 8006c38:	f8da 3000 	ldr.w	r3, [sl]
 8006c3c:	4499      	add	r9, r3
 8006c3e:	2200      	movs	r2, #0
 8006c40:	2300      	movs	r3, #0
 8006c42:	4620      	mov	r0, r4
 8006c44:	4629      	mov	r1, r5
 8006c46:	f7f9 ff57 	bl	8000af8 <__aeabi_dcmpeq>
 8006c4a:	b108      	cbz	r0, 8006c50 <__cvt+0xa4>
 8006c4c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c50:	2230      	movs	r2, #48	; 0x30
 8006c52:	9b03      	ldr	r3, [sp, #12]
 8006c54:	454b      	cmp	r3, r9
 8006c56:	d307      	bcc.n	8006c68 <__cvt+0xbc>
 8006c58:	9b03      	ldr	r3, [sp, #12]
 8006c5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c5c:	1bdb      	subs	r3, r3, r7
 8006c5e:	4638      	mov	r0, r7
 8006c60:	6013      	str	r3, [r2, #0]
 8006c62:	b004      	add	sp, #16
 8006c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c68:	1c59      	adds	r1, r3, #1
 8006c6a:	9103      	str	r1, [sp, #12]
 8006c6c:	701a      	strb	r2, [r3, #0]
 8006c6e:	e7f0      	b.n	8006c52 <__cvt+0xa6>

08006c70 <__exponent>:
 8006c70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c72:	4603      	mov	r3, r0
 8006c74:	2900      	cmp	r1, #0
 8006c76:	bfb8      	it	lt
 8006c78:	4249      	neglt	r1, r1
 8006c7a:	f803 2b02 	strb.w	r2, [r3], #2
 8006c7e:	bfb4      	ite	lt
 8006c80:	222d      	movlt	r2, #45	; 0x2d
 8006c82:	222b      	movge	r2, #43	; 0x2b
 8006c84:	2909      	cmp	r1, #9
 8006c86:	7042      	strb	r2, [r0, #1]
 8006c88:	dd2a      	ble.n	8006ce0 <__exponent+0x70>
 8006c8a:	f10d 0407 	add.w	r4, sp, #7
 8006c8e:	46a4      	mov	ip, r4
 8006c90:	270a      	movs	r7, #10
 8006c92:	46a6      	mov	lr, r4
 8006c94:	460a      	mov	r2, r1
 8006c96:	fb91 f6f7 	sdiv	r6, r1, r7
 8006c9a:	fb07 1516 	mls	r5, r7, r6, r1
 8006c9e:	3530      	adds	r5, #48	; 0x30
 8006ca0:	2a63      	cmp	r2, #99	; 0x63
 8006ca2:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006ca6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006caa:	4631      	mov	r1, r6
 8006cac:	dcf1      	bgt.n	8006c92 <__exponent+0x22>
 8006cae:	3130      	adds	r1, #48	; 0x30
 8006cb0:	f1ae 0502 	sub.w	r5, lr, #2
 8006cb4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006cb8:	1c44      	adds	r4, r0, #1
 8006cba:	4629      	mov	r1, r5
 8006cbc:	4561      	cmp	r1, ip
 8006cbe:	d30a      	bcc.n	8006cd6 <__exponent+0x66>
 8006cc0:	f10d 0209 	add.w	r2, sp, #9
 8006cc4:	eba2 020e 	sub.w	r2, r2, lr
 8006cc8:	4565      	cmp	r5, ip
 8006cca:	bf88      	it	hi
 8006ccc:	2200      	movhi	r2, #0
 8006cce:	4413      	add	r3, r2
 8006cd0:	1a18      	subs	r0, r3, r0
 8006cd2:	b003      	add	sp, #12
 8006cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cda:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006cde:	e7ed      	b.n	8006cbc <__exponent+0x4c>
 8006ce0:	2330      	movs	r3, #48	; 0x30
 8006ce2:	3130      	adds	r1, #48	; 0x30
 8006ce4:	7083      	strb	r3, [r0, #2]
 8006ce6:	70c1      	strb	r1, [r0, #3]
 8006ce8:	1d03      	adds	r3, r0, #4
 8006cea:	e7f1      	b.n	8006cd0 <__exponent+0x60>

08006cec <_printf_float>:
 8006cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf0:	ed2d 8b02 	vpush	{d8}
 8006cf4:	b08d      	sub	sp, #52	; 0x34
 8006cf6:	460c      	mov	r4, r1
 8006cf8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006cfc:	4616      	mov	r6, r2
 8006cfe:	461f      	mov	r7, r3
 8006d00:	4605      	mov	r5, r0
 8006d02:	f003 f9a7 	bl	800a054 <_localeconv_r>
 8006d06:	f8d0 a000 	ldr.w	sl, [r0]
 8006d0a:	4650      	mov	r0, sl
 8006d0c:	f7f9 fa78 	bl	8000200 <strlen>
 8006d10:	2300      	movs	r3, #0
 8006d12:	930a      	str	r3, [sp, #40]	; 0x28
 8006d14:	6823      	ldr	r3, [r4, #0]
 8006d16:	9305      	str	r3, [sp, #20]
 8006d18:	f8d8 3000 	ldr.w	r3, [r8]
 8006d1c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006d20:	3307      	adds	r3, #7
 8006d22:	f023 0307 	bic.w	r3, r3, #7
 8006d26:	f103 0208 	add.w	r2, r3, #8
 8006d2a:	f8c8 2000 	str.w	r2, [r8]
 8006d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d32:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006d36:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006d3a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d3e:	9307      	str	r3, [sp, #28]
 8006d40:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d44:	ee08 0a10 	vmov	s16, r0
 8006d48:	4b9f      	ldr	r3, [pc, #636]	; (8006fc8 <_printf_float+0x2dc>)
 8006d4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d4e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d52:	f7f9 ff03 	bl	8000b5c <__aeabi_dcmpun>
 8006d56:	bb88      	cbnz	r0, 8006dbc <_printf_float+0xd0>
 8006d58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d5c:	4b9a      	ldr	r3, [pc, #616]	; (8006fc8 <_printf_float+0x2dc>)
 8006d5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d62:	f7f9 fedd 	bl	8000b20 <__aeabi_dcmple>
 8006d66:	bb48      	cbnz	r0, 8006dbc <_printf_float+0xd0>
 8006d68:	2200      	movs	r2, #0
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	4640      	mov	r0, r8
 8006d6e:	4649      	mov	r1, r9
 8006d70:	f7f9 fecc 	bl	8000b0c <__aeabi_dcmplt>
 8006d74:	b110      	cbz	r0, 8006d7c <_printf_float+0x90>
 8006d76:	232d      	movs	r3, #45	; 0x2d
 8006d78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d7c:	4b93      	ldr	r3, [pc, #588]	; (8006fcc <_printf_float+0x2e0>)
 8006d7e:	4894      	ldr	r0, [pc, #592]	; (8006fd0 <_printf_float+0x2e4>)
 8006d80:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006d84:	bf94      	ite	ls
 8006d86:	4698      	movls	r8, r3
 8006d88:	4680      	movhi	r8, r0
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	6123      	str	r3, [r4, #16]
 8006d8e:	9b05      	ldr	r3, [sp, #20]
 8006d90:	f023 0204 	bic.w	r2, r3, #4
 8006d94:	6022      	str	r2, [r4, #0]
 8006d96:	f04f 0900 	mov.w	r9, #0
 8006d9a:	9700      	str	r7, [sp, #0]
 8006d9c:	4633      	mov	r3, r6
 8006d9e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006da0:	4621      	mov	r1, r4
 8006da2:	4628      	mov	r0, r5
 8006da4:	f000 f9d8 	bl	8007158 <_printf_common>
 8006da8:	3001      	adds	r0, #1
 8006daa:	f040 8090 	bne.w	8006ece <_printf_float+0x1e2>
 8006dae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006db2:	b00d      	add	sp, #52	; 0x34
 8006db4:	ecbd 8b02 	vpop	{d8}
 8006db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dbc:	4642      	mov	r2, r8
 8006dbe:	464b      	mov	r3, r9
 8006dc0:	4640      	mov	r0, r8
 8006dc2:	4649      	mov	r1, r9
 8006dc4:	f7f9 feca 	bl	8000b5c <__aeabi_dcmpun>
 8006dc8:	b140      	cbz	r0, 8006ddc <_printf_float+0xf0>
 8006dca:	464b      	mov	r3, r9
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	bfbc      	itt	lt
 8006dd0:	232d      	movlt	r3, #45	; 0x2d
 8006dd2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006dd6:	487f      	ldr	r0, [pc, #508]	; (8006fd4 <_printf_float+0x2e8>)
 8006dd8:	4b7f      	ldr	r3, [pc, #508]	; (8006fd8 <_printf_float+0x2ec>)
 8006dda:	e7d1      	b.n	8006d80 <_printf_float+0x94>
 8006ddc:	6863      	ldr	r3, [r4, #4]
 8006dde:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006de2:	9206      	str	r2, [sp, #24]
 8006de4:	1c5a      	adds	r2, r3, #1
 8006de6:	d13f      	bne.n	8006e68 <_printf_float+0x17c>
 8006de8:	2306      	movs	r3, #6
 8006dea:	6063      	str	r3, [r4, #4]
 8006dec:	9b05      	ldr	r3, [sp, #20]
 8006dee:	6861      	ldr	r1, [r4, #4]
 8006df0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006df4:	2300      	movs	r3, #0
 8006df6:	9303      	str	r3, [sp, #12]
 8006df8:	ab0a      	add	r3, sp, #40	; 0x28
 8006dfa:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006dfe:	ab09      	add	r3, sp, #36	; 0x24
 8006e00:	ec49 8b10 	vmov	d0, r8, r9
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	6022      	str	r2, [r4, #0]
 8006e08:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006e0c:	4628      	mov	r0, r5
 8006e0e:	f7ff fecd 	bl	8006bac <__cvt>
 8006e12:	9b06      	ldr	r3, [sp, #24]
 8006e14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e16:	2b47      	cmp	r3, #71	; 0x47
 8006e18:	4680      	mov	r8, r0
 8006e1a:	d108      	bne.n	8006e2e <_printf_float+0x142>
 8006e1c:	1cc8      	adds	r0, r1, #3
 8006e1e:	db02      	blt.n	8006e26 <_printf_float+0x13a>
 8006e20:	6863      	ldr	r3, [r4, #4]
 8006e22:	4299      	cmp	r1, r3
 8006e24:	dd41      	ble.n	8006eaa <_printf_float+0x1be>
 8006e26:	f1ab 0b02 	sub.w	fp, fp, #2
 8006e2a:	fa5f fb8b 	uxtb.w	fp, fp
 8006e2e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e32:	d820      	bhi.n	8006e76 <_printf_float+0x18a>
 8006e34:	3901      	subs	r1, #1
 8006e36:	465a      	mov	r2, fp
 8006e38:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e3c:	9109      	str	r1, [sp, #36]	; 0x24
 8006e3e:	f7ff ff17 	bl	8006c70 <__exponent>
 8006e42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e44:	1813      	adds	r3, r2, r0
 8006e46:	2a01      	cmp	r2, #1
 8006e48:	4681      	mov	r9, r0
 8006e4a:	6123      	str	r3, [r4, #16]
 8006e4c:	dc02      	bgt.n	8006e54 <_printf_float+0x168>
 8006e4e:	6822      	ldr	r2, [r4, #0]
 8006e50:	07d2      	lsls	r2, r2, #31
 8006e52:	d501      	bpl.n	8006e58 <_printf_float+0x16c>
 8006e54:	3301      	adds	r3, #1
 8006e56:	6123      	str	r3, [r4, #16]
 8006e58:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d09c      	beq.n	8006d9a <_printf_float+0xae>
 8006e60:	232d      	movs	r3, #45	; 0x2d
 8006e62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e66:	e798      	b.n	8006d9a <_printf_float+0xae>
 8006e68:	9a06      	ldr	r2, [sp, #24]
 8006e6a:	2a47      	cmp	r2, #71	; 0x47
 8006e6c:	d1be      	bne.n	8006dec <_printf_float+0x100>
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1bc      	bne.n	8006dec <_printf_float+0x100>
 8006e72:	2301      	movs	r3, #1
 8006e74:	e7b9      	b.n	8006dea <_printf_float+0xfe>
 8006e76:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006e7a:	d118      	bne.n	8006eae <_printf_float+0x1c2>
 8006e7c:	2900      	cmp	r1, #0
 8006e7e:	6863      	ldr	r3, [r4, #4]
 8006e80:	dd0b      	ble.n	8006e9a <_printf_float+0x1ae>
 8006e82:	6121      	str	r1, [r4, #16]
 8006e84:	b913      	cbnz	r3, 8006e8c <_printf_float+0x1a0>
 8006e86:	6822      	ldr	r2, [r4, #0]
 8006e88:	07d0      	lsls	r0, r2, #31
 8006e8a:	d502      	bpl.n	8006e92 <_printf_float+0x1a6>
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	440b      	add	r3, r1
 8006e90:	6123      	str	r3, [r4, #16]
 8006e92:	65a1      	str	r1, [r4, #88]	; 0x58
 8006e94:	f04f 0900 	mov.w	r9, #0
 8006e98:	e7de      	b.n	8006e58 <_printf_float+0x16c>
 8006e9a:	b913      	cbnz	r3, 8006ea2 <_printf_float+0x1b6>
 8006e9c:	6822      	ldr	r2, [r4, #0]
 8006e9e:	07d2      	lsls	r2, r2, #31
 8006ea0:	d501      	bpl.n	8006ea6 <_printf_float+0x1ba>
 8006ea2:	3302      	adds	r3, #2
 8006ea4:	e7f4      	b.n	8006e90 <_printf_float+0x1a4>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e7f2      	b.n	8006e90 <_printf_float+0x1a4>
 8006eaa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eb0:	4299      	cmp	r1, r3
 8006eb2:	db05      	blt.n	8006ec0 <_printf_float+0x1d4>
 8006eb4:	6823      	ldr	r3, [r4, #0]
 8006eb6:	6121      	str	r1, [r4, #16]
 8006eb8:	07d8      	lsls	r0, r3, #31
 8006eba:	d5ea      	bpl.n	8006e92 <_printf_float+0x1a6>
 8006ebc:	1c4b      	adds	r3, r1, #1
 8006ebe:	e7e7      	b.n	8006e90 <_printf_float+0x1a4>
 8006ec0:	2900      	cmp	r1, #0
 8006ec2:	bfd4      	ite	le
 8006ec4:	f1c1 0202 	rsble	r2, r1, #2
 8006ec8:	2201      	movgt	r2, #1
 8006eca:	4413      	add	r3, r2
 8006ecc:	e7e0      	b.n	8006e90 <_printf_float+0x1a4>
 8006ece:	6823      	ldr	r3, [r4, #0]
 8006ed0:	055a      	lsls	r2, r3, #21
 8006ed2:	d407      	bmi.n	8006ee4 <_printf_float+0x1f8>
 8006ed4:	6923      	ldr	r3, [r4, #16]
 8006ed6:	4642      	mov	r2, r8
 8006ed8:	4631      	mov	r1, r6
 8006eda:	4628      	mov	r0, r5
 8006edc:	47b8      	blx	r7
 8006ede:	3001      	adds	r0, #1
 8006ee0:	d12c      	bne.n	8006f3c <_printf_float+0x250>
 8006ee2:	e764      	b.n	8006dae <_printf_float+0xc2>
 8006ee4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ee8:	f240 80e0 	bls.w	80070ac <_printf_float+0x3c0>
 8006eec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	f7f9 fe00 	bl	8000af8 <__aeabi_dcmpeq>
 8006ef8:	2800      	cmp	r0, #0
 8006efa:	d034      	beq.n	8006f66 <_printf_float+0x27a>
 8006efc:	4a37      	ldr	r2, [pc, #220]	; (8006fdc <_printf_float+0x2f0>)
 8006efe:	2301      	movs	r3, #1
 8006f00:	4631      	mov	r1, r6
 8006f02:	4628      	mov	r0, r5
 8006f04:	47b8      	blx	r7
 8006f06:	3001      	adds	r0, #1
 8006f08:	f43f af51 	beq.w	8006dae <_printf_float+0xc2>
 8006f0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f10:	429a      	cmp	r2, r3
 8006f12:	db02      	blt.n	8006f1a <_printf_float+0x22e>
 8006f14:	6823      	ldr	r3, [r4, #0]
 8006f16:	07d8      	lsls	r0, r3, #31
 8006f18:	d510      	bpl.n	8006f3c <_printf_float+0x250>
 8006f1a:	ee18 3a10 	vmov	r3, s16
 8006f1e:	4652      	mov	r2, sl
 8006f20:	4631      	mov	r1, r6
 8006f22:	4628      	mov	r0, r5
 8006f24:	47b8      	blx	r7
 8006f26:	3001      	adds	r0, #1
 8006f28:	f43f af41 	beq.w	8006dae <_printf_float+0xc2>
 8006f2c:	f04f 0800 	mov.w	r8, #0
 8006f30:	f104 091a 	add.w	r9, r4, #26
 8006f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f36:	3b01      	subs	r3, #1
 8006f38:	4543      	cmp	r3, r8
 8006f3a:	dc09      	bgt.n	8006f50 <_printf_float+0x264>
 8006f3c:	6823      	ldr	r3, [r4, #0]
 8006f3e:	079b      	lsls	r3, r3, #30
 8006f40:	f100 8105 	bmi.w	800714e <_printf_float+0x462>
 8006f44:	68e0      	ldr	r0, [r4, #12]
 8006f46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f48:	4298      	cmp	r0, r3
 8006f4a:	bfb8      	it	lt
 8006f4c:	4618      	movlt	r0, r3
 8006f4e:	e730      	b.n	8006db2 <_printf_float+0xc6>
 8006f50:	2301      	movs	r3, #1
 8006f52:	464a      	mov	r2, r9
 8006f54:	4631      	mov	r1, r6
 8006f56:	4628      	mov	r0, r5
 8006f58:	47b8      	blx	r7
 8006f5a:	3001      	adds	r0, #1
 8006f5c:	f43f af27 	beq.w	8006dae <_printf_float+0xc2>
 8006f60:	f108 0801 	add.w	r8, r8, #1
 8006f64:	e7e6      	b.n	8006f34 <_printf_float+0x248>
 8006f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	dc39      	bgt.n	8006fe0 <_printf_float+0x2f4>
 8006f6c:	4a1b      	ldr	r2, [pc, #108]	; (8006fdc <_printf_float+0x2f0>)
 8006f6e:	2301      	movs	r3, #1
 8006f70:	4631      	mov	r1, r6
 8006f72:	4628      	mov	r0, r5
 8006f74:	47b8      	blx	r7
 8006f76:	3001      	adds	r0, #1
 8006f78:	f43f af19 	beq.w	8006dae <_printf_float+0xc2>
 8006f7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f80:	4313      	orrs	r3, r2
 8006f82:	d102      	bne.n	8006f8a <_printf_float+0x29e>
 8006f84:	6823      	ldr	r3, [r4, #0]
 8006f86:	07d9      	lsls	r1, r3, #31
 8006f88:	d5d8      	bpl.n	8006f3c <_printf_float+0x250>
 8006f8a:	ee18 3a10 	vmov	r3, s16
 8006f8e:	4652      	mov	r2, sl
 8006f90:	4631      	mov	r1, r6
 8006f92:	4628      	mov	r0, r5
 8006f94:	47b8      	blx	r7
 8006f96:	3001      	adds	r0, #1
 8006f98:	f43f af09 	beq.w	8006dae <_printf_float+0xc2>
 8006f9c:	f04f 0900 	mov.w	r9, #0
 8006fa0:	f104 0a1a 	add.w	sl, r4, #26
 8006fa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fa6:	425b      	negs	r3, r3
 8006fa8:	454b      	cmp	r3, r9
 8006faa:	dc01      	bgt.n	8006fb0 <_printf_float+0x2c4>
 8006fac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fae:	e792      	b.n	8006ed6 <_printf_float+0x1ea>
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	4652      	mov	r2, sl
 8006fb4:	4631      	mov	r1, r6
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	47b8      	blx	r7
 8006fba:	3001      	adds	r0, #1
 8006fbc:	f43f aef7 	beq.w	8006dae <_printf_float+0xc2>
 8006fc0:	f109 0901 	add.w	r9, r9, #1
 8006fc4:	e7ee      	b.n	8006fa4 <_printf_float+0x2b8>
 8006fc6:	bf00      	nop
 8006fc8:	7fefffff 	.word	0x7fefffff
 8006fcc:	0800b885 	.word	0x0800b885
 8006fd0:	0800b889 	.word	0x0800b889
 8006fd4:	0800b891 	.word	0x0800b891
 8006fd8:	0800b88d 	.word	0x0800b88d
 8006fdc:	0800b895 	.word	0x0800b895
 8006fe0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fe2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	bfa8      	it	ge
 8006fe8:	461a      	movge	r2, r3
 8006fea:	2a00      	cmp	r2, #0
 8006fec:	4691      	mov	r9, r2
 8006fee:	dc37      	bgt.n	8007060 <_printf_float+0x374>
 8006ff0:	f04f 0b00 	mov.w	fp, #0
 8006ff4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ff8:	f104 021a 	add.w	r2, r4, #26
 8006ffc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ffe:	9305      	str	r3, [sp, #20]
 8007000:	eba3 0309 	sub.w	r3, r3, r9
 8007004:	455b      	cmp	r3, fp
 8007006:	dc33      	bgt.n	8007070 <_printf_float+0x384>
 8007008:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800700c:	429a      	cmp	r2, r3
 800700e:	db3b      	blt.n	8007088 <_printf_float+0x39c>
 8007010:	6823      	ldr	r3, [r4, #0]
 8007012:	07da      	lsls	r2, r3, #31
 8007014:	d438      	bmi.n	8007088 <_printf_float+0x39c>
 8007016:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007018:	9b05      	ldr	r3, [sp, #20]
 800701a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	eba2 0901 	sub.w	r9, r2, r1
 8007022:	4599      	cmp	r9, r3
 8007024:	bfa8      	it	ge
 8007026:	4699      	movge	r9, r3
 8007028:	f1b9 0f00 	cmp.w	r9, #0
 800702c:	dc35      	bgt.n	800709a <_printf_float+0x3ae>
 800702e:	f04f 0800 	mov.w	r8, #0
 8007032:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007036:	f104 0a1a 	add.w	sl, r4, #26
 800703a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800703e:	1a9b      	subs	r3, r3, r2
 8007040:	eba3 0309 	sub.w	r3, r3, r9
 8007044:	4543      	cmp	r3, r8
 8007046:	f77f af79 	ble.w	8006f3c <_printf_float+0x250>
 800704a:	2301      	movs	r3, #1
 800704c:	4652      	mov	r2, sl
 800704e:	4631      	mov	r1, r6
 8007050:	4628      	mov	r0, r5
 8007052:	47b8      	blx	r7
 8007054:	3001      	adds	r0, #1
 8007056:	f43f aeaa 	beq.w	8006dae <_printf_float+0xc2>
 800705a:	f108 0801 	add.w	r8, r8, #1
 800705e:	e7ec      	b.n	800703a <_printf_float+0x34e>
 8007060:	4613      	mov	r3, r2
 8007062:	4631      	mov	r1, r6
 8007064:	4642      	mov	r2, r8
 8007066:	4628      	mov	r0, r5
 8007068:	47b8      	blx	r7
 800706a:	3001      	adds	r0, #1
 800706c:	d1c0      	bne.n	8006ff0 <_printf_float+0x304>
 800706e:	e69e      	b.n	8006dae <_printf_float+0xc2>
 8007070:	2301      	movs	r3, #1
 8007072:	4631      	mov	r1, r6
 8007074:	4628      	mov	r0, r5
 8007076:	9205      	str	r2, [sp, #20]
 8007078:	47b8      	blx	r7
 800707a:	3001      	adds	r0, #1
 800707c:	f43f ae97 	beq.w	8006dae <_printf_float+0xc2>
 8007080:	9a05      	ldr	r2, [sp, #20]
 8007082:	f10b 0b01 	add.w	fp, fp, #1
 8007086:	e7b9      	b.n	8006ffc <_printf_float+0x310>
 8007088:	ee18 3a10 	vmov	r3, s16
 800708c:	4652      	mov	r2, sl
 800708e:	4631      	mov	r1, r6
 8007090:	4628      	mov	r0, r5
 8007092:	47b8      	blx	r7
 8007094:	3001      	adds	r0, #1
 8007096:	d1be      	bne.n	8007016 <_printf_float+0x32a>
 8007098:	e689      	b.n	8006dae <_printf_float+0xc2>
 800709a:	9a05      	ldr	r2, [sp, #20]
 800709c:	464b      	mov	r3, r9
 800709e:	4442      	add	r2, r8
 80070a0:	4631      	mov	r1, r6
 80070a2:	4628      	mov	r0, r5
 80070a4:	47b8      	blx	r7
 80070a6:	3001      	adds	r0, #1
 80070a8:	d1c1      	bne.n	800702e <_printf_float+0x342>
 80070aa:	e680      	b.n	8006dae <_printf_float+0xc2>
 80070ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070ae:	2a01      	cmp	r2, #1
 80070b0:	dc01      	bgt.n	80070b6 <_printf_float+0x3ca>
 80070b2:	07db      	lsls	r3, r3, #31
 80070b4:	d538      	bpl.n	8007128 <_printf_float+0x43c>
 80070b6:	2301      	movs	r3, #1
 80070b8:	4642      	mov	r2, r8
 80070ba:	4631      	mov	r1, r6
 80070bc:	4628      	mov	r0, r5
 80070be:	47b8      	blx	r7
 80070c0:	3001      	adds	r0, #1
 80070c2:	f43f ae74 	beq.w	8006dae <_printf_float+0xc2>
 80070c6:	ee18 3a10 	vmov	r3, s16
 80070ca:	4652      	mov	r2, sl
 80070cc:	4631      	mov	r1, r6
 80070ce:	4628      	mov	r0, r5
 80070d0:	47b8      	blx	r7
 80070d2:	3001      	adds	r0, #1
 80070d4:	f43f ae6b 	beq.w	8006dae <_printf_float+0xc2>
 80070d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80070dc:	2200      	movs	r2, #0
 80070de:	2300      	movs	r3, #0
 80070e0:	f7f9 fd0a 	bl	8000af8 <__aeabi_dcmpeq>
 80070e4:	b9d8      	cbnz	r0, 800711e <_printf_float+0x432>
 80070e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070e8:	f108 0201 	add.w	r2, r8, #1
 80070ec:	3b01      	subs	r3, #1
 80070ee:	4631      	mov	r1, r6
 80070f0:	4628      	mov	r0, r5
 80070f2:	47b8      	blx	r7
 80070f4:	3001      	adds	r0, #1
 80070f6:	d10e      	bne.n	8007116 <_printf_float+0x42a>
 80070f8:	e659      	b.n	8006dae <_printf_float+0xc2>
 80070fa:	2301      	movs	r3, #1
 80070fc:	4652      	mov	r2, sl
 80070fe:	4631      	mov	r1, r6
 8007100:	4628      	mov	r0, r5
 8007102:	47b8      	blx	r7
 8007104:	3001      	adds	r0, #1
 8007106:	f43f ae52 	beq.w	8006dae <_printf_float+0xc2>
 800710a:	f108 0801 	add.w	r8, r8, #1
 800710e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007110:	3b01      	subs	r3, #1
 8007112:	4543      	cmp	r3, r8
 8007114:	dcf1      	bgt.n	80070fa <_printf_float+0x40e>
 8007116:	464b      	mov	r3, r9
 8007118:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800711c:	e6dc      	b.n	8006ed8 <_printf_float+0x1ec>
 800711e:	f04f 0800 	mov.w	r8, #0
 8007122:	f104 0a1a 	add.w	sl, r4, #26
 8007126:	e7f2      	b.n	800710e <_printf_float+0x422>
 8007128:	2301      	movs	r3, #1
 800712a:	4642      	mov	r2, r8
 800712c:	e7df      	b.n	80070ee <_printf_float+0x402>
 800712e:	2301      	movs	r3, #1
 8007130:	464a      	mov	r2, r9
 8007132:	4631      	mov	r1, r6
 8007134:	4628      	mov	r0, r5
 8007136:	47b8      	blx	r7
 8007138:	3001      	adds	r0, #1
 800713a:	f43f ae38 	beq.w	8006dae <_printf_float+0xc2>
 800713e:	f108 0801 	add.w	r8, r8, #1
 8007142:	68e3      	ldr	r3, [r4, #12]
 8007144:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007146:	1a5b      	subs	r3, r3, r1
 8007148:	4543      	cmp	r3, r8
 800714a:	dcf0      	bgt.n	800712e <_printf_float+0x442>
 800714c:	e6fa      	b.n	8006f44 <_printf_float+0x258>
 800714e:	f04f 0800 	mov.w	r8, #0
 8007152:	f104 0919 	add.w	r9, r4, #25
 8007156:	e7f4      	b.n	8007142 <_printf_float+0x456>

08007158 <_printf_common>:
 8007158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800715c:	4616      	mov	r6, r2
 800715e:	4699      	mov	r9, r3
 8007160:	688a      	ldr	r2, [r1, #8]
 8007162:	690b      	ldr	r3, [r1, #16]
 8007164:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007168:	4293      	cmp	r3, r2
 800716a:	bfb8      	it	lt
 800716c:	4613      	movlt	r3, r2
 800716e:	6033      	str	r3, [r6, #0]
 8007170:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007174:	4607      	mov	r7, r0
 8007176:	460c      	mov	r4, r1
 8007178:	b10a      	cbz	r2, 800717e <_printf_common+0x26>
 800717a:	3301      	adds	r3, #1
 800717c:	6033      	str	r3, [r6, #0]
 800717e:	6823      	ldr	r3, [r4, #0]
 8007180:	0699      	lsls	r1, r3, #26
 8007182:	bf42      	ittt	mi
 8007184:	6833      	ldrmi	r3, [r6, #0]
 8007186:	3302      	addmi	r3, #2
 8007188:	6033      	strmi	r3, [r6, #0]
 800718a:	6825      	ldr	r5, [r4, #0]
 800718c:	f015 0506 	ands.w	r5, r5, #6
 8007190:	d106      	bne.n	80071a0 <_printf_common+0x48>
 8007192:	f104 0a19 	add.w	sl, r4, #25
 8007196:	68e3      	ldr	r3, [r4, #12]
 8007198:	6832      	ldr	r2, [r6, #0]
 800719a:	1a9b      	subs	r3, r3, r2
 800719c:	42ab      	cmp	r3, r5
 800719e:	dc26      	bgt.n	80071ee <_printf_common+0x96>
 80071a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071a4:	1e13      	subs	r3, r2, #0
 80071a6:	6822      	ldr	r2, [r4, #0]
 80071a8:	bf18      	it	ne
 80071aa:	2301      	movne	r3, #1
 80071ac:	0692      	lsls	r2, r2, #26
 80071ae:	d42b      	bmi.n	8007208 <_printf_common+0xb0>
 80071b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071b4:	4649      	mov	r1, r9
 80071b6:	4638      	mov	r0, r7
 80071b8:	47c0      	blx	r8
 80071ba:	3001      	adds	r0, #1
 80071bc:	d01e      	beq.n	80071fc <_printf_common+0xa4>
 80071be:	6823      	ldr	r3, [r4, #0]
 80071c0:	68e5      	ldr	r5, [r4, #12]
 80071c2:	6832      	ldr	r2, [r6, #0]
 80071c4:	f003 0306 	and.w	r3, r3, #6
 80071c8:	2b04      	cmp	r3, #4
 80071ca:	bf08      	it	eq
 80071cc:	1aad      	subeq	r5, r5, r2
 80071ce:	68a3      	ldr	r3, [r4, #8]
 80071d0:	6922      	ldr	r2, [r4, #16]
 80071d2:	bf0c      	ite	eq
 80071d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071d8:	2500      	movne	r5, #0
 80071da:	4293      	cmp	r3, r2
 80071dc:	bfc4      	itt	gt
 80071de:	1a9b      	subgt	r3, r3, r2
 80071e0:	18ed      	addgt	r5, r5, r3
 80071e2:	2600      	movs	r6, #0
 80071e4:	341a      	adds	r4, #26
 80071e6:	42b5      	cmp	r5, r6
 80071e8:	d11a      	bne.n	8007220 <_printf_common+0xc8>
 80071ea:	2000      	movs	r0, #0
 80071ec:	e008      	b.n	8007200 <_printf_common+0xa8>
 80071ee:	2301      	movs	r3, #1
 80071f0:	4652      	mov	r2, sl
 80071f2:	4649      	mov	r1, r9
 80071f4:	4638      	mov	r0, r7
 80071f6:	47c0      	blx	r8
 80071f8:	3001      	adds	r0, #1
 80071fa:	d103      	bne.n	8007204 <_printf_common+0xac>
 80071fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007204:	3501      	adds	r5, #1
 8007206:	e7c6      	b.n	8007196 <_printf_common+0x3e>
 8007208:	18e1      	adds	r1, r4, r3
 800720a:	1c5a      	adds	r2, r3, #1
 800720c:	2030      	movs	r0, #48	; 0x30
 800720e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007212:	4422      	add	r2, r4
 8007214:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007218:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800721c:	3302      	adds	r3, #2
 800721e:	e7c7      	b.n	80071b0 <_printf_common+0x58>
 8007220:	2301      	movs	r3, #1
 8007222:	4622      	mov	r2, r4
 8007224:	4649      	mov	r1, r9
 8007226:	4638      	mov	r0, r7
 8007228:	47c0      	blx	r8
 800722a:	3001      	adds	r0, #1
 800722c:	d0e6      	beq.n	80071fc <_printf_common+0xa4>
 800722e:	3601      	adds	r6, #1
 8007230:	e7d9      	b.n	80071e6 <_printf_common+0x8e>
	...

08007234 <_printf_i>:
 8007234:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007238:	460c      	mov	r4, r1
 800723a:	4691      	mov	r9, r2
 800723c:	7e27      	ldrb	r7, [r4, #24]
 800723e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007240:	2f78      	cmp	r7, #120	; 0x78
 8007242:	4680      	mov	r8, r0
 8007244:	469a      	mov	sl, r3
 8007246:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800724a:	d807      	bhi.n	800725c <_printf_i+0x28>
 800724c:	2f62      	cmp	r7, #98	; 0x62
 800724e:	d80a      	bhi.n	8007266 <_printf_i+0x32>
 8007250:	2f00      	cmp	r7, #0
 8007252:	f000 80d8 	beq.w	8007406 <_printf_i+0x1d2>
 8007256:	2f58      	cmp	r7, #88	; 0x58
 8007258:	f000 80a3 	beq.w	80073a2 <_printf_i+0x16e>
 800725c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007260:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007264:	e03a      	b.n	80072dc <_printf_i+0xa8>
 8007266:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800726a:	2b15      	cmp	r3, #21
 800726c:	d8f6      	bhi.n	800725c <_printf_i+0x28>
 800726e:	a001      	add	r0, pc, #4	; (adr r0, 8007274 <_printf_i+0x40>)
 8007270:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007274:	080072cd 	.word	0x080072cd
 8007278:	080072e1 	.word	0x080072e1
 800727c:	0800725d 	.word	0x0800725d
 8007280:	0800725d 	.word	0x0800725d
 8007284:	0800725d 	.word	0x0800725d
 8007288:	0800725d 	.word	0x0800725d
 800728c:	080072e1 	.word	0x080072e1
 8007290:	0800725d 	.word	0x0800725d
 8007294:	0800725d 	.word	0x0800725d
 8007298:	0800725d 	.word	0x0800725d
 800729c:	0800725d 	.word	0x0800725d
 80072a0:	080073ed 	.word	0x080073ed
 80072a4:	08007311 	.word	0x08007311
 80072a8:	080073cf 	.word	0x080073cf
 80072ac:	0800725d 	.word	0x0800725d
 80072b0:	0800725d 	.word	0x0800725d
 80072b4:	0800740f 	.word	0x0800740f
 80072b8:	0800725d 	.word	0x0800725d
 80072bc:	08007311 	.word	0x08007311
 80072c0:	0800725d 	.word	0x0800725d
 80072c4:	0800725d 	.word	0x0800725d
 80072c8:	080073d7 	.word	0x080073d7
 80072cc:	680b      	ldr	r3, [r1, #0]
 80072ce:	1d1a      	adds	r2, r3, #4
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	600a      	str	r2, [r1, #0]
 80072d4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80072d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80072dc:	2301      	movs	r3, #1
 80072de:	e0a3      	b.n	8007428 <_printf_i+0x1f4>
 80072e0:	6825      	ldr	r5, [r4, #0]
 80072e2:	6808      	ldr	r0, [r1, #0]
 80072e4:	062e      	lsls	r6, r5, #24
 80072e6:	f100 0304 	add.w	r3, r0, #4
 80072ea:	d50a      	bpl.n	8007302 <_printf_i+0xce>
 80072ec:	6805      	ldr	r5, [r0, #0]
 80072ee:	600b      	str	r3, [r1, #0]
 80072f0:	2d00      	cmp	r5, #0
 80072f2:	da03      	bge.n	80072fc <_printf_i+0xc8>
 80072f4:	232d      	movs	r3, #45	; 0x2d
 80072f6:	426d      	negs	r5, r5
 80072f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072fc:	485e      	ldr	r0, [pc, #376]	; (8007478 <_printf_i+0x244>)
 80072fe:	230a      	movs	r3, #10
 8007300:	e019      	b.n	8007336 <_printf_i+0x102>
 8007302:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007306:	6805      	ldr	r5, [r0, #0]
 8007308:	600b      	str	r3, [r1, #0]
 800730a:	bf18      	it	ne
 800730c:	b22d      	sxthne	r5, r5
 800730e:	e7ef      	b.n	80072f0 <_printf_i+0xbc>
 8007310:	680b      	ldr	r3, [r1, #0]
 8007312:	6825      	ldr	r5, [r4, #0]
 8007314:	1d18      	adds	r0, r3, #4
 8007316:	6008      	str	r0, [r1, #0]
 8007318:	0628      	lsls	r0, r5, #24
 800731a:	d501      	bpl.n	8007320 <_printf_i+0xec>
 800731c:	681d      	ldr	r5, [r3, #0]
 800731e:	e002      	b.n	8007326 <_printf_i+0xf2>
 8007320:	0669      	lsls	r1, r5, #25
 8007322:	d5fb      	bpl.n	800731c <_printf_i+0xe8>
 8007324:	881d      	ldrh	r5, [r3, #0]
 8007326:	4854      	ldr	r0, [pc, #336]	; (8007478 <_printf_i+0x244>)
 8007328:	2f6f      	cmp	r7, #111	; 0x6f
 800732a:	bf0c      	ite	eq
 800732c:	2308      	moveq	r3, #8
 800732e:	230a      	movne	r3, #10
 8007330:	2100      	movs	r1, #0
 8007332:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007336:	6866      	ldr	r6, [r4, #4]
 8007338:	60a6      	str	r6, [r4, #8]
 800733a:	2e00      	cmp	r6, #0
 800733c:	bfa2      	ittt	ge
 800733e:	6821      	ldrge	r1, [r4, #0]
 8007340:	f021 0104 	bicge.w	r1, r1, #4
 8007344:	6021      	strge	r1, [r4, #0]
 8007346:	b90d      	cbnz	r5, 800734c <_printf_i+0x118>
 8007348:	2e00      	cmp	r6, #0
 800734a:	d04d      	beq.n	80073e8 <_printf_i+0x1b4>
 800734c:	4616      	mov	r6, r2
 800734e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007352:	fb03 5711 	mls	r7, r3, r1, r5
 8007356:	5dc7      	ldrb	r7, [r0, r7]
 8007358:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800735c:	462f      	mov	r7, r5
 800735e:	42bb      	cmp	r3, r7
 8007360:	460d      	mov	r5, r1
 8007362:	d9f4      	bls.n	800734e <_printf_i+0x11a>
 8007364:	2b08      	cmp	r3, #8
 8007366:	d10b      	bne.n	8007380 <_printf_i+0x14c>
 8007368:	6823      	ldr	r3, [r4, #0]
 800736a:	07df      	lsls	r7, r3, #31
 800736c:	d508      	bpl.n	8007380 <_printf_i+0x14c>
 800736e:	6923      	ldr	r3, [r4, #16]
 8007370:	6861      	ldr	r1, [r4, #4]
 8007372:	4299      	cmp	r1, r3
 8007374:	bfde      	ittt	le
 8007376:	2330      	movle	r3, #48	; 0x30
 8007378:	f806 3c01 	strble.w	r3, [r6, #-1]
 800737c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8007380:	1b92      	subs	r2, r2, r6
 8007382:	6122      	str	r2, [r4, #16]
 8007384:	f8cd a000 	str.w	sl, [sp]
 8007388:	464b      	mov	r3, r9
 800738a:	aa03      	add	r2, sp, #12
 800738c:	4621      	mov	r1, r4
 800738e:	4640      	mov	r0, r8
 8007390:	f7ff fee2 	bl	8007158 <_printf_common>
 8007394:	3001      	adds	r0, #1
 8007396:	d14c      	bne.n	8007432 <_printf_i+0x1fe>
 8007398:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800739c:	b004      	add	sp, #16
 800739e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073a2:	4835      	ldr	r0, [pc, #212]	; (8007478 <_printf_i+0x244>)
 80073a4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80073a8:	6823      	ldr	r3, [r4, #0]
 80073aa:	680e      	ldr	r6, [r1, #0]
 80073ac:	061f      	lsls	r7, r3, #24
 80073ae:	f856 5b04 	ldr.w	r5, [r6], #4
 80073b2:	600e      	str	r6, [r1, #0]
 80073b4:	d514      	bpl.n	80073e0 <_printf_i+0x1ac>
 80073b6:	07d9      	lsls	r1, r3, #31
 80073b8:	bf44      	itt	mi
 80073ba:	f043 0320 	orrmi.w	r3, r3, #32
 80073be:	6023      	strmi	r3, [r4, #0]
 80073c0:	b91d      	cbnz	r5, 80073ca <_printf_i+0x196>
 80073c2:	6823      	ldr	r3, [r4, #0]
 80073c4:	f023 0320 	bic.w	r3, r3, #32
 80073c8:	6023      	str	r3, [r4, #0]
 80073ca:	2310      	movs	r3, #16
 80073cc:	e7b0      	b.n	8007330 <_printf_i+0xfc>
 80073ce:	6823      	ldr	r3, [r4, #0]
 80073d0:	f043 0320 	orr.w	r3, r3, #32
 80073d4:	6023      	str	r3, [r4, #0]
 80073d6:	2378      	movs	r3, #120	; 0x78
 80073d8:	4828      	ldr	r0, [pc, #160]	; (800747c <_printf_i+0x248>)
 80073da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073de:	e7e3      	b.n	80073a8 <_printf_i+0x174>
 80073e0:	065e      	lsls	r6, r3, #25
 80073e2:	bf48      	it	mi
 80073e4:	b2ad      	uxthmi	r5, r5
 80073e6:	e7e6      	b.n	80073b6 <_printf_i+0x182>
 80073e8:	4616      	mov	r6, r2
 80073ea:	e7bb      	b.n	8007364 <_printf_i+0x130>
 80073ec:	680b      	ldr	r3, [r1, #0]
 80073ee:	6826      	ldr	r6, [r4, #0]
 80073f0:	6960      	ldr	r0, [r4, #20]
 80073f2:	1d1d      	adds	r5, r3, #4
 80073f4:	600d      	str	r5, [r1, #0]
 80073f6:	0635      	lsls	r5, r6, #24
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	d501      	bpl.n	8007400 <_printf_i+0x1cc>
 80073fc:	6018      	str	r0, [r3, #0]
 80073fe:	e002      	b.n	8007406 <_printf_i+0x1d2>
 8007400:	0671      	lsls	r1, r6, #25
 8007402:	d5fb      	bpl.n	80073fc <_printf_i+0x1c8>
 8007404:	8018      	strh	r0, [r3, #0]
 8007406:	2300      	movs	r3, #0
 8007408:	6123      	str	r3, [r4, #16]
 800740a:	4616      	mov	r6, r2
 800740c:	e7ba      	b.n	8007384 <_printf_i+0x150>
 800740e:	680b      	ldr	r3, [r1, #0]
 8007410:	1d1a      	adds	r2, r3, #4
 8007412:	600a      	str	r2, [r1, #0]
 8007414:	681e      	ldr	r6, [r3, #0]
 8007416:	6862      	ldr	r2, [r4, #4]
 8007418:	2100      	movs	r1, #0
 800741a:	4630      	mov	r0, r6
 800741c:	f7f8 fef8 	bl	8000210 <memchr>
 8007420:	b108      	cbz	r0, 8007426 <_printf_i+0x1f2>
 8007422:	1b80      	subs	r0, r0, r6
 8007424:	6060      	str	r0, [r4, #4]
 8007426:	6863      	ldr	r3, [r4, #4]
 8007428:	6123      	str	r3, [r4, #16]
 800742a:	2300      	movs	r3, #0
 800742c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007430:	e7a8      	b.n	8007384 <_printf_i+0x150>
 8007432:	6923      	ldr	r3, [r4, #16]
 8007434:	4632      	mov	r2, r6
 8007436:	4649      	mov	r1, r9
 8007438:	4640      	mov	r0, r8
 800743a:	47d0      	blx	sl
 800743c:	3001      	adds	r0, #1
 800743e:	d0ab      	beq.n	8007398 <_printf_i+0x164>
 8007440:	6823      	ldr	r3, [r4, #0]
 8007442:	079b      	lsls	r3, r3, #30
 8007444:	d413      	bmi.n	800746e <_printf_i+0x23a>
 8007446:	68e0      	ldr	r0, [r4, #12]
 8007448:	9b03      	ldr	r3, [sp, #12]
 800744a:	4298      	cmp	r0, r3
 800744c:	bfb8      	it	lt
 800744e:	4618      	movlt	r0, r3
 8007450:	e7a4      	b.n	800739c <_printf_i+0x168>
 8007452:	2301      	movs	r3, #1
 8007454:	4632      	mov	r2, r6
 8007456:	4649      	mov	r1, r9
 8007458:	4640      	mov	r0, r8
 800745a:	47d0      	blx	sl
 800745c:	3001      	adds	r0, #1
 800745e:	d09b      	beq.n	8007398 <_printf_i+0x164>
 8007460:	3501      	adds	r5, #1
 8007462:	68e3      	ldr	r3, [r4, #12]
 8007464:	9903      	ldr	r1, [sp, #12]
 8007466:	1a5b      	subs	r3, r3, r1
 8007468:	42ab      	cmp	r3, r5
 800746a:	dcf2      	bgt.n	8007452 <_printf_i+0x21e>
 800746c:	e7eb      	b.n	8007446 <_printf_i+0x212>
 800746e:	2500      	movs	r5, #0
 8007470:	f104 0619 	add.w	r6, r4, #25
 8007474:	e7f5      	b.n	8007462 <_printf_i+0x22e>
 8007476:	bf00      	nop
 8007478:	0800b897 	.word	0x0800b897
 800747c:	0800b8a8 	.word	0x0800b8a8

08007480 <_scanf_float>:
 8007480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007484:	b087      	sub	sp, #28
 8007486:	4617      	mov	r7, r2
 8007488:	9303      	str	r3, [sp, #12]
 800748a:	688b      	ldr	r3, [r1, #8]
 800748c:	1e5a      	subs	r2, r3, #1
 800748e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007492:	bf83      	ittte	hi
 8007494:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007498:	195b      	addhi	r3, r3, r5
 800749a:	9302      	strhi	r3, [sp, #8]
 800749c:	2300      	movls	r3, #0
 800749e:	bf86      	itte	hi
 80074a0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80074a4:	608b      	strhi	r3, [r1, #8]
 80074a6:	9302      	strls	r3, [sp, #8]
 80074a8:	680b      	ldr	r3, [r1, #0]
 80074aa:	468b      	mov	fp, r1
 80074ac:	2500      	movs	r5, #0
 80074ae:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80074b2:	f84b 3b1c 	str.w	r3, [fp], #28
 80074b6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80074ba:	4680      	mov	r8, r0
 80074bc:	460c      	mov	r4, r1
 80074be:	465e      	mov	r6, fp
 80074c0:	46aa      	mov	sl, r5
 80074c2:	46a9      	mov	r9, r5
 80074c4:	9501      	str	r5, [sp, #4]
 80074c6:	68a2      	ldr	r2, [r4, #8]
 80074c8:	b152      	cbz	r2, 80074e0 <_scanf_float+0x60>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	2b4e      	cmp	r3, #78	; 0x4e
 80074d0:	d864      	bhi.n	800759c <_scanf_float+0x11c>
 80074d2:	2b40      	cmp	r3, #64	; 0x40
 80074d4:	d83c      	bhi.n	8007550 <_scanf_float+0xd0>
 80074d6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80074da:	b2c8      	uxtb	r0, r1
 80074dc:	280e      	cmp	r0, #14
 80074de:	d93a      	bls.n	8007556 <_scanf_float+0xd6>
 80074e0:	f1b9 0f00 	cmp.w	r9, #0
 80074e4:	d003      	beq.n	80074ee <_scanf_float+0x6e>
 80074e6:	6823      	ldr	r3, [r4, #0]
 80074e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074ec:	6023      	str	r3, [r4, #0]
 80074ee:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80074f2:	f1ba 0f01 	cmp.w	sl, #1
 80074f6:	f200 8113 	bhi.w	8007720 <_scanf_float+0x2a0>
 80074fa:	455e      	cmp	r6, fp
 80074fc:	f200 8105 	bhi.w	800770a <_scanf_float+0x28a>
 8007500:	2501      	movs	r5, #1
 8007502:	4628      	mov	r0, r5
 8007504:	b007      	add	sp, #28
 8007506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800750a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800750e:	2a0d      	cmp	r2, #13
 8007510:	d8e6      	bhi.n	80074e0 <_scanf_float+0x60>
 8007512:	a101      	add	r1, pc, #4	; (adr r1, 8007518 <_scanf_float+0x98>)
 8007514:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007518:	08007657 	.word	0x08007657
 800751c:	080074e1 	.word	0x080074e1
 8007520:	080074e1 	.word	0x080074e1
 8007524:	080074e1 	.word	0x080074e1
 8007528:	080076b7 	.word	0x080076b7
 800752c:	0800768f 	.word	0x0800768f
 8007530:	080074e1 	.word	0x080074e1
 8007534:	080074e1 	.word	0x080074e1
 8007538:	08007665 	.word	0x08007665
 800753c:	080074e1 	.word	0x080074e1
 8007540:	080074e1 	.word	0x080074e1
 8007544:	080074e1 	.word	0x080074e1
 8007548:	080074e1 	.word	0x080074e1
 800754c:	0800761d 	.word	0x0800761d
 8007550:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007554:	e7db      	b.n	800750e <_scanf_float+0x8e>
 8007556:	290e      	cmp	r1, #14
 8007558:	d8c2      	bhi.n	80074e0 <_scanf_float+0x60>
 800755a:	a001      	add	r0, pc, #4	; (adr r0, 8007560 <_scanf_float+0xe0>)
 800755c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007560:	0800760f 	.word	0x0800760f
 8007564:	080074e1 	.word	0x080074e1
 8007568:	0800760f 	.word	0x0800760f
 800756c:	080076a3 	.word	0x080076a3
 8007570:	080074e1 	.word	0x080074e1
 8007574:	080075bd 	.word	0x080075bd
 8007578:	080075f9 	.word	0x080075f9
 800757c:	080075f9 	.word	0x080075f9
 8007580:	080075f9 	.word	0x080075f9
 8007584:	080075f9 	.word	0x080075f9
 8007588:	080075f9 	.word	0x080075f9
 800758c:	080075f9 	.word	0x080075f9
 8007590:	080075f9 	.word	0x080075f9
 8007594:	080075f9 	.word	0x080075f9
 8007598:	080075f9 	.word	0x080075f9
 800759c:	2b6e      	cmp	r3, #110	; 0x6e
 800759e:	d809      	bhi.n	80075b4 <_scanf_float+0x134>
 80075a0:	2b60      	cmp	r3, #96	; 0x60
 80075a2:	d8b2      	bhi.n	800750a <_scanf_float+0x8a>
 80075a4:	2b54      	cmp	r3, #84	; 0x54
 80075a6:	d077      	beq.n	8007698 <_scanf_float+0x218>
 80075a8:	2b59      	cmp	r3, #89	; 0x59
 80075aa:	d199      	bne.n	80074e0 <_scanf_float+0x60>
 80075ac:	2d07      	cmp	r5, #7
 80075ae:	d197      	bne.n	80074e0 <_scanf_float+0x60>
 80075b0:	2508      	movs	r5, #8
 80075b2:	e029      	b.n	8007608 <_scanf_float+0x188>
 80075b4:	2b74      	cmp	r3, #116	; 0x74
 80075b6:	d06f      	beq.n	8007698 <_scanf_float+0x218>
 80075b8:	2b79      	cmp	r3, #121	; 0x79
 80075ba:	e7f6      	b.n	80075aa <_scanf_float+0x12a>
 80075bc:	6821      	ldr	r1, [r4, #0]
 80075be:	05c8      	lsls	r0, r1, #23
 80075c0:	d51a      	bpl.n	80075f8 <_scanf_float+0x178>
 80075c2:	9b02      	ldr	r3, [sp, #8]
 80075c4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80075c8:	6021      	str	r1, [r4, #0]
 80075ca:	f109 0901 	add.w	r9, r9, #1
 80075ce:	b11b      	cbz	r3, 80075d8 <_scanf_float+0x158>
 80075d0:	3b01      	subs	r3, #1
 80075d2:	3201      	adds	r2, #1
 80075d4:	9302      	str	r3, [sp, #8]
 80075d6:	60a2      	str	r2, [r4, #8]
 80075d8:	68a3      	ldr	r3, [r4, #8]
 80075da:	3b01      	subs	r3, #1
 80075dc:	60a3      	str	r3, [r4, #8]
 80075de:	6923      	ldr	r3, [r4, #16]
 80075e0:	3301      	adds	r3, #1
 80075e2:	6123      	str	r3, [r4, #16]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	3b01      	subs	r3, #1
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	607b      	str	r3, [r7, #4]
 80075ec:	f340 8084 	ble.w	80076f8 <_scanf_float+0x278>
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	3301      	adds	r3, #1
 80075f4:	603b      	str	r3, [r7, #0]
 80075f6:	e766      	b.n	80074c6 <_scanf_float+0x46>
 80075f8:	eb1a 0f05 	cmn.w	sl, r5
 80075fc:	f47f af70 	bne.w	80074e0 <_scanf_float+0x60>
 8007600:	6822      	ldr	r2, [r4, #0]
 8007602:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007606:	6022      	str	r2, [r4, #0]
 8007608:	f806 3b01 	strb.w	r3, [r6], #1
 800760c:	e7e4      	b.n	80075d8 <_scanf_float+0x158>
 800760e:	6822      	ldr	r2, [r4, #0]
 8007610:	0610      	lsls	r0, r2, #24
 8007612:	f57f af65 	bpl.w	80074e0 <_scanf_float+0x60>
 8007616:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800761a:	e7f4      	b.n	8007606 <_scanf_float+0x186>
 800761c:	f1ba 0f00 	cmp.w	sl, #0
 8007620:	d10e      	bne.n	8007640 <_scanf_float+0x1c0>
 8007622:	f1b9 0f00 	cmp.w	r9, #0
 8007626:	d10e      	bne.n	8007646 <_scanf_float+0x1c6>
 8007628:	6822      	ldr	r2, [r4, #0]
 800762a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800762e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007632:	d108      	bne.n	8007646 <_scanf_float+0x1c6>
 8007634:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007638:	6022      	str	r2, [r4, #0]
 800763a:	f04f 0a01 	mov.w	sl, #1
 800763e:	e7e3      	b.n	8007608 <_scanf_float+0x188>
 8007640:	f1ba 0f02 	cmp.w	sl, #2
 8007644:	d055      	beq.n	80076f2 <_scanf_float+0x272>
 8007646:	2d01      	cmp	r5, #1
 8007648:	d002      	beq.n	8007650 <_scanf_float+0x1d0>
 800764a:	2d04      	cmp	r5, #4
 800764c:	f47f af48 	bne.w	80074e0 <_scanf_float+0x60>
 8007650:	3501      	adds	r5, #1
 8007652:	b2ed      	uxtb	r5, r5
 8007654:	e7d8      	b.n	8007608 <_scanf_float+0x188>
 8007656:	f1ba 0f01 	cmp.w	sl, #1
 800765a:	f47f af41 	bne.w	80074e0 <_scanf_float+0x60>
 800765e:	f04f 0a02 	mov.w	sl, #2
 8007662:	e7d1      	b.n	8007608 <_scanf_float+0x188>
 8007664:	b97d      	cbnz	r5, 8007686 <_scanf_float+0x206>
 8007666:	f1b9 0f00 	cmp.w	r9, #0
 800766a:	f47f af3c 	bne.w	80074e6 <_scanf_float+0x66>
 800766e:	6822      	ldr	r2, [r4, #0]
 8007670:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007674:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007678:	f47f af39 	bne.w	80074ee <_scanf_float+0x6e>
 800767c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007680:	6022      	str	r2, [r4, #0]
 8007682:	2501      	movs	r5, #1
 8007684:	e7c0      	b.n	8007608 <_scanf_float+0x188>
 8007686:	2d03      	cmp	r5, #3
 8007688:	d0e2      	beq.n	8007650 <_scanf_float+0x1d0>
 800768a:	2d05      	cmp	r5, #5
 800768c:	e7de      	b.n	800764c <_scanf_float+0x1cc>
 800768e:	2d02      	cmp	r5, #2
 8007690:	f47f af26 	bne.w	80074e0 <_scanf_float+0x60>
 8007694:	2503      	movs	r5, #3
 8007696:	e7b7      	b.n	8007608 <_scanf_float+0x188>
 8007698:	2d06      	cmp	r5, #6
 800769a:	f47f af21 	bne.w	80074e0 <_scanf_float+0x60>
 800769e:	2507      	movs	r5, #7
 80076a0:	e7b2      	b.n	8007608 <_scanf_float+0x188>
 80076a2:	6822      	ldr	r2, [r4, #0]
 80076a4:	0591      	lsls	r1, r2, #22
 80076a6:	f57f af1b 	bpl.w	80074e0 <_scanf_float+0x60>
 80076aa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80076ae:	6022      	str	r2, [r4, #0]
 80076b0:	f8cd 9004 	str.w	r9, [sp, #4]
 80076b4:	e7a8      	b.n	8007608 <_scanf_float+0x188>
 80076b6:	6822      	ldr	r2, [r4, #0]
 80076b8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80076bc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80076c0:	d006      	beq.n	80076d0 <_scanf_float+0x250>
 80076c2:	0550      	lsls	r0, r2, #21
 80076c4:	f57f af0c 	bpl.w	80074e0 <_scanf_float+0x60>
 80076c8:	f1b9 0f00 	cmp.w	r9, #0
 80076cc:	f43f af0f 	beq.w	80074ee <_scanf_float+0x6e>
 80076d0:	0591      	lsls	r1, r2, #22
 80076d2:	bf58      	it	pl
 80076d4:	9901      	ldrpl	r1, [sp, #4]
 80076d6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80076da:	bf58      	it	pl
 80076dc:	eba9 0101 	subpl.w	r1, r9, r1
 80076e0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80076e4:	bf58      	it	pl
 80076e6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80076ea:	6022      	str	r2, [r4, #0]
 80076ec:	f04f 0900 	mov.w	r9, #0
 80076f0:	e78a      	b.n	8007608 <_scanf_float+0x188>
 80076f2:	f04f 0a03 	mov.w	sl, #3
 80076f6:	e787      	b.n	8007608 <_scanf_float+0x188>
 80076f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80076fc:	4639      	mov	r1, r7
 80076fe:	4640      	mov	r0, r8
 8007700:	4798      	blx	r3
 8007702:	2800      	cmp	r0, #0
 8007704:	f43f aedf 	beq.w	80074c6 <_scanf_float+0x46>
 8007708:	e6ea      	b.n	80074e0 <_scanf_float+0x60>
 800770a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800770e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007712:	463a      	mov	r2, r7
 8007714:	4640      	mov	r0, r8
 8007716:	4798      	blx	r3
 8007718:	6923      	ldr	r3, [r4, #16]
 800771a:	3b01      	subs	r3, #1
 800771c:	6123      	str	r3, [r4, #16]
 800771e:	e6ec      	b.n	80074fa <_scanf_float+0x7a>
 8007720:	1e6b      	subs	r3, r5, #1
 8007722:	2b06      	cmp	r3, #6
 8007724:	d825      	bhi.n	8007772 <_scanf_float+0x2f2>
 8007726:	2d02      	cmp	r5, #2
 8007728:	d836      	bhi.n	8007798 <_scanf_float+0x318>
 800772a:	455e      	cmp	r6, fp
 800772c:	f67f aee8 	bls.w	8007500 <_scanf_float+0x80>
 8007730:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007734:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007738:	463a      	mov	r2, r7
 800773a:	4640      	mov	r0, r8
 800773c:	4798      	blx	r3
 800773e:	6923      	ldr	r3, [r4, #16]
 8007740:	3b01      	subs	r3, #1
 8007742:	6123      	str	r3, [r4, #16]
 8007744:	e7f1      	b.n	800772a <_scanf_float+0x2aa>
 8007746:	9802      	ldr	r0, [sp, #8]
 8007748:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800774c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007750:	9002      	str	r0, [sp, #8]
 8007752:	463a      	mov	r2, r7
 8007754:	4640      	mov	r0, r8
 8007756:	4798      	blx	r3
 8007758:	6923      	ldr	r3, [r4, #16]
 800775a:	3b01      	subs	r3, #1
 800775c:	6123      	str	r3, [r4, #16]
 800775e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007762:	fa5f fa8a 	uxtb.w	sl, sl
 8007766:	f1ba 0f02 	cmp.w	sl, #2
 800776a:	d1ec      	bne.n	8007746 <_scanf_float+0x2c6>
 800776c:	3d03      	subs	r5, #3
 800776e:	b2ed      	uxtb	r5, r5
 8007770:	1b76      	subs	r6, r6, r5
 8007772:	6823      	ldr	r3, [r4, #0]
 8007774:	05da      	lsls	r2, r3, #23
 8007776:	d52f      	bpl.n	80077d8 <_scanf_float+0x358>
 8007778:	055b      	lsls	r3, r3, #21
 800777a:	d510      	bpl.n	800779e <_scanf_float+0x31e>
 800777c:	455e      	cmp	r6, fp
 800777e:	f67f aebf 	bls.w	8007500 <_scanf_float+0x80>
 8007782:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007786:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800778a:	463a      	mov	r2, r7
 800778c:	4640      	mov	r0, r8
 800778e:	4798      	blx	r3
 8007790:	6923      	ldr	r3, [r4, #16]
 8007792:	3b01      	subs	r3, #1
 8007794:	6123      	str	r3, [r4, #16]
 8007796:	e7f1      	b.n	800777c <_scanf_float+0x2fc>
 8007798:	46aa      	mov	sl, r5
 800779a:	9602      	str	r6, [sp, #8]
 800779c:	e7df      	b.n	800775e <_scanf_float+0x2de>
 800779e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80077a2:	6923      	ldr	r3, [r4, #16]
 80077a4:	2965      	cmp	r1, #101	; 0x65
 80077a6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80077aa:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 80077ae:	6123      	str	r3, [r4, #16]
 80077b0:	d00c      	beq.n	80077cc <_scanf_float+0x34c>
 80077b2:	2945      	cmp	r1, #69	; 0x45
 80077b4:	d00a      	beq.n	80077cc <_scanf_float+0x34c>
 80077b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077ba:	463a      	mov	r2, r7
 80077bc:	4640      	mov	r0, r8
 80077be:	4798      	blx	r3
 80077c0:	6923      	ldr	r3, [r4, #16]
 80077c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80077c6:	3b01      	subs	r3, #1
 80077c8:	1eb5      	subs	r5, r6, #2
 80077ca:	6123      	str	r3, [r4, #16]
 80077cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077d0:	463a      	mov	r2, r7
 80077d2:	4640      	mov	r0, r8
 80077d4:	4798      	blx	r3
 80077d6:	462e      	mov	r6, r5
 80077d8:	6825      	ldr	r5, [r4, #0]
 80077da:	f015 0510 	ands.w	r5, r5, #16
 80077de:	d158      	bne.n	8007892 <_scanf_float+0x412>
 80077e0:	7035      	strb	r5, [r6, #0]
 80077e2:	6823      	ldr	r3, [r4, #0]
 80077e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80077e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077ec:	d11c      	bne.n	8007828 <_scanf_float+0x3a8>
 80077ee:	9b01      	ldr	r3, [sp, #4]
 80077f0:	454b      	cmp	r3, r9
 80077f2:	eba3 0209 	sub.w	r2, r3, r9
 80077f6:	d124      	bne.n	8007842 <_scanf_float+0x3c2>
 80077f8:	2200      	movs	r2, #0
 80077fa:	4659      	mov	r1, fp
 80077fc:	4640      	mov	r0, r8
 80077fe:	f000 ff39 	bl	8008674 <_strtod_r>
 8007802:	9b03      	ldr	r3, [sp, #12]
 8007804:	6821      	ldr	r1, [r4, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f011 0f02 	tst.w	r1, #2
 800780c:	ec57 6b10 	vmov	r6, r7, d0
 8007810:	f103 0204 	add.w	r2, r3, #4
 8007814:	d020      	beq.n	8007858 <_scanf_float+0x3d8>
 8007816:	9903      	ldr	r1, [sp, #12]
 8007818:	600a      	str	r2, [r1, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	e9c3 6700 	strd	r6, r7, [r3]
 8007820:	68e3      	ldr	r3, [r4, #12]
 8007822:	3301      	adds	r3, #1
 8007824:	60e3      	str	r3, [r4, #12]
 8007826:	e66c      	b.n	8007502 <_scanf_float+0x82>
 8007828:	9b04      	ldr	r3, [sp, #16]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d0e4      	beq.n	80077f8 <_scanf_float+0x378>
 800782e:	9905      	ldr	r1, [sp, #20]
 8007830:	230a      	movs	r3, #10
 8007832:	462a      	mov	r2, r5
 8007834:	3101      	adds	r1, #1
 8007836:	4640      	mov	r0, r8
 8007838:	f000 ffa6 	bl	8008788 <_strtol_r>
 800783c:	9b04      	ldr	r3, [sp, #16]
 800783e:	9e05      	ldr	r6, [sp, #20]
 8007840:	1ac2      	subs	r2, r0, r3
 8007842:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007846:	429e      	cmp	r6, r3
 8007848:	bf28      	it	cs
 800784a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800784e:	4912      	ldr	r1, [pc, #72]	; (8007898 <_scanf_float+0x418>)
 8007850:	4630      	mov	r0, r6
 8007852:	f000 f8c9 	bl	80079e8 <siprintf>
 8007856:	e7cf      	b.n	80077f8 <_scanf_float+0x378>
 8007858:	f011 0f04 	tst.w	r1, #4
 800785c:	9903      	ldr	r1, [sp, #12]
 800785e:	600a      	str	r2, [r1, #0]
 8007860:	d1db      	bne.n	800781a <_scanf_float+0x39a>
 8007862:	f8d3 8000 	ldr.w	r8, [r3]
 8007866:	ee10 2a10 	vmov	r2, s0
 800786a:	ee10 0a10 	vmov	r0, s0
 800786e:	463b      	mov	r3, r7
 8007870:	4639      	mov	r1, r7
 8007872:	f7f9 f973 	bl	8000b5c <__aeabi_dcmpun>
 8007876:	b128      	cbz	r0, 8007884 <_scanf_float+0x404>
 8007878:	4808      	ldr	r0, [pc, #32]	; (800789c <_scanf_float+0x41c>)
 800787a:	f000 f8af 	bl	80079dc <nanf>
 800787e:	ed88 0a00 	vstr	s0, [r8]
 8007882:	e7cd      	b.n	8007820 <_scanf_float+0x3a0>
 8007884:	4630      	mov	r0, r6
 8007886:	4639      	mov	r1, r7
 8007888:	f7f9 f9c6 	bl	8000c18 <__aeabi_d2f>
 800788c:	f8c8 0000 	str.w	r0, [r8]
 8007890:	e7c6      	b.n	8007820 <_scanf_float+0x3a0>
 8007892:	2500      	movs	r5, #0
 8007894:	e635      	b.n	8007502 <_scanf_float+0x82>
 8007896:	bf00      	nop
 8007898:	0800b8b9 	.word	0x0800b8b9
 800789c:	0800b86f 	.word	0x0800b86f

080078a0 <iprintf>:
 80078a0:	b40f      	push	{r0, r1, r2, r3}
 80078a2:	4b0a      	ldr	r3, [pc, #40]	; (80078cc <iprintf+0x2c>)
 80078a4:	b513      	push	{r0, r1, r4, lr}
 80078a6:	681c      	ldr	r4, [r3, #0]
 80078a8:	b124      	cbz	r4, 80078b4 <iprintf+0x14>
 80078aa:	69a3      	ldr	r3, [r4, #24]
 80078ac:	b913      	cbnz	r3, 80078b4 <iprintf+0x14>
 80078ae:	4620      	mov	r0, r4
 80078b0:	f001 ffc4 	bl	800983c <__sinit>
 80078b4:	ab05      	add	r3, sp, #20
 80078b6:	9a04      	ldr	r2, [sp, #16]
 80078b8:	68a1      	ldr	r1, [r4, #8]
 80078ba:	9301      	str	r3, [sp, #4]
 80078bc:	4620      	mov	r0, r4
 80078be:	f7ff f845 	bl	800694c <_vfiprintf_r>
 80078c2:	b002      	add	sp, #8
 80078c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078c8:	b004      	add	sp, #16
 80078ca:	4770      	bx	lr
 80078cc:	2000000c 	.word	0x2000000c

080078d0 <_puts_r>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	460e      	mov	r6, r1
 80078d4:	4605      	mov	r5, r0
 80078d6:	b118      	cbz	r0, 80078e0 <_puts_r+0x10>
 80078d8:	6983      	ldr	r3, [r0, #24]
 80078da:	b90b      	cbnz	r3, 80078e0 <_puts_r+0x10>
 80078dc:	f001 ffae 	bl	800983c <__sinit>
 80078e0:	69ab      	ldr	r3, [r5, #24]
 80078e2:	68ac      	ldr	r4, [r5, #8]
 80078e4:	b913      	cbnz	r3, 80078ec <_puts_r+0x1c>
 80078e6:	4628      	mov	r0, r5
 80078e8:	f001 ffa8 	bl	800983c <__sinit>
 80078ec:	4b2c      	ldr	r3, [pc, #176]	; (80079a0 <_puts_r+0xd0>)
 80078ee:	429c      	cmp	r4, r3
 80078f0:	d120      	bne.n	8007934 <_puts_r+0x64>
 80078f2:	686c      	ldr	r4, [r5, #4]
 80078f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078f6:	07db      	lsls	r3, r3, #31
 80078f8:	d405      	bmi.n	8007906 <_puts_r+0x36>
 80078fa:	89a3      	ldrh	r3, [r4, #12]
 80078fc:	0598      	lsls	r0, r3, #22
 80078fe:	d402      	bmi.n	8007906 <_puts_r+0x36>
 8007900:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007902:	f002 fbac 	bl	800a05e <__retarget_lock_acquire_recursive>
 8007906:	89a3      	ldrh	r3, [r4, #12]
 8007908:	0719      	lsls	r1, r3, #28
 800790a:	d51d      	bpl.n	8007948 <_puts_r+0x78>
 800790c:	6923      	ldr	r3, [r4, #16]
 800790e:	b1db      	cbz	r3, 8007948 <_puts_r+0x78>
 8007910:	3e01      	subs	r6, #1
 8007912:	68a3      	ldr	r3, [r4, #8]
 8007914:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007918:	3b01      	subs	r3, #1
 800791a:	60a3      	str	r3, [r4, #8]
 800791c:	bb39      	cbnz	r1, 800796e <_puts_r+0x9e>
 800791e:	2b00      	cmp	r3, #0
 8007920:	da38      	bge.n	8007994 <_puts_r+0xc4>
 8007922:	4622      	mov	r2, r4
 8007924:	210a      	movs	r1, #10
 8007926:	4628      	mov	r0, r5
 8007928:	f000 ff30 	bl	800878c <__swbuf_r>
 800792c:	3001      	adds	r0, #1
 800792e:	d011      	beq.n	8007954 <_puts_r+0x84>
 8007930:	250a      	movs	r5, #10
 8007932:	e011      	b.n	8007958 <_puts_r+0x88>
 8007934:	4b1b      	ldr	r3, [pc, #108]	; (80079a4 <_puts_r+0xd4>)
 8007936:	429c      	cmp	r4, r3
 8007938:	d101      	bne.n	800793e <_puts_r+0x6e>
 800793a:	68ac      	ldr	r4, [r5, #8]
 800793c:	e7da      	b.n	80078f4 <_puts_r+0x24>
 800793e:	4b1a      	ldr	r3, [pc, #104]	; (80079a8 <_puts_r+0xd8>)
 8007940:	429c      	cmp	r4, r3
 8007942:	bf08      	it	eq
 8007944:	68ec      	ldreq	r4, [r5, #12]
 8007946:	e7d5      	b.n	80078f4 <_puts_r+0x24>
 8007948:	4621      	mov	r1, r4
 800794a:	4628      	mov	r0, r5
 800794c:	f000 ff70 	bl	8008830 <__swsetup_r>
 8007950:	2800      	cmp	r0, #0
 8007952:	d0dd      	beq.n	8007910 <_puts_r+0x40>
 8007954:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007958:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800795a:	07da      	lsls	r2, r3, #31
 800795c:	d405      	bmi.n	800796a <_puts_r+0x9a>
 800795e:	89a3      	ldrh	r3, [r4, #12]
 8007960:	059b      	lsls	r3, r3, #22
 8007962:	d402      	bmi.n	800796a <_puts_r+0x9a>
 8007964:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007966:	f002 fb7b 	bl	800a060 <__retarget_lock_release_recursive>
 800796a:	4628      	mov	r0, r5
 800796c:	bd70      	pop	{r4, r5, r6, pc}
 800796e:	2b00      	cmp	r3, #0
 8007970:	da04      	bge.n	800797c <_puts_r+0xac>
 8007972:	69a2      	ldr	r2, [r4, #24]
 8007974:	429a      	cmp	r2, r3
 8007976:	dc06      	bgt.n	8007986 <_puts_r+0xb6>
 8007978:	290a      	cmp	r1, #10
 800797a:	d004      	beq.n	8007986 <_puts_r+0xb6>
 800797c:	6823      	ldr	r3, [r4, #0]
 800797e:	1c5a      	adds	r2, r3, #1
 8007980:	6022      	str	r2, [r4, #0]
 8007982:	7019      	strb	r1, [r3, #0]
 8007984:	e7c5      	b.n	8007912 <_puts_r+0x42>
 8007986:	4622      	mov	r2, r4
 8007988:	4628      	mov	r0, r5
 800798a:	f000 feff 	bl	800878c <__swbuf_r>
 800798e:	3001      	adds	r0, #1
 8007990:	d1bf      	bne.n	8007912 <_puts_r+0x42>
 8007992:	e7df      	b.n	8007954 <_puts_r+0x84>
 8007994:	6823      	ldr	r3, [r4, #0]
 8007996:	250a      	movs	r5, #10
 8007998:	1c5a      	adds	r2, r3, #1
 800799a:	6022      	str	r2, [r4, #0]
 800799c:	701d      	strb	r5, [r3, #0]
 800799e:	e7db      	b.n	8007958 <_puts_r+0x88>
 80079a0:	0800bac8 	.word	0x0800bac8
 80079a4:	0800bae8 	.word	0x0800bae8
 80079a8:	0800baa8 	.word	0x0800baa8

080079ac <puts>:
 80079ac:	4b02      	ldr	r3, [pc, #8]	; (80079b8 <puts+0xc>)
 80079ae:	4601      	mov	r1, r0
 80079b0:	6818      	ldr	r0, [r3, #0]
 80079b2:	f7ff bf8d 	b.w	80078d0 <_puts_r>
 80079b6:	bf00      	nop
 80079b8:	2000000c 	.word	0x2000000c

080079bc <_sbrk_r>:
 80079bc:	b538      	push	{r3, r4, r5, lr}
 80079be:	4d06      	ldr	r5, [pc, #24]	; (80079d8 <_sbrk_r+0x1c>)
 80079c0:	2300      	movs	r3, #0
 80079c2:	4604      	mov	r4, r0
 80079c4:	4608      	mov	r0, r1
 80079c6:	602b      	str	r3, [r5, #0]
 80079c8:	f7fb f9ea 	bl	8002da0 <_sbrk>
 80079cc:	1c43      	adds	r3, r0, #1
 80079ce:	d102      	bne.n	80079d6 <_sbrk_r+0x1a>
 80079d0:	682b      	ldr	r3, [r5, #0]
 80079d2:	b103      	cbz	r3, 80079d6 <_sbrk_r+0x1a>
 80079d4:	6023      	str	r3, [r4, #0]
 80079d6:	bd38      	pop	{r3, r4, r5, pc}
 80079d8:	200002f0 	.word	0x200002f0

080079dc <nanf>:
 80079dc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80079e4 <nanf+0x8>
 80079e0:	4770      	bx	lr
 80079e2:	bf00      	nop
 80079e4:	7fc00000 	.word	0x7fc00000

080079e8 <siprintf>:
 80079e8:	b40e      	push	{r1, r2, r3}
 80079ea:	b500      	push	{lr}
 80079ec:	b09c      	sub	sp, #112	; 0x70
 80079ee:	ab1d      	add	r3, sp, #116	; 0x74
 80079f0:	9002      	str	r0, [sp, #8]
 80079f2:	9006      	str	r0, [sp, #24]
 80079f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80079f8:	4809      	ldr	r0, [pc, #36]	; (8007a20 <siprintf+0x38>)
 80079fa:	9107      	str	r1, [sp, #28]
 80079fc:	9104      	str	r1, [sp, #16]
 80079fe:	4909      	ldr	r1, [pc, #36]	; (8007a24 <siprintf+0x3c>)
 8007a00:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a04:	9105      	str	r1, [sp, #20]
 8007a06:	6800      	ldr	r0, [r0, #0]
 8007a08:	9301      	str	r3, [sp, #4]
 8007a0a:	a902      	add	r1, sp, #8
 8007a0c:	f003 f920 	bl	800ac50 <_svfiprintf_r>
 8007a10:	9b02      	ldr	r3, [sp, #8]
 8007a12:	2200      	movs	r2, #0
 8007a14:	701a      	strb	r2, [r3, #0]
 8007a16:	b01c      	add	sp, #112	; 0x70
 8007a18:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a1c:	b003      	add	sp, #12
 8007a1e:	4770      	bx	lr
 8007a20:	2000000c 	.word	0x2000000c
 8007a24:	ffff0208 	.word	0xffff0208

08007a28 <sulp>:
 8007a28:	b570      	push	{r4, r5, r6, lr}
 8007a2a:	4604      	mov	r4, r0
 8007a2c:	460d      	mov	r5, r1
 8007a2e:	ec45 4b10 	vmov	d0, r4, r5
 8007a32:	4616      	mov	r6, r2
 8007a34:	f002 ff2c 	bl	800a890 <__ulp>
 8007a38:	ec51 0b10 	vmov	r0, r1, d0
 8007a3c:	b17e      	cbz	r6, 8007a5e <sulp+0x36>
 8007a3e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007a42:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	dd09      	ble.n	8007a5e <sulp+0x36>
 8007a4a:	051b      	lsls	r3, r3, #20
 8007a4c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007a50:	2400      	movs	r4, #0
 8007a52:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007a56:	4622      	mov	r2, r4
 8007a58:	462b      	mov	r3, r5
 8007a5a:	f7f8 fde5 	bl	8000628 <__aeabi_dmul>
 8007a5e:	bd70      	pop	{r4, r5, r6, pc}

08007a60 <_strtod_l>:
 8007a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a64:	b0a3      	sub	sp, #140	; 0x8c
 8007a66:	461f      	mov	r7, r3
 8007a68:	2300      	movs	r3, #0
 8007a6a:	931e      	str	r3, [sp, #120]	; 0x78
 8007a6c:	4ba4      	ldr	r3, [pc, #656]	; (8007d00 <_strtod_l+0x2a0>)
 8007a6e:	9219      	str	r2, [sp, #100]	; 0x64
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	9307      	str	r3, [sp, #28]
 8007a74:	4604      	mov	r4, r0
 8007a76:	4618      	mov	r0, r3
 8007a78:	4688      	mov	r8, r1
 8007a7a:	f7f8 fbc1 	bl	8000200 <strlen>
 8007a7e:	f04f 0a00 	mov.w	sl, #0
 8007a82:	4605      	mov	r5, r0
 8007a84:	f04f 0b00 	mov.w	fp, #0
 8007a88:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007a8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007a8e:	781a      	ldrb	r2, [r3, #0]
 8007a90:	2a2b      	cmp	r2, #43	; 0x2b
 8007a92:	d04c      	beq.n	8007b2e <_strtod_l+0xce>
 8007a94:	d839      	bhi.n	8007b0a <_strtod_l+0xaa>
 8007a96:	2a0d      	cmp	r2, #13
 8007a98:	d832      	bhi.n	8007b00 <_strtod_l+0xa0>
 8007a9a:	2a08      	cmp	r2, #8
 8007a9c:	d832      	bhi.n	8007b04 <_strtod_l+0xa4>
 8007a9e:	2a00      	cmp	r2, #0
 8007aa0:	d03c      	beq.n	8007b1c <_strtod_l+0xbc>
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	930e      	str	r3, [sp, #56]	; 0x38
 8007aa6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007aa8:	7833      	ldrb	r3, [r6, #0]
 8007aaa:	2b30      	cmp	r3, #48	; 0x30
 8007aac:	f040 80b4 	bne.w	8007c18 <_strtod_l+0x1b8>
 8007ab0:	7873      	ldrb	r3, [r6, #1]
 8007ab2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007ab6:	2b58      	cmp	r3, #88	; 0x58
 8007ab8:	d16c      	bne.n	8007b94 <_strtod_l+0x134>
 8007aba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007abc:	9301      	str	r3, [sp, #4]
 8007abe:	ab1e      	add	r3, sp, #120	; 0x78
 8007ac0:	9702      	str	r7, [sp, #8]
 8007ac2:	9300      	str	r3, [sp, #0]
 8007ac4:	4a8f      	ldr	r2, [pc, #572]	; (8007d04 <_strtod_l+0x2a4>)
 8007ac6:	ab1f      	add	r3, sp, #124	; 0x7c
 8007ac8:	a91d      	add	r1, sp, #116	; 0x74
 8007aca:	4620      	mov	r0, r4
 8007acc:	f001 ffba 	bl	8009a44 <__gethex>
 8007ad0:	f010 0707 	ands.w	r7, r0, #7
 8007ad4:	4605      	mov	r5, r0
 8007ad6:	d005      	beq.n	8007ae4 <_strtod_l+0x84>
 8007ad8:	2f06      	cmp	r7, #6
 8007ada:	d12a      	bne.n	8007b32 <_strtod_l+0xd2>
 8007adc:	3601      	adds	r6, #1
 8007ade:	2300      	movs	r3, #0
 8007ae0:	961d      	str	r6, [sp, #116]	; 0x74
 8007ae2:	930e      	str	r3, [sp, #56]	; 0x38
 8007ae4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	f040 8596 	bne.w	8008618 <_strtod_l+0xbb8>
 8007aec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007aee:	b1db      	cbz	r3, 8007b28 <_strtod_l+0xc8>
 8007af0:	4652      	mov	r2, sl
 8007af2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007af6:	ec43 2b10 	vmov	d0, r2, r3
 8007afa:	b023      	add	sp, #140	; 0x8c
 8007afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b00:	2a20      	cmp	r2, #32
 8007b02:	d1ce      	bne.n	8007aa2 <_strtod_l+0x42>
 8007b04:	3301      	adds	r3, #1
 8007b06:	931d      	str	r3, [sp, #116]	; 0x74
 8007b08:	e7c0      	b.n	8007a8c <_strtod_l+0x2c>
 8007b0a:	2a2d      	cmp	r2, #45	; 0x2d
 8007b0c:	d1c9      	bne.n	8007aa2 <_strtod_l+0x42>
 8007b0e:	2201      	movs	r2, #1
 8007b10:	920e      	str	r2, [sp, #56]	; 0x38
 8007b12:	1c5a      	adds	r2, r3, #1
 8007b14:	921d      	str	r2, [sp, #116]	; 0x74
 8007b16:	785b      	ldrb	r3, [r3, #1]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1c4      	bne.n	8007aa6 <_strtod_l+0x46>
 8007b1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007b1e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f040 8576 	bne.w	8008614 <_strtod_l+0xbb4>
 8007b28:	4652      	mov	r2, sl
 8007b2a:	465b      	mov	r3, fp
 8007b2c:	e7e3      	b.n	8007af6 <_strtod_l+0x96>
 8007b2e:	2200      	movs	r2, #0
 8007b30:	e7ee      	b.n	8007b10 <_strtod_l+0xb0>
 8007b32:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007b34:	b13a      	cbz	r2, 8007b46 <_strtod_l+0xe6>
 8007b36:	2135      	movs	r1, #53	; 0x35
 8007b38:	a820      	add	r0, sp, #128	; 0x80
 8007b3a:	f002 ffb4 	bl	800aaa6 <__copybits>
 8007b3e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007b40:	4620      	mov	r0, r4
 8007b42:	f002 fb79 	bl	800a238 <_Bfree>
 8007b46:	3f01      	subs	r7, #1
 8007b48:	2f05      	cmp	r7, #5
 8007b4a:	d807      	bhi.n	8007b5c <_strtod_l+0xfc>
 8007b4c:	e8df f007 	tbb	[pc, r7]
 8007b50:	1d180b0e 	.word	0x1d180b0e
 8007b54:	030e      	.short	0x030e
 8007b56:	f04f 0b00 	mov.w	fp, #0
 8007b5a:	46da      	mov	sl, fp
 8007b5c:	0728      	lsls	r0, r5, #28
 8007b5e:	d5c1      	bpl.n	8007ae4 <_strtod_l+0x84>
 8007b60:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007b64:	e7be      	b.n	8007ae4 <_strtod_l+0x84>
 8007b66:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8007b6a:	e7f7      	b.n	8007b5c <_strtod_l+0xfc>
 8007b6c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8007b70:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007b72:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007b76:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007b7a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007b7e:	e7ed      	b.n	8007b5c <_strtod_l+0xfc>
 8007b80:	f8df b184 	ldr.w	fp, [pc, #388]	; 8007d08 <_strtod_l+0x2a8>
 8007b84:	f04f 0a00 	mov.w	sl, #0
 8007b88:	e7e8      	b.n	8007b5c <_strtod_l+0xfc>
 8007b8a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007b8e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007b92:	e7e3      	b.n	8007b5c <_strtod_l+0xfc>
 8007b94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b96:	1c5a      	adds	r2, r3, #1
 8007b98:	921d      	str	r2, [sp, #116]	; 0x74
 8007b9a:	785b      	ldrb	r3, [r3, #1]
 8007b9c:	2b30      	cmp	r3, #48	; 0x30
 8007b9e:	d0f9      	beq.n	8007b94 <_strtod_l+0x134>
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d09f      	beq.n	8007ae4 <_strtod_l+0x84>
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	f04f 0900 	mov.w	r9, #0
 8007baa:	9304      	str	r3, [sp, #16]
 8007bac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007bae:	930a      	str	r3, [sp, #40]	; 0x28
 8007bb0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007bb4:	464f      	mov	r7, r9
 8007bb6:	220a      	movs	r2, #10
 8007bb8:	981d      	ldr	r0, [sp, #116]	; 0x74
 8007bba:	7806      	ldrb	r6, [r0, #0]
 8007bbc:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007bc0:	b2d9      	uxtb	r1, r3
 8007bc2:	2909      	cmp	r1, #9
 8007bc4:	d92a      	bls.n	8007c1c <_strtod_l+0x1bc>
 8007bc6:	9907      	ldr	r1, [sp, #28]
 8007bc8:	462a      	mov	r2, r5
 8007bca:	f003 f9d0 	bl	800af6e <strncmp>
 8007bce:	b398      	cbz	r0, 8007c38 <_strtod_l+0x1d8>
 8007bd0:	2000      	movs	r0, #0
 8007bd2:	4633      	mov	r3, r6
 8007bd4:	463d      	mov	r5, r7
 8007bd6:	9007      	str	r0, [sp, #28]
 8007bd8:	4602      	mov	r2, r0
 8007bda:	2b65      	cmp	r3, #101	; 0x65
 8007bdc:	d001      	beq.n	8007be2 <_strtod_l+0x182>
 8007bde:	2b45      	cmp	r3, #69	; 0x45
 8007be0:	d118      	bne.n	8007c14 <_strtod_l+0x1b4>
 8007be2:	b91d      	cbnz	r5, 8007bec <_strtod_l+0x18c>
 8007be4:	9b04      	ldr	r3, [sp, #16]
 8007be6:	4303      	orrs	r3, r0
 8007be8:	d098      	beq.n	8007b1c <_strtod_l+0xbc>
 8007bea:	2500      	movs	r5, #0
 8007bec:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8007bf0:	f108 0301 	add.w	r3, r8, #1
 8007bf4:	931d      	str	r3, [sp, #116]	; 0x74
 8007bf6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007bfa:	2b2b      	cmp	r3, #43	; 0x2b
 8007bfc:	d075      	beq.n	8007cea <_strtod_l+0x28a>
 8007bfe:	2b2d      	cmp	r3, #45	; 0x2d
 8007c00:	d07b      	beq.n	8007cfa <_strtod_l+0x29a>
 8007c02:	f04f 0c00 	mov.w	ip, #0
 8007c06:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007c0a:	2909      	cmp	r1, #9
 8007c0c:	f240 8082 	bls.w	8007d14 <_strtod_l+0x2b4>
 8007c10:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007c14:	2600      	movs	r6, #0
 8007c16:	e09d      	b.n	8007d54 <_strtod_l+0x2f4>
 8007c18:	2300      	movs	r3, #0
 8007c1a:	e7c4      	b.n	8007ba6 <_strtod_l+0x146>
 8007c1c:	2f08      	cmp	r7, #8
 8007c1e:	bfd8      	it	le
 8007c20:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007c22:	f100 0001 	add.w	r0, r0, #1
 8007c26:	bfda      	itte	le
 8007c28:	fb02 3301 	mlale	r3, r2, r1, r3
 8007c2c:	9309      	strle	r3, [sp, #36]	; 0x24
 8007c2e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007c32:	3701      	adds	r7, #1
 8007c34:	901d      	str	r0, [sp, #116]	; 0x74
 8007c36:	e7bf      	b.n	8007bb8 <_strtod_l+0x158>
 8007c38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c3a:	195a      	adds	r2, r3, r5
 8007c3c:	921d      	str	r2, [sp, #116]	; 0x74
 8007c3e:	5d5b      	ldrb	r3, [r3, r5]
 8007c40:	2f00      	cmp	r7, #0
 8007c42:	d037      	beq.n	8007cb4 <_strtod_l+0x254>
 8007c44:	9007      	str	r0, [sp, #28]
 8007c46:	463d      	mov	r5, r7
 8007c48:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007c4c:	2a09      	cmp	r2, #9
 8007c4e:	d912      	bls.n	8007c76 <_strtod_l+0x216>
 8007c50:	2201      	movs	r2, #1
 8007c52:	e7c2      	b.n	8007bda <_strtod_l+0x17a>
 8007c54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c56:	1c5a      	adds	r2, r3, #1
 8007c58:	921d      	str	r2, [sp, #116]	; 0x74
 8007c5a:	785b      	ldrb	r3, [r3, #1]
 8007c5c:	3001      	adds	r0, #1
 8007c5e:	2b30      	cmp	r3, #48	; 0x30
 8007c60:	d0f8      	beq.n	8007c54 <_strtod_l+0x1f4>
 8007c62:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007c66:	2a08      	cmp	r2, #8
 8007c68:	f200 84db 	bhi.w	8008622 <_strtod_l+0xbc2>
 8007c6c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007c6e:	9007      	str	r0, [sp, #28]
 8007c70:	2000      	movs	r0, #0
 8007c72:	920a      	str	r2, [sp, #40]	; 0x28
 8007c74:	4605      	mov	r5, r0
 8007c76:	3b30      	subs	r3, #48	; 0x30
 8007c78:	f100 0201 	add.w	r2, r0, #1
 8007c7c:	d014      	beq.n	8007ca8 <_strtod_l+0x248>
 8007c7e:	9907      	ldr	r1, [sp, #28]
 8007c80:	4411      	add	r1, r2
 8007c82:	9107      	str	r1, [sp, #28]
 8007c84:	462a      	mov	r2, r5
 8007c86:	eb00 0e05 	add.w	lr, r0, r5
 8007c8a:	210a      	movs	r1, #10
 8007c8c:	4572      	cmp	r2, lr
 8007c8e:	d113      	bne.n	8007cb8 <_strtod_l+0x258>
 8007c90:	182a      	adds	r2, r5, r0
 8007c92:	2a08      	cmp	r2, #8
 8007c94:	f105 0501 	add.w	r5, r5, #1
 8007c98:	4405      	add	r5, r0
 8007c9a:	dc1c      	bgt.n	8007cd6 <_strtod_l+0x276>
 8007c9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c9e:	220a      	movs	r2, #10
 8007ca0:	fb02 3301 	mla	r3, r2, r1, r3
 8007ca4:	9309      	str	r3, [sp, #36]	; 0x24
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007caa:	1c59      	adds	r1, r3, #1
 8007cac:	911d      	str	r1, [sp, #116]	; 0x74
 8007cae:	785b      	ldrb	r3, [r3, #1]
 8007cb0:	4610      	mov	r0, r2
 8007cb2:	e7c9      	b.n	8007c48 <_strtod_l+0x1e8>
 8007cb4:	4638      	mov	r0, r7
 8007cb6:	e7d2      	b.n	8007c5e <_strtod_l+0x1fe>
 8007cb8:	2a08      	cmp	r2, #8
 8007cba:	dc04      	bgt.n	8007cc6 <_strtod_l+0x266>
 8007cbc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007cbe:	434e      	muls	r6, r1
 8007cc0:	9609      	str	r6, [sp, #36]	; 0x24
 8007cc2:	3201      	adds	r2, #1
 8007cc4:	e7e2      	b.n	8007c8c <_strtod_l+0x22c>
 8007cc6:	f102 0c01 	add.w	ip, r2, #1
 8007cca:	f1bc 0f10 	cmp.w	ip, #16
 8007cce:	bfd8      	it	le
 8007cd0:	fb01 f909 	mulle.w	r9, r1, r9
 8007cd4:	e7f5      	b.n	8007cc2 <_strtod_l+0x262>
 8007cd6:	2d10      	cmp	r5, #16
 8007cd8:	bfdc      	itt	le
 8007cda:	220a      	movle	r2, #10
 8007cdc:	fb02 3909 	mlale	r9, r2, r9, r3
 8007ce0:	e7e1      	b.n	8007ca6 <_strtod_l+0x246>
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	9307      	str	r3, [sp, #28]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	e77c      	b.n	8007be4 <_strtod_l+0x184>
 8007cea:	f04f 0c00 	mov.w	ip, #0
 8007cee:	f108 0302 	add.w	r3, r8, #2
 8007cf2:	931d      	str	r3, [sp, #116]	; 0x74
 8007cf4:	f898 3002 	ldrb.w	r3, [r8, #2]
 8007cf8:	e785      	b.n	8007c06 <_strtod_l+0x1a6>
 8007cfa:	f04f 0c01 	mov.w	ip, #1
 8007cfe:	e7f6      	b.n	8007cee <_strtod_l+0x28e>
 8007d00:	0800bb74 	.word	0x0800bb74
 8007d04:	0800b8c0 	.word	0x0800b8c0
 8007d08:	7ff00000 	.word	0x7ff00000
 8007d0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007d0e:	1c59      	adds	r1, r3, #1
 8007d10:	911d      	str	r1, [sp, #116]	; 0x74
 8007d12:	785b      	ldrb	r3, [r3, #1]
 8007d14:	2b30      	cmp	r3, #48	; 0x30
 8007d16:	d0f9      	beq.n	8007d0c <_strtod_l+0x2ac>
 8007d18:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8007d1c:	2908      	cmp	r1, #8
 8007d1e:	f63f af79 	bhi.w	8007c14 <_strtod_l+0x1b4>
 8007d22:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007d26:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007d28:	9308      	str	r3, [sp, #32]
 8007d2a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007d2c:	1c59      	adds	r1, r3, #1
 8007d2e:	911d      	str	r1, [sp, #116]	; 0x74
 8007d30:	785b      	ldrb	r3, [r3, #1]
 8007d32:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8007d36:	2e09      	cmp	r6, #9
 8007d38:	d937      	bls.n	8007daa <_strtod_l+0x34a>
 8007d3a:	9e08      	ldr	r6, [sp, #32]
 8007d3c:	1b89      	subs	r1, r1, r6
 8007d3e:	2908      	cmp	r1, #8
 8007d40:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007d44:	dc02      	bgt.n	8007d4c <_strtod_l+0x2ec>
 8007d46:	4576      	cmp	r6, lr
 8007d48:	bfa8      	it	ge
 8007d4a:	4676      	movge	r6, lr
 8007d4c:	f1bc 0f00 	cmp.w	ip, #0
 8007d50:	d000      	beq.n	8007d54 <_strtod_l+0x2f4>
 8007d52:	4276      	negs	r6, r6
 8007d54:	2d00      	cmp	r5, #0
 8007d56:	d14f      	bne.n	8007df8 <_strtod_l+0x398>
 8007d58:	9904      	ldr	r1, [sp, #16]
 8007d5a:	4301      	orrs	r1, r0
 8007d5c:	f47f aec2 	bne.w	8007ae4 <_strtod_l+0x84>
 8007d60:	2a00      	cmp	r2, #0
 8007d62:	f47f aedb 	bne.w	8007b1c <_strtod_l+0xbc>
 8007d66:	2b69      	cmp	r3, #105	; 0x69
 8007d68:	d027      	beq.n	8007dba <_strtod_l+0x35a>
 8007d6a:	dc24      	bgt.n	8007db6 <_strtod_l+0x356>
 8007d6c:	2b49      	cmp	r3, #73	; 0x49
 8007d6e:	d024      	beq.n	8007dba <_strtod_l+0x35a>
 8007d70:	2b4e      	cmp	r3, #78	; 0x4e
 8007d72:	f47f aed3 	bne.w	8007b1c <_strtod_l+0xbc>
 8007d76:	499e      	ldr	r1, [pc, #632]	; (8007ff0 <_strtod_l+0x590>)
 8007d78:	a81d      	add	r0, sp, #116	; 0x74
 8007d7a:	f002 f8bb 	bl	8009ef4 <__match>
 8007d7e:	2800      	cmp	r0, #0
 8007d80:	f43f aecc 	beq.w	8007b1c <_strtod_l+0xbc>
 8007d84:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007d86:	781b      	ldrb	r3, [r3, #0]
 8007d88:	2b28      	cmp	r3, #40	; 0x28
 8007d8a:	d12d      	bne.n	8007de8 <_strtod_l+0x388>
 8007d8c:	4999      	ldr	r1, [pc, #612]	; (8007ff4 <_strtod_l+0x594>)
 8007d8e:	aa20      	add	r2, sp, #128	; 0x80
 8007d90:	a81d      	add	r0, sp, #116	; 0x74
 8007d92:	f002 f8c3 	bl	8009f1c <__hexnan>
 8007d96:	2805      	cmp	r0, #5
 8007d98:	d126      	bne.n	8007de8 <_strtod_l+0x388>
 8007d9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d9c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8007da0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007da4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007da8:	e69c      	b.n	8007ae4 <_strtod_l+0x84>
 8007daa:	210a      	movs	r1, #10
 8007dac:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007db0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007db4:	e7b9      	b.n	8007d2a <_strtod_l+0x2ca>
 8007db6:	2b6e      	cmp	r3, #110	; 0x6e
 8007db8:	e7db      	b.n	8007d72 <_strtod_l+0x312>
 8007dba:	498f      	ldr	r1, [pc, #572]	; (8007ff8 <_strtod_l+0x598>)
 8007dbc:	a81d      	add	r0, sp, #116	; 0x74
 8007dbe:	f002 f899 	bl	8009ef4 <__match>
 8007dc2:	2800      	cmp	r0, #0
 8007dc4:	f43f aeaa 	beq.w	8007b1c <_strtod_l+0xbc>
 8007dc8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007dca:	498c      	ldr	r1, [pc, #560]	; (8007ffc <_strtod_l+0x59c>)
 8007dcc:	3b01      	subs	r3, #1
 8007dce:	a81d      	add	r0, sp, #116	; 0x74
 8007dd0:	931d      	str	r3, [sp, #116]	; 0x74
 8007dd2:	f002 f88f 	bl	8009ef4 <__match>
 8007dd6:	b910      	cbnz	r0, 8007dde <_strtod_l+0x37e>
 8007dd8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007dda:	3301      	adds	r3, #1
 8007ddc:	931d      	str	r3, [sp, #116]	; 0x74
 8007dde:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800800c <_strtod_l+0x5ac>
 8007de2:	f04f 0a00 	mov.w	sl, #0
 8007de6:	e67d      	b.n	8007ae4 <_strtod_l+0x84>
 8007de8:	4885      	ldr	r0, [pc, #532]	; (8008000 <_strtod_l+0x5a0>)
 8007dea:	f003 f831 	bl	800ae50 <nan>
 8007dee:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007df2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007df6:	e675      	b.n	8007ae4 <_strtod_l+0x84>
 8007df8:	9b07      	ldr	r3, [sp, #28]
 8007dfa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007dfc:	1af3      	subs	r3, r6, r3
 8007dfe:	2f00      	cmp	r7, #0
 8007e00:	bf08      	it	eq
 8007e02:	462f      	moveq	r7, r5
 8007e04:	2d10      	cmp	r5, #16
 8007e06:	9308      	str	r3, [sp, #32]
 8007e08:	46a8      	mov	r8, r5
 8007e0a:	bfa8      	it	ge
 8007e0c:	f04f 0810 	movge.w	r8, #16
 8007e10:	f7f8 fb90 	bl	8000534 <__aeabi_ui2d>
 8007e14:	2d09      	cmp	r5, #9
 8007e16:	4682      	mov	sl, r0
 8007e18:	468b      	mov	fp, r1
 8007e1a:	dd13      	ble.n	8007e44 <_strtod_l+0x3e4>
 8007e1c:	4b79      	ldr	r3, [pc, #484]	; (8008004 <_strtod_l+0x5a4>)
 8007e1e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007e22:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007e26:	f7f8 fbff 	bl	8000628 <__aeabi_dmul>
 8007e2a:	4682      	mov	sl, r0
 8007e2c:	4648      	mov	r0, r9
 8007e2e:	468b      	mov	fp, r1
 8007e30:	f7f8 fb80 	bl	8000534 <__aeabi_ui2d>
 8007e34:	4602      	mov	r2, r0
 8007e36:	460b      	mov	r3, r1
 8007e38:	4650      	mov	r0, sl
 8007e3a:	4659      	mov	r1, fp
 8007e3c:	f7f8 fa3e 	bl	80002bc <__adddf3>
 8007e40:	4682      	mov	sl, r0
 8007e42:	468b      	mov	fp, r1
 8007e44:	2d0f      	cmp	r5, #15
 8007e46:	dc38      	bgt.n	8007eba <_strtod_l+0x45a>
 8007e48:	9b08      	ldr	r3, [sp, #32]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	f43f ae4a 	beq.w	8007ae4 <_strtod_l+0x84>
 8007e50:	dd24      	ble.n	8007e9c <_strtod_l+0x43c>
 8007e52:	2b16      	cmp	r3, #22
 8007e54:	dc0b      	bgt.n	8007e6e <_strtod_l+0x40e>
 8007e56:	4d6b      	ldr	r5, [pc, #428]	; (8008004 <_strtod_l+0x5a4>)
 8007e58:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007e5c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007e60:	4652      	mov	r2, sl
 8007e62:	465b      	mov	r3, fp
 8007e64:	f7f8 fbe0 	bl	8000628 <__aeabi_dmul>
 8007e68:	4682      	mov	sl, r0
 8007e6a:	468b      	mov	fp, r1
 8007e6c:	e63a      	b.n	8007ae4 <_strtod_l+0x84>
 8007e6e:	9a08      	ldr	r2, [sp, #32]
 8007e70:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007e74:	4293      	cmp	r3, r2
 8007e76:	db20      	blt.n	8007eba <_strtod_l+0x45a>
 8007e78:	4c62      	ldr	r4, [pc, #392]	; (8008004 <_strtod_l+0x5a4>)
 8007e7a:	f1c5 050f 	rsb	r5, r5, #15
 8007e7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007e82:	4652      	mov	r2, sl
 8007e84:	465b      	mov	r3, fp
 8007e86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e8a:	f7f8 fbcd 	bl	8000628 <__aeabi_dmul>
 8007e8e:	9b08      	ldr	r3, [sp, #32]
 8007e90:	1b5d      	subs	r5, r3, r5
 8007e92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007e96:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007e9a:	e7e3      	b.n	8007e64 <_strtod_l+0x404>
 8007e9c:	9b08      	ldr	r3, [sp, #32]
 8007e9e:	3316      	adds	r3, #22
 8007ea0:	db0b      	blt.n	8007eba <_strtod_l+0x45a>
 8007ea2:	9b07      	ldr	r3, [sp, #28]
 8007ea4:	4a57      	ldr	r2, [pc, #348]	; (8008004 <_strtod_l+0x5a4>)
 8007ea6:	1b9e      	subs	r6, r3, r6
 8007ea8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8007eac:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007eb0:	4650      	mov	r0, sl
 8007eb2:	4659      	mov	r1, fp
 8007eb4:	f7f8 fce2 	bl	800087c <__aeabi_ddiv>
 8007eb8:	e7d6      	b.n	8007e68 <_strtod_l+0x408>
 8007eba:	9b08      	ldr	r3, [sp, #32]
 8007ebc:	eba5 0808 	sub.w	r8, r5, r8
 8007ec0:	4498      	add	r8, r3
 8007ec2:	f1b8 0f00 	cmp.w	r8, #0
 8007ec6:	dd71      	ble.n	8007fac <_strtod_l+0x54c>
 8007ec8:	f018 030f 	ands.w	r3, r8, #15
 8007ecc:	d00a      	beq.n	8007ee4 <_strtod_l+0x484>
 8007ece:	494d      	ldr	r1, [pc, #308]	; (8008004 <_strtod_l+0x5a4>)
 8007ed0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007ed4:	4652      	mov	r2, sl
 8007ed6:	465b      	mov	r3, fp
 8007ed8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007edc:	f7f8 fba4 	bl	8000628 <__aeabi_dmul>
 8007ee0:	4682      	mov	sl, r0
 8007ee2:	468b      	mov	fp, r1
 8007ee4:	f038 080f 	bics.w	r8, r8, #15
 8007ee8:	d04d      	beq.n	8007f86 <_strtod_l+0x526>
 8007eea:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007eee:	dd22      	ble.n	8007f36 <_strtod_l+0x4d6>
 8007ef0:	2500      	movs	r5, #0
 8007ef2:	462e      	mov	r6, r5
 8007ef4:	9509      	str	r5, [sp, #36]	; 0x24
 8007ef6:	9507      	str	r5, [sp, #28]
 8007ef8:	2322      	movs	r3, #34	; 0x22
 8007efa:	f8df b110 	ldr.w	fp, [pc, #272]	; 800800c <_strtod_l+0x5ac>
 8007efe:	6023      	str	r3, [r4, #0]
 8007f00:	f04f 0a00 	mov.w	sl, #0
 8007f04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	f43f adec 	beq.w	8007ae4 <_strtod_l+0x84>
 8007f0c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007f0e:	4620      	mov	r0, r4
 8007f10:	f002 f992 	bl	800a238 <_Bfree>
 8007f14:	9907      	ldr	r1, [sp, #28]
 8007f16:	4620      	mov	r0, r4
 8007f18:	f002 f98e 	bl	800a238 <_Bfree>
 8007f1c:	4631      	mov	r1, r6
 8007f1e:	4620      	mov	r0, r4
 8007f20:	f002 f98a 	bl	800a238 <_Bfree>
 8007f24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007f26:	4620      	mov	r0, r4
 8007f28:	f002 f986 	bl	800a238 <_Bfree>
 8007f2c:	4629      	mov	r1, r5
 8007f2e:	4620      	mov	r0, r4
 8007f30:	f002 f982 	bl	800a238 <_Bfree>
 8007f34:	e5d6      	b.n	8007ae4 <_strtod_l+0x84>
 8007f36:	2300      	movs	r3, #0
 8007f38:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007f3c:	4650      	mov	r0, sl
 8007f3e:	4659      	mov	r1, fp
 8007f40:	4699      	mov	r9, r3
 8007f42:	f1b8 0f01 	cmp.w	r8, #1
 8007f46:	dc21      	bgt.n	8007f8c <_strtod_l+0x52c>
 8007f48:	b10b      	cbz	r3, 8007f4e <_strtod_l+0x4ee>
 8007f4a:	4682      	mov	sl, r0
 8007f4c:	468b      	mov	fp, r1
 8007f4e:	4b2e      	ldr	r3, [pc, #184]	; (8008008 <_strtod_l+0x5a8>)
 8007f50:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007f54:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007f58:	4652      	mov	r2, sl
 8007f5a:	465b      	mov	r3, fp
 8007f5c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007f60:	f7f8 fb62 	bl	8000628 <__aeabi_dmul>
 8007f64:	4b29      	ldr	r3, [pc, #164]	; (800800c <_strtod_l+0x5ac>)
 8007f66:	460a      	mov	r2, r1
 8007f68:	400b      	ands	r3, r1
 8007f6a:	4929      	ldr	r1, [pc, #164]	; (8008010 <_strtod_l+0x5b0>)
 8007f6c:	428b      	cmp	r3, r1
 8007f6e:	4682      	mov	sl, r0
 8007f70:	d8be      	bhi.n	8007ef0 <_strtod_l+0x490>
 8007f72:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007f76:	428b      	cmp	r3, r1
 8007f78:	bf86      	itte	hi
 8007f7a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8008014 <_strtod_l+0x5b4>
 8007f7e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8007f82:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007f86:	2300      	movs	r3, #0
 8007f88:	9304      	str	r3, [sp, #16]
 8007f8a:	e081      	b.n	8008090 <_strtod_l+0x630>
 8007f8c:	f018 0f01 	tst.w	r8, #1
 8007f90:	d007      	beq.n	8007fa2 <_strtod_l+0x542>
 8007f92:	4b1d      	ldr	r3, [pc, #116]	; (8008008 <_strtod_l+0x5a8>)
 8007f94:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9c:	f7f8 fb44 	bl	8000628 <__aeabi_dmul>
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	f109 0901 	add.w	r9, r9, #1
 8007fa6:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007faa:	e7ca      	b.n	8007f42 <_strtod_l+0x4e2>
 8007fac:	d0eb      	beq.n	8007f86 <_strtod_l+0x526>
 8007fae:	f1c8 0800 	rsb	r8, r8, #0
 8007fb2:	f018 020f 	ands.w	r2, r8, #15
 8007fb6:	d00a      	beq.n	8007fce <_strtod_l+0x56e>
 8007fb8:	4b12      	ldr	r3, [pc, #72]	; (8008004 <_strtod_l+0x5a4>)
 8007fba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fbe:	4650      	mov	r0, sl
 8007fc0:	4659      	mov	r1, fp
 8007fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc6:	f7f8 fc59 	bl	800087c <__aeabi_ddiv>
 8007fca:	4682      	mov	sl, r0
 8007fcc:	468b      	mov	fp, r1
 8007fce:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007fd2:	d0d8      	beq.n	8007f86 <_strtod_l+0x526>
 8007fd4:	f1b8 0f1f 	cmp.w	r8, #31
 8007fd8:	dd1e      	ble.n	8008018 <_strtod_l+0x5b8>
 8007fda:	2500      	movs	r5, #0
 8007fdc:	462e      	mov	r6, r5
 8007fde:	9509      	str	r5, [sp, #36]	; 0x24
 8007fe0:	9507      	str	r5, [sp, #28]
 8007fe2:	2322      	movs	r3, #34	; 0x22
 8007fe4:	f04f 0a00 	mov.w	sl, #0
 8007fe8:	f04f 0b00 	mov.w	fp, #0
 8007fec:	6023      	str	r3, [r4, #0]
 8007fee:	e789      	b.n	8007f04 <_strtod_l+0x4a4>
 8007ff0:	0800b892 	.word	0x0800b892
 8007ff4:	0800b8d4 	.word	0x0800b8d4
 8007ff8:	0800b88a 	.word	0x0800b88a
 8007ffc:	0800ba14 	.word	0x0800ba14
 8008000:	0800b86f 	.word	0x0800b86f
 8008004:	0800bc10 	.word	0x0800bc10
 8008008:	0800bbe8 	.word	0x0800bbe8
 800800c:	7ff00000 	.word	0x7ff00000
 8008010:	7ca00000 	.word	0x7ca00000
 8008014:	7fefffff 	.word	0x7fefffff
 8008018:	f018 0310 	ands.w	r3, r8, #16
 800801c:	bf18      	it	ne
 800801e:	236a      	movne	r3, #106	; 0x6a
 8008020:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80083d8 <_strtod_l+0x978>
 8008024:	9304      	str	r3, [sp, #16]
 8008026:	4650      	mov	r0, sl
 8008028:	4659      	mov	r1, fp
 800802a:	2300      	movs	r3, #0
 800802c:	f018 0f01 	tst.w	r8, #1
 8008030:	d004      	beq.n	800803c <_strtod_l+0x5dc>
 8008032:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008036:	f7f8 faf7 	bl	8000628 <__aeabi_dmul>
 800803a:	2301      	movs	r3, #1
 800803c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008040:	f109 0908 	add.w	r9, r9, #8
 8008044:	d1f2      	bne.n	800802c <_strtod_l+0x5cc>
 8008046:	b10b      	cbz	r3, 800804c <_strtod_l+0x5ec>
 8008048:	4682      	mov	sl, r0
 800804a:	468b      	mov	fp, r1
 800804c:	9b04      	ldr	r3, [sp, #16]
 800804e:	b1bb      	cbz	r3, 8008080 <_strtod_l+0x620>
 8008050:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8008054:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008058:	2b00      	cmp	r3, #0
 800805a:	4659      	mov	r1, fp
 800805c:	dd10      	ble.n	8008080 <_strtod_l+0x620>
 800805e:	2b1f      	cmp	r3, #31
 8008060:	f340 8128 	ble.w	80082b4 <_strtod_l+0x854>
 8008064:	2b34      	cmp	r3, #52	; 0x34
 8008066:	bfde      	ittt	le
 8008068:	3b20      	suble	r3, #32
 800806a:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800806e:	fa02 f303 	lslle.w	r3, r2, r3
 8008072:	f04f 0a00 	mov.w	sl, #0
 8008076:	bfcc      	ite	gt
 8008078:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800807c:	ea03 0b01 	andle.w	fp, r3, r1
 8008080:	2200      	movs	r2, #0
 8008082:	2300      	movs	r3, #0
 8008084:	4650      	mov	r0, sl
 8008086:	4659      	mov	r1, fp
 8008088:	f7f8 fd36 	bl	8000af8 <__aeabi_dcmpeq>
 800808c:	2800      	cmp	r0, #0
 800808e:	d1a4      	bne.n	8007fda <_strtod_l+0x57a>
 8008090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008096:	462b      	mov	r3, r5
 8008098:	463a      	mov	r2, r7
 800809a:	4620      	mov	r0, r4
 800809c:	f002 f938 	bl	800a310 <__s2b>
 80080a0:	9009      	str	r0, [sp, #36]	; 0x24
 80080a2:	2800      	cmp	r0, #0
 80080a4:	f43f af24 	beq.w	8007ef0 <_strtod_l+0x490>
 80080a8:	9b07      	ldr	r3, [sp, #28]
 80080aa:	1b9e      	subs	r6, r3, r6
 80080ac:	9b08      	ldr	r3, [sp, #32]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	bfb4      	ite	lt
 80080b2:	4633      	movlt	r3, r6
 80080b4:	2300      	movge	r3, #0
 80080b6:	9310      	str	r3, [sp, #64]	; 0x40
 80080b8:	9b08      	ldr	r3, [sp, #32]
 80080ba:	2500      	movs	r5, #0
 80080bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80080c0:	9318      	str	r3, [sp, #96]	; 0x60
 80080c2:	462e      	mov	r6, r5
 80080c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080c6:	4620      	mov	r0, r4
 80080c8:	6859      	ldr	r1, [r3, #4]
 80080ca:	f002 f875 	bl	800a1b8 <_Balloc>
 80080ce:	9007      	str	r0, [sp, #28]
 80080d0:	2800      	cmp	r0, #0
 80080d2:	f43f af11 	beq.w	8007ef8 <_strtod_l+0x498>
 80080d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080d8:	691a      	ldr	r2, [r3, #16]
 80080da:	3202      	adds	r2, #2
 80080dc:	f103 010c 	add.w	r1, r3, #12
 80080e0:	0092      	lsls	r2, r2, #2
 80080e2:	300c      	adds	r0, #12
 80080e4:	f002 f834 	bl	800a150 <memcpy>
 80080e8:	ec4b ab10 	vmov	d0, sl, fp
 80080ec:	aa20      	add	r2, sp, #128	; 0x80
 80080ee:	a91f      	add	r1, sp, #124	; 0x7c
 80080f0:	4620      	mov	r0, r4
 80080f2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80080f6:	f002 fc47 	bl	800a988 <__d2b>
 80080fa:	901e      	str	r0, [sp, #120]	; 0x78
 80080fc:	2800      	cmp	r0, #0
 80080fe:	f43f aefb 	beq.w	8007ef8 <_strtod_l+0x498>
 8008102:	2101      	movs	r1, #1
 8008104:	4620      	mov	r0, r4
 8008106:	f002 f99d 	bl	800a444 <__i2b>
 800810a:	4606      	mov	r6, r0
 800810c:	2800      	cmp	r0, #0
 800810e:	f43f aef3 	beq.w	8007ef8 <_strtod_l+0x498>
 8008112:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008114:	9904      	ldr	r1, [sp, #16]
 8008116:	2b00      	cmp	r3, #0
 8008118:	bfab      	itete	ge
 800811a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800811c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800811e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8008120:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8008124:	bfac      	ite	ge
 8008126:	eb03 0902 	addge.w	r9, r3, r2
 800812a:	1ad7      	sublt	r7, r2, r3
 800812c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800812e:	eba3 0801 	sub.w	r8, r3, r1
 8008132:	4490      	add	r8, r2
 8008134:	4ba3      	ldr	r3, [pc, #652]	; (80083c4 <_strtod_l+0x964>)
 8008136:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800813a:	4598      	cmp	r8, r3
 800813c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008140:	f280 80cc 	bge.w	80082dc <_strtod_l+0x87c>
 8008144:	eba3 0308 	sub.w	r3, r3, r8
 8008148:	2b1f      	cmp	r3, #31
 800814a:	eba2 0203 	sub.w	r2, r2, r3
 800814e:	f04f 0101 	mov.w	r1, #1
 8008152:	f300 80b6 	bgt.w	80082c2 <_strtod_l+0x862>
 8008156:	fa01 f303 	lsl.w	r3, r1, r3
 800815a:	9311      	str	r3, [sp, #68]	; 0x44
 800815c:	2300      	movs	r3, #0
 800815e:	930c      	str	r3, [sp, #48]	; 0x30
 8008160:	eb09 0802 	add.w	r8, r9, r2
 8008164:	9b04      	ldr	r3, [sp, #16]
 8008166:	45c1      	cmp	r9, r8
 8008168:	4417      	add	r7, r2
 800816a:	441f      	add	r7, r3
 800816c:	464b      	mov	r3, r9
 800816e:	bfa8      	it	ge
 8008170:	4643      	movge	r3, r8
 8008172:	42bb      	cmp	r3, r7
 8008174:	bfa8      	it	ge
 8008176:	463b      	movge	r3, r7
 8008178:	2b00      	cmp	r3, #0
 800817a:	bfc2      	ittt	gt
 800817c:	eba8 0803 	subgt.w	r8, r8, r3
 8008180:	1aff      	subgt	r7, r7, r3
 8008182:	eba9 0903 	subgt.w	r9, r9, r3
 8008186:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008188:	2b00      	cmp	r3, #0
 800818a:	dd17      	ble.n	80081bc <_strtod_l+0x75c>
 800818c:	4631      	mov	r1, r6
 800818e:	461a      	mov	r2, r3
 8008190:	4620      	mov	r0, r4
 8008192:	f002 fa13 	bl	800a5bc <__pow5mult>
 8008196:	4606      	mov	r6, r0
 8008198:	2800      	cmp	r0, #0
 800819a:	f43f aead 	beq.w	8007ef8 <_strtod_l+0x498>
 800819e:	4601      	mov	r1, r0
 80081a0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80081a2:	4620      	mov	r0, r4
 80081a4:	f002 f964 	bl	800a470 <__multiply>
 80081a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80081aa:	2800      	cmp	r0, #0
 80081ac:	f43f aea4 	beq.w	8007ef8 <_strtod_l+0x498>
 80081b0:	991e      	ldr	r1, [sp, #120]	; 0x78
 80081b2:	4620      	mov	r0, r4
 80081b4:	f002 f840 	bl	800a238 <_Bfree>
 80081b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081ba:	931e      	str	r3, [sp, #120]	; 0x78
 80081bc:	f1b8 0f00 	cmp.w	r8, #0
 80081c0:	f300 8091 	bgt.w	80082e6 <_strtod_l+0x886>
 80081c4:	9b08      	ldr	r3, [sp, #32]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	dd08      	ble.n	80081dc <_strtod_l+0x77c>
 80081ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80081cc:	9907      	ldr	r1, [sp, #28]
 80081ce:	4620      	mov	r0, r4
 80081d0:	f002 f9f4 	bl	800a5bc <__pow5mult>
 80081d4:	9007      	str	r0, [sp, #28]
 80081d6:	2800      	cmp	r0, #0
 80081d8:	f43f ae8e 	beq.w	8007ef8 <_strtod_l+0x498>
 80081dc:	2f00      	cmp	r7, #0
 80081de:	dd08      	ble.n	80081f2 <_strtod_l+0x792>
 80081e0:	9907      	ldr	r1, [sp, #28]
 80081e2:	463a      	mov	r2, r7
 80081e4:	4620      	mov	r0, r4
 80081e6:	f002 fa43 	bl	800a670 <__lshift>
 80081ea:	9007      	str	r0, [sp, #28]
 80081ec:	2800      	cmp	r0, #0
 80081ee:	f43f ae83 	beq.w	8007ef8 <_strtod_l+0x498>
 80081f2:	f1b9 0f00 	cmp.w	r9, #0
 80081f6:	dd08      	ble.n	800820a <_strtod_l+0x7aa>
 80081f8:	4631      	mov	r1, r6
 80081fa:	464a      	mov	r2, r9
 80081fc:	4620      	mov	r0, r4
 80081fe:	f002 fa37 	bl	800a670 <__lshift>
 8008202:	4606      	mov	r6, r0
 8008204:	2800      	cmp	r0, #0
 8008206:	f43f ae77 	beq.w	8007ef8 <_strtod_l+0x498>
 800820a:	9a07      	ldr	r2, [sp, #28]
 800820c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800820e:	4620      	mov	r0, r4
 8008210:	f002 fab6 	bl	800a780 <__mdiff>
 8008214:	4605      	mov	r5, r0
 8008216:	2800      	cmp	r0, #0
 8008218:	f43f ae6e 	beq.w	8007ef8 <_strtod_l+0x498>
 800821c:	68c3      	ldr	r3, [r0, #12]
 800821e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008220:	2300      	movs	r3, #0
 8008222:	60c3      	str	r3, [r0, #12]
 8008224:	4631      	mov	r1, r6
 8008226:	f002 fa8f 	bl	800a748 <__mcmp>
 800822a:	2800      	cmp	r0, #0
 800822c:	da65      	bge.n	80082fa <_strtod_l+0x89a>
 800822e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008230:	ea53 030a 	orrs.w	r3, r3, sl
 8008234:	f040 8087 	bne.w	8008346 <_strtod_l+0x8e6>
 8008238:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800823c:	2b00      	cmp	r3, #0
 800823e:	f040 8082 	bne.w	8008346 <_strtod_l+0x8e6>
 8008242:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008246:	0d1b      	lsrs	r3, r3, #20
 8008248:	051b      	lsls	r3, r3, #20
 800824a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800824e:	d97a      	bls.n	8008346 <_strtod_l+0x8e6>
 8008250:	696b      	ldr	r3, [r5, #20]
 8008252:	b913      	cbnz	r3, 800825a <_strtod_l+0x7fa>
 8008254:	692b      	ldr	r3, [r5, #16]
 8008256:	2b01      	cmp	r3, #1
 8008258:	dd75      	ble.n	8008346 <_strtod_l+0x8e6>
 800825a:	4629      	mov	r1, r5
 800825c:	2201      	movs	r2, #1
 800825e:	4620      	mov	r0, r4
 8008260:	f002 fa06 	bl	800a670 <__lshift>
 8008264:	4631      	mov	r1, r6
 8008266:	4605      	mov	r5, r0
 8008268:	f002 fa6e 	bl	800a748 <__mcmp>
 800826c:	2800      	cmp	r0, #0
 800826e:	dd6a      	ble.n	8008346 <_strtod_l+0x8e6>
 8008270:	9904      	ldr	r1, [sp, #16]
 8008272:	4a55      	ldr	r2, [pc, #340]	; (80083c8 <_strtod_l+0x968>)
 8008274:	465b      	mov	r3, fp
 8008276:	2900      	cmp	r1, #0
 8008278:	f000 8085 	beq.w	8008386 <_strtod_l+0x926>
 800827c:	ea02 010b 	and.w	r1, r2, fp
 8008280:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008284:	dc7f      	bgt.n	8008386 <_strtod_l+0x926>
 8008286:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800828a:	f77f aeaa 	ble.w	8007fe2 <_strtod_l+0x582>
 800828e:	4a4f      	ldr	r2, [pc, #316]	; (80083cc <_strtod_l+0x96c>)
 8008290:	2300      	movs	r3, #0
 8008292:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8008296:	4650      	mov	r0, sl
 8008298:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800829c:	4659      	mov	r1, fp
 800829e:	f7f8 f9c3 	bl	8000628 <__aeabi_dmul>
 80082a2:	460b      	mov	r3, r1
 80082a4:	4303      	orrs	r3, r0
 80082a6:	bf08      	it	eq
 80082a8:	2322      	moveq	r3, #34	; 0x22
 80082aa:	4682      	mov	sl, r0
 80082ac:	468b      	mov	fp, r1
 80082ae:	bf08      	it	eq
 80082b0:	6023      	streq	r3, [r4, #0]
 80082b2:	e62b      	b.n	8007f0c <_strtod_l+0x4ac>
 80082b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80082b8:	fa02 f303 	lsl.w	r3, r2, r3
 80082bc:	ea03 0a0a 	and.w	sl, r3, sl
 80082c0:	e6de      	b.n	8008080 <_strtod_l+0x620>
 80082c2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80082c6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80082ca:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80082ce:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80082d2:	fa01 f308 	lsl.w	r3, r1, r8
 80082d6:	930c      	str	r3, [sp, #48]	; 0x30
 80082d8:	9111      	str	r1, [sp, #68]	; 0x44
 80082da:	e741      	b.n	8008160 <_strtod_l+0x700>
 80082dc:	2300      	movs	r3, #0
 80082de:	930c      	str	r3, [sp, #48]	; 0x30
 80082e0:	2301      	movs	r3, #1
 80082e2:	9311      	str	r3, [sp, #68]	; 0x44
 80082e4:	e73c      	b.n	8008160 <_strtod_l+0x700>
 80082e6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80082e8:	4642      	mov	r2, r8
 80082ea:	4620      	mov	r0, r4
 80082ec:	f002 f9c0 	bl	800a670 <__lshift>
 80082f0:	901e      	str	r0, [sp, #120]	; 0x78
 80082f2:	2800      	cmp	r0, #0
 80082f4:	f47f af66 	bne.w	80081c4 <_strtod_l+0x764>
 80082f8:	e5fe      	b.n	8007ef8 <_strtod_l+0x498>
 80082fa:	465f      	mov	r7, fp
 80082fc:	d16e      	bne.n	80083dc <_strtod_l+0x97c>
 80082fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008300:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008304:	b342      	cbz	r2, 8008358 <_strtod_l+0x8f8>
 8008306:	4a32      	ldr	r2, [pc, #200]	; (80083d0 <_strtod_l+0x970>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d128      	bne.n	800835e <_strtod_l+0x8fe>
 800830c:	9b04      	ldr	r3, [sp, #16]
 800830e:	4650      	mov	r0, sl
 8008310:	b1eb      	cbz	r3, 800834e <_strtod_l+0x8ee>
 8008312:	4a2d      	ldr	r2, [pc, #180]	; (80083c8 <_strtod_l+0x968>)
 8008314:	403a      	ands	r2, r7
 8008316:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800831a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800831e:	d819      	bhi.n	8008354 <_strtod_l+0x8f4>
 8008320:	0d12      	lsrs	r2, r2, #20
 8008322:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008326:	fa01 f303 	lsl.w	r3, r1, r3
 800832a:	4298      	cmp	r0, r3
 800832c:	d117      	bne.n	800835e <_strtod_l+0x8fe>
 800832e:	4b29      	ldr	r3, [pc, #164]	; (80083d4 <_strtod_l+0x974>)
 8008330:	429f      	cmp	r7, r3
 8008332:	d102      	bne.n	800833a <_strtod_l+0x8da>
 8008334:	3001      	adds	r0, #1
 8008336:	f43f addf 	beq.w	8007ef8 <_strtod_l+0x498>
 800833a:	4b23      	ldr	r3, [pc, #140]	; (80083c8 <_strtod_l+0x968>)
 800833c:	403b      	ands	r3, r7
 800833e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008342:	f04f 0a00 	mov.w	sl, #0
 8008346:	9b04      	ldr	r3, [sp, #16]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d1a0      	bne.n	800828e <_strtod_l+0x82e>
 800834c:	e5de      	b.n	8007f0c <_strtod_l+0x4ac>
 800834e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008352:	e7ea      	b.n	800832a <_strtod_l+0x8ca>
 8008354:	460b      	mov	r3, r1
 8008356:	e7e8      	b.n	800832a <_strtod_l+0x8ca>
 8008358:	ea53 030a 	orrs.w	r3, r3, sl
 800835c:	d088      	beq.n	8008270 <_strtod_l+0x810>
 800835e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008360:	b1db      	cbz	r3, 800839a <_strtod_l+0x93a>
 8008362:	423b      	tst	r3, r7
 8008364:	d0ef      	beq.n	8008346 <_strtod_l+0x8e6>
 8008366:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008368:	9a04      	ldr	r2, [sp, #16]
 800836a:	4650      	mov	r0, sl
 800836c:	4659      	mov	r1, fp
 800836e:	b1c3      	cbz	r3, 80083a2 <_strtod_l+0x942>
 8008370:	f7ff fb5a 	bl	8007a28 <sulp>
 8008374:	4602      	mov	r2, r0
 8008376:	460b      	mov	r3, r1
 8008378:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800837c:	f7f7 ff9e 	bl	80002bc <__adddf3>
 8008380:	4682      	mov	sl, r0
 8008382:	468b      	mov	fp, r1
 8008384:	e7df      	b.n	8008346 <_strtod_l+0x8e6>
 8008386:	4013      	ands	r3, r2
 8008388:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800838c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008390:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008394:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008398:	e7d5      	b.n	8008346 <_strtod_l+0x8e6>
 800839a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800839c:	ea13 0f0a 	tst.w	r3, sl
 80083a0:	e7e0      	b.n	8008364 <_strtod_l+0x904>
 80083a2:	f7ff fb41 	bl	8007a28 <sulp>
 80083a6:	4602      	mov	r2, r0
 80083a8:	460b      	mov	r3, r1
 80083aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80083ae:	f7f7 ff83 	bl	80002b8 <__aeabi_dsub>
 80083b2:	2200      	movs	r2, #0
 80083b4:	2300      	movs	r3, #0
 80083b6:	4682      	mov	sl, r0
 80083b8:	468b      	mov	fp, r1
 80083ba:	f7f8 fb9d 	bl	8000af8 <__aeabi_dcmpeq>
 80083be:	2800      	cmp	r0, #0
 80083c0:	d0c1      	beq.n	8008346 <_strtod_l+0x8e6>
 80083c2:	e60e      	b.n	8007fe2 <_strtod_l+0x582>
 80083c4:	fffffc02 	.word	0xfffffc02
 80083c8:	7ff00000 	.word	0x7ff00000
 80083cc:	39500000 	.word	0x39500000
 80083d0:	000fffff 	.word	0x000fffff
 80083d4:	7fefffff 	.word	0x7fefffff
 80083d8:	0800b8e8 	.word	0x0800b8e8
 80083dc:	4631      	mov	r1, r6
 80083de:	4628      	mov	r0, r5
 80083e0:	f002 fb2e 	bl	800aa40 <__ratio>
 80083e4:	ec59 8b10 	vmov	r8, r9, d0
 80083e8:	ee10 0a10 	vmov	r0, s0
 80083ec:	2200      	movs	r2, #0
 80083ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80083f2:	4649      	mov	r1, r9
 80083f4:	f7f8 fb94 	bl	8000b20 <__aeabi_dcmple>
 80083f8:	2800      	cmp	r0, #0
 80083fa:	d07c      	beq.n	80084f6 <_strtod_l+0xa96>
 80083fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d04c      	beq.n	800849c <_strtod_l+0xa3c>
 8008402:	4b95      	ldr	r3, [pc, #596]	; (8008658 <_strtod_l+0xbf8>)
 8008404:	2200      	movs	r2, #0
 8008406:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800840a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008658 <_strtod_l+0xbf8>
 800840e:	f04f 0800 	mov.w	r8, #0
 8008412:	4b92      	ldr	r3, [pc, #584]	; (800865c <_strtod_l+0xbfc>)
 8008414:	403b      	ands	r3, r7
 8008416:	9311      	str	r3, [sp, #68]	; 0x44
 8008418:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800841a:	4b91      	ldr	r3, [pc, #580]	; (8008660 <_strtod_l+0xc00>)
 800841c:	429a      	cmp	r2, r3
 800841e:	f040 80b2 	bne.w	8008586 <_strtod_l+0xb26>
 8008422:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008426:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800842a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800842e:	ec4b ab10 	vmov	d0, sl, fp
 8008432:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8008436:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800843a:	f002 fa29 	bl	800a890 <__ulp>
 800843e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008442:	ec53 2b10 	vmov	r2, r3, d0
 8008446:	f7f8 f8ef 	bl	8000628 <__aeabi_dmul>
 800844a:	4652      	mov	r2, sl
 800844c:	465b      	mov	r3, fp
 800844e:	f7f7 ff35 	bl	80002bc <__adddf3>
 8008452:	460b      	mov	r3, r1
 8008454:	4981      	ldr	r1, [pc, #516]	; (800865c <_strtod_l+0xbfc>)
 8008456:	4a83      	ldr	r2, [pc, #524]	; (8008664 <_strtod_l+0xc04>)
 8008458:	4019      	ands	r1, r3
 800845a:	4291      	cmp	r1, r2
 800845c:	4682      	mov	sl, r0
 800845e:	d95e      	bls.n	800851e <_strtod_l+0xabe>
 8008460:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008462:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008466:	4293      	cmp	r3, r2
 8008468:	d103      	bne.n	8008472 <_strtod_l+0xa12>
 800846a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800846c:	3301      	adds	r3, #1
 800846e:	f43f ad43 	beq.w	8007ef8 <_strtod_l+0x498>
 8008472:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8008670 <_strtod_l+0xc10>
 8008476:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800847a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800847c:	4620      	mov	r0, r4
 800847e:	f001 fedb 	bl	800a238 <_Bfree>
 8008482:	9907      	ldr	r1, [sp, #28]
 8008484:	4620      	mov	r0, r4
 8008486:	f001 fed7 	bl	800a238 <_Bfree>
 800848a:	4631      	mov	r1, r6
 800848c:	4620      	mov	r0, r4
 800848e:	f001 fed3 	bl	800a238 <_Bfree>
 8008492:	4629      	mov	r1, r5
 8008494:	4620      	mov	r0, r4
 8008496:	f001 fecf 	bl	800a238 <_Bfree>
 800849a:	e613      	b.n	80080c4 <_strtod_l+0x664>
 800849c:	f1ba 0f00 	cmp.w	sl, #0
 80084a0:	d11b      	bne.n	80084da <_strtod_l+0xa7a>
 80084a2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80084a6:	b9f3      	cbnz	r3, 80084e6 <_strtod_l+0xa86>
 80084a8:	4b6b      	ldr	r3, [pc, #428]	; (8008658 <_strtod_l+0xbf8>)
 80084aa:	2200      	movs	r2, #0
 80084ac:	4640      	mov	r0, r8
 80084ae:	4649      	mov	r1, r9
 80084b0:	f7f8 fb2c 	bl	8000b0c <__aeabi_dcmplt>
 80084b4:	b9d0      	cbnz	r0, 80084ec <_strtod_l+0xa8c>
 80084b6:	4640      	mov	r0, r8
 80084b8:	4649      	mov	r1, r9
 80084ba:	4b6b      	ldr	r3, [pc, #428]	; (8008668 <_strtod_l+0xc08>)
 80084bc:	2200      	movs	r2, #0
 80084be:	f7f8 f8b3 	bl	8000628 <__aeabi_dmul>
 80084c2:	4680      	mov	r8, r0
 80084c4:	4689      	mov	r9, r1
 80084c6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80084ca:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80084ce:	931b      	str	r3, [sp, #108]	; 0x6c
 80084d0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80084d4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80084d8:	e79b      	b.n	8008412 <_strtod_l+0x9b2>
 80084da:	f1ba 0f01 	cmp.w	sl, #1
 80084de:	d102      	bne.n	80084e6 <_strtod_l+0xa86>
 80084e0:	2f00      	cmp	r7, #0
 80084e2:	f43f ad7e 	beq.w	8007fe2 <_strtod_l+0x582>
 80084e6:	4b61      	ldr	r3, [pc, #388]	; (800866c <_strtod_l+0xc0c>)
 80084e8:	2200      	movs	r2, #0
 80084ea:	e78c      	b.n	8008406 <_strtod_l+0x9a6>
 80084ec:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008668 <_strtod_l+0xc08>
 80084f0:	f04f 0800 	mov.w	r8, #0
 80084f4:	e7e7      	b.n	80084c6 <_strtod_l+0xa66>
 80084f6:	4b5c      	ldr	r3, [pc, #368]	; (8008668 <_strtod_l+0xc08>)
 80084f8:	4640      	mov	r0, r8
 80084fa:	4649      	mov	r1, r9
 80084fc:	2200      	movs	r2, #0
 80084fe:	f7f8 f893 	bl	8000628 <__aeabi_dmul>
 8008502:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008504:	4680      	mov	r8, r0
 8008506:	4689      	mov	r9, r1
 8008508:	b933      	cbnz	r3, 8008518 <_strtod_l+0xab8>
 800850a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800850e:	9012      	str	r0, [sp, #72]	; 0x48
 8008510:	9313      	str	r3, [sp, #76]	; 0x4c
 8008512:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008516:	e7dd      	b.n	80084d4 <_strtod_l+0xa74>
 8008518:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800851c:	e7f9      	b.n	8008512 <_strtod_l+0xab2>
 800851e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008522:	9b04      	ldr	r3, [sp, #16]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1a8      	bne.n	800847a <_strtod_l+0xa1a>
 8008528:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800852c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800852e:	0d1b      	lsrs	r3, r3, #20
 8008530:	051b      	lsls	r3, r3, #20
 8008532:	429a      	cmp	r2, r3
 8008534:	d1a1      	bne.n	800847a <_strtod_l+0xa1a>
 8008536:	4640      	mov	r0, r8
 8008538:	4649      	mov	r1, r9
 800853a:	f7f8 fbd5 	bl	8000ce8 <__aeabi_d2lz>
 800853e:	f7f8 f845 	bl	80005cc <__aeabi_l2d>
 8008542:	4602      	mov	r2, r0
 8008544:	460b      	mov	r3, r1
 8008546:	4640      	mov	r0, r8
 8008548:	4649      	mov	r1, r9
 800854a:	f7f7 feb5 	bl	80002b8 <__aeabi_dsub>
 800854e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008550:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008554:	ea43 030a 	orr.w	r3, r3, sl
 8008558:	4313      	orrs	r3, r2
 800855a:	4680      	mov	r8, r0
 800855c:	4689      	mov	r9, r1
 800855e:	d053      	beq.n	8008608 <_strtod_l+0xba8>
 8008560:	a335      	add	r3, pc, #212	; (adr r3, 8008638 <_strtod_l+0xbd8>)
 8008562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008566:	f7f8 fad1 	bl	8000b0c <__aeabi_dcmplt>
 800856a:	2800      	cmp	r0, #0
 800856c:	f47f acce 	bne.w	8007f0c <_strtod_l+0x4ac>
 8008570:	a333      	add	r3, pc, #204	; (adr r3, 8008640 <_strtod_l+0xbe0>)
 8008572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008576:	4640      	mov	r0, r8
 8008578:	4649      	mov	r1, r9
 800857a:	f7f8 fae5 	bl	8000b48 <__aeabi_dcmpgt>
 800857e:	2800      	cmp	r0, #0
 8008580:	f43f af7b 	beq.w	800847a <_strtod_l+0xa1a>
 8008584:	e4c2      	b.n	8007f0c <_strtod_l+0x4ac>
 8008586:	9b04      	ldr	r3, [sp, #16]
 8008588:	b333      	cbz	r3, 80085d8 <_strtod_l+0xb78>
 800858a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800858c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008590:	d822      	bhi.n	80085d8 <_strtod_l+0xb78>
 8008592:	a32d      	add	r3, pc, #180	; (adr r3, 8008648 <_strtod_l+0xbe8>)
 8008594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008598:	4640      	mov	r0, r8
 800859a:	4649      	mov	r1, r9
 800859c:	f7f8 fac0 	bl	8000b20 <__aeabi_dcmple>
 80085a0:	b1a0      	cbz	r0, 80085cc <_strtod_l+0xb6c>
 80085a2:	4649      	mov	r1, r9
 80085a4:	4640      	mov	r0, r8
 80085a6:	f7f8 fb17 	bl	8000bd8 <__aeabi_d2uiz>
 80085aa:	2801      	cmp	r0, #1
 80085ac:	bf38      	it	cc
 80085ae:	2001      	movcc	r0, #1
 80085b0:	f7f7 ffc0 	bl	8000534 <__aeabi_ui2d>
 80085b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085b6:	4680      	mov	r8, r0
 80085b8:	4689      	mov	r9, r1
 80085ba:	bb13      	cbnz	r3, 8008602 <_strtod_l+0xba2>
 80085bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80085c0:	9014      	str	r0, [sp, #80]	; 0x50
 80085c2:	9315      	str	r3, [sp, #84]	; 0x54
 80085c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80085c8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80085cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80085d0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80085d4:	1a9b      	subs	r3, r3, r2
 80085d6:	930d      	str	r3, [sp, #52]	; 0x34
 80085d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80085dc:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80085e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80085e4:	f002 f954 	bl	800a890 <__ulp>
 80085e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80085ec:	ec53 2b10 	vmov	r2, r3, d0
 80085f0:	f7f8 f81a 	bl	8000628 <__aeabi_dmul>
 80085f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80085f8:	f7f7 fe60 	bl	80002bc <__adddf3>
 80085fc:	4682      	mov	sl, r0
 80085fe:	468b      	mov	fp, r1
 8008600:	e78f      	b.n	8008522 <_strtod_l+0xac2>
 8008602:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8008606:	e7dd      	b.n	80085c4 <_strtod_l+0xb64>
 8008608:	a311      	add	r3, pc, #68	; (adr r3, 8008650 <_strtod_l+0xbf0>)
 800860a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800860e:	f7f8 fa7d 	bl	8000b0c <__aeabi_dcmplt>
 8008612:	e7b4      	b.n	800857e <_strtod_l+0xb1e>
 8008614:	2300      	movs	r3, #0
 8008616:	930e      	str	r3, [sp, #56]	; 0x38
 8008618:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800861a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800861c:	6013      	str	r3, [r2, #0]
 800861e:	f7ff ba65 	b.w	8007aec <_strtod_l+0x8c>
 8008622:	2b65      	cmp	r3, #101	; 0x65
 8008624:	f43f ab5d 	beq.w	8007ce2 <_strtod_l+0x282>
 8008628:	2b45      	cmp	r3, #69	; 0x45
 800862a:	f43f ab5a 	beq.w	8007ce2 <_strtod_l+0x282>
 800862e:	2201      	movs	r2, #1
 8008630:	f7ff bb92 	b.w	8007d58 <_strtod_l+0x2f8>
 8008634:	f3af 8000 	nop.w
 8008638:	94a03595 	.word	0x94a03595
 800863c:	3fdfffff 	.word	0x3fdfffff
 8008640:	35afe535 	.word	0x35afe535
 8008644:	3fe00000 	.word	0x3fe00000
 8008648:	ffc00000 	.word	0xffc00000
 800864c:	41dfffff 	.word	0x41dfffff
 8008650:	94a03595 	.word	0x94a03595
 8008654:	3fcfffff 	.word	0x3fcfffff
 8008658:	3ff00000 	.word	0x3ff00000
 800865c:	7ff00000 	.word	0x7ff00000
 8008660:	7fe00000 	.word	0x7fe00000
 8008664:	7c9fffff 	.word	0x7c9fffff
 8008668:	3fe00000 	.word	0x3fe00000
 800866c:	bff00000 	.word	0xbff00000
 8008670:	7fefffff 	.word	0x7fefffff

08008674 <_strtod_r>:
 8008674:	4b01      	ldr	r3, [pc, #4]	; (800867c <_strtod_r+0x8>)
 8008676:	f7ff b9f3 	b.w	8007a60 <_strtod_l>
 800867a:	bf00      	nop
 800867c:	20000074 	.word	0x20000074

08008680 <_strtol_l.isra.0>:
 8008680:	2b01      	cmp	r3, #1
 8008682:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008686:	d001      	beq.n	800868c <_strtol_l.isra.0+0xc>
 8008688:	2b24      	cmp	r3, #36	; 0x24
 800868a:	d906      	bls.n	800869a <_strtol_l.isra.0+0x1a>
 800868c:	f7fe f82a 	bl	80066e4 <__errno>
 8008690:	2316      	movs	r3, #22
 8008692:	6003      	str	r3, [r0, #0]
 8008694:	2000      	movs	r0, #0
 8008696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800869a:	4f3a      	ldr	r7, [pc, #232]	; (8008784 <_strtol_l.isra.0+0x104>)
 800869c:	468e      	mov	lr, r1
 800869e:	4676      	mov	r6, lr
 80086a0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80086a4:	5de5      	ldrb	r5, [r4, r7]
 80086a6:	f015 0508 	ands.w	r5, r5, #8
 80086aa:	d1f8      	bne.n	800869e <_strtol_l.isra.0+0x1e>
 80086ac:	2c2d      	cmp	r4, #45	; 0x2d
 80086ae:	d134      	bne.n	800871a <_strtol_l.isra.0+0x9a>
 80086b0:	f89e 4000 	ldrb.w	r4, [lr]
 80086b4:	f04f 0801 	mov.w	r8, #1
 80086b8:	f106 0e02 	add.w	lr, r6, #2
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d05c      	beq.n	800877a <_strtol_l.isra.0+0xfa>
 80086c0:	2b10      	cmp	r3, #16
 80086c2:	d10c      	bne.n	80086de <_strtol_l.isra.0+0x5e>
 80086c4:	2c30      	cmp	r4, #48	; 0x30
 80086c6:	d10a      	bne.n	80086de <_strtol_l.isra.0+0x5e>
 80086c8:	f89e 4000 	ldrb.w	r4, [lr]
 80086cc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80086d0:	2c58      	cmp	r4, #88	; 0x58
 80086d2:	d14d      	bne.n	8008770 <_strtol_l.isra.0+0xf0>
 80086d4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80086d8:	2310      	movs	r3, #16
 80086da:	f10e 0e02 	add.w	lr, lr, #2
 80086de:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80086e2:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80086e6:	2600      	movs	r6, #0
 80086e8:	fbbc f9f3 	udiv	r9, ip, r3
 80086ec:	4635      	mov	r5, r6
 80086ee:	fb03 ca19 	mls	sl, r3, r9, ip
 80086f2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80086f6:	2f09      	cmp	r7, #9
 80086f8:	d818      	bhi.n	800872c <_strtol_l.isra.0+0xac>
 80086fa:	463c      	mov	r4, r7
 80086fc:	42a3      	cmp	r3, r4
 80086fe:	dd24      	ble.n	800874a <_strtol_l.isra.0+0xca>
 8008700:	2e00      	cmp	r6, #0
 8008702:	db1f      	blt.n	8008744 <_strtol_l.isra.0+0xc4>
 8008704:	45a9      	cmp	r9, r5
 8008706:	d31d      	bcc.n	8008744 <_strtol_l.isra.0+0xc4>
 8008708:	d101      	bne.n	800870e <_strtol_l.isra.0+0x8e>
 800870a:	45a2      	cmp	sl, r4
 800870c:	db1a      	blt.n	8008744 <_strtol_l.isra.0+0xc4>
 800870e:	fb05 4503 	mla	r5, r5, r3, r4
 8008712:	2601      	movs	r6, #1
 8008714:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008718:	e7eb      	b.n	80086f2 <_strtol_l.isra.0+0x72>
 800871a:	2c2b      	cmp	r4, #43	; 0x2b
 800871c:	bf08      	it	eq
 800871e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8008722:	46a8      	mov	r8, r5
 8008724:	bf08      	it	eq
 8008726:	f106 0e02 	addeq.w	lr, r6, #2
 800872a:	e7c7      	b.n	80086bc <_strtol_l.isra.0+0x3c>
 800872c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008730:	2f19      	cmp	r7, #25
 8008732:	d801      	bhi.n	8008738 <_strtol_l.isra.0+0xb8>
 8008734:	3c37      	subs	r4, #55	; 0x37
 8008736:	e7e1      	b.n	80086fc <_strtol_l.isra.0+0x7c>
 8008738:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800873c:	2f19      	cmp	r7, #25
 800873e:	d804      	bhi.n	800874a <_strtol_l.isra.0+0xca>
 8008740:	3c57      	subs	r4, #87	; 0x57
 8008742:	e7db      	b.n	80086fc <_strtol_l.isra.0+0x7c>
 8008744:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8008748:	e7e4      	b.n	8008714 <_strtol_l.isra.0+0x94>
 800874a:	2e00      	cmp	r6, #0
 800874c:	da05      	bge.n	800875a <_strtol_l.isra.0+0xda>
 800874e:	2322      	movs	r3, #34	; 0x22
 8008750:	6003      	str	r3, [r0, #0]
 8008752:	4665      	mov	r5, ip
 8008754:	b942      	cbnz	r2, 8008768 <_strtol_l.isra.0+0xe8>
 8008756:	4628      	mov	r0, r5
 8008758:	e79d      	b.n	8008696 <_strtol_l.isra.0+0x16>
 800875a:	f1b8 0f00 	cmp.w	r8, #0
 800875e:	d000      	beq.n	8008762 <_strtol_l.isra.0+0xe2>
 8008760:	426d      	negs	r5, r5
 8008762:	2a00      	cmp	r2, #0
 8008764:	d0f7      	beq.n	8008756 <_strtol_l.isra.0+0xd6>
 8008766:	b10e      	cbz	r6, 800876c <_strtol_l.isra.0+0xec>
 8008768:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800876c:	6011      	str	r1, [r2, #0]
 800876e:	e7f2      	b.n	8008756 <_strtol_l.isra.0+0xd6>
 8008770:	2430      	movs	r4, #48	; 0x30
 8008772:	2b00      	cmp	r3, #0
 8008774:	d1b3      	bne.n	80086de <_strtol_l.isra.0+0x5e>
 8008776:	2308      	movs	r3, #8
 8008778:	e7b1      	b.n	80086de <_strtol_l.isra.0+0x5e>
 800877a:	2c30      	cmp	r4, #48	; 0x30
 800877c:	d0a4      	beq.n	80086c8 <_strtol_l.isra.0+0x48>
 800877e:	230a      	movs	r3, #10
 8008780:	e7ad      	b.n	80086de <_strtol_l.isra.0+0x5e>
 8008782:	bf00      	nop
 8008784:	0800b911 	.word	0x0800b911

08008788 <_strtol_r>:
 8008788:	f7ff bf7a 	b.w	8008680 <_strtol_l.isra.0>

0800878c <__swbuf_r>:
 800878c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800878e:	460e      	mov	r6, r1
 8008790:	4614      	mov	r4, r2
 8008792:	4605      	mov	r5, r0
 8008794:	b118      	cbz	r0, 800879e <__swbuf_r+0x12>
 8008796:	6983      	ldr	r3, [r0, #24]
 8008798:	b90b      	cbnz	r3, 800879e <__swbuf_r+0x12>
 800879a:	f001 f84f 	bl	800983c <__sinit>
 800879e:	4b21      	ldr	r3, [pc, #132]	; (8008824 <__swbuf_r+0x98>)
 80087a0:	429c      	cmp	r4, r3
 80087a2:	d12b      	bne.n	80087fc <__swbuf_r+0x70>
 80087a4:	686c      	ldr	r4, [r5, #4]
 80087a6:	69a3      	ldr	r3, [r4, #24]
 80087a8:	60a3      	str	r3, [r4, #8]
 80087aa:	89a3      	ldrh	r3, [r4, #12]
 80087ac:	071a      	lsls	r2, r3, #28
 80087ae:	d52f      	bpl.n	8008810 <__swbuf_r+0x84>
 80087b0:	6923      	ldr	r3, [r4, #16]
 80087b2:	b36b      	cbz	r3, 8008810 <__swbuf_r+0x84>
 80087b4:	6923      	ldr	r3, [r4, #16]
 80087b6:	6820      	ldr	r0, [r4, #0]
 80087b8:	1ac0      	subs	r0, r0, r3
 80087ba:	6963      	ldr	r3, [r4, #20]
 80087bc:	b2f6      	uxtb	r6, r6
 80087be:	4283      	cmp	r3, r0
 80087c0:	4637      	mov	r7, r6
 80087c2:	dc04      	bgt.n	80087ce <__swbuf_r+0x42>
 80087c4:	4621      	mov	r1, r4
 80087c6:	4628      	mov	r0, r5
 80087c8:	f000 ffa4 	bl	8009714 <_fflush_r>
 80087cc:	bb30      	cbnz	r0, 800881c <__swbuf_r+0x90>
 80087ce:	68a3      	ldr	r3, [r4, #8]
 80087d0:	3b01      	subs	r3, #1
 80087d2:	60a3      	str	r3, [r4, #8]
 80087d4:	6823      	ldr	r3, [r4, #0]
 80087d6:	1c5a      	adds	r2, r3, #1
 80087d8:	6022      	str	r2, [r4, #0]
 80087da:	701e      	strb	r6, [r3, #0]
 80087dc:	6963      	ldr	r3, [r4, #20]
 80087de:	3001      	adds	r0, #1
 80087e0:	4283      	cmp	r3, r0
 80087e2:	d004      	beq.n	80087ee <__swbuf_r+0x62>
 80087e4:	89a3      	ldrh	r3, [r4, #12]
 80087e6:	07db      	lsls	r3, r3, #31
 80087e8:	d506      	bpl.n	80087f8 <__swbuf_r+0x6c>
 80087ea:	2e0a      	cmp	r6, #10
 80087ec:	d104      	bne.n	80087f8 <__swbuf_r+0x6c>
 80087ee:	4621      	mov	r1, r4
 80087f0:	4628      	mov	r0, r5
 80087f2:	f000 ff8f 	bl	8009714 <_fflush_r>
 80087f6:	b988      	cbnz	r0, 800881c <__swbuf_r+0x90>
 80087f8:	4638      	mov	r0, r7
 80087fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087fc:	4b0a      	ldr	r3, [pc, #40]	; (8008828 <__swbuf_r+0x9c>)
 80087fe:	429c      	cmp	r4, r3
 8008800:	d101      	bne.n	8008806 <__swbuf_r+0x7a>
 8008802:	68ac      	ldr	r4, [r5, #8]
 8008804:	e7cf      	b.n	80087a6 <__swbuf_r+0x1a>
 8008806:	4b09      	ldr	r3, [pc, #36]	; (800882c <__swbuf_r+0xa0>)
 8008808:	429c      	cmp	r4, r3
 800880a:	bf08      	it	eq
 800880c:	68ec      	ldreq	r4, [r5, #12]
 800880e:	e7ca      	b.n	80087a6 <__swbuf_r+0x1a>
 8008810:	4621      	mov	r1, r4
 8008812:	4628      	mov	r0, r5
 8008814:	f000 f80c 	bl	8008830 <__swsetup_r>
 8008818:	2800      	cmp	r0, #0
 800881a:	d0cb      	beq.n	80087b4 <__swbuf_r+0x28>
 800881c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008820:	e7ea      	b.n	80087f8 <__swbuf_r+0x6c>
 8008822:	bf00      	nop
 8008824:	0800bac8 	.word	0x0800bac8
 8008828:	0800bae8 	.word	0x0800bae8
 800882c:	0800baa8 	.word	0x0800baa8

08008830 <__swsetup_r>:
 8008830:	4b32      	ldr	r3, [pc, #200]	; (80088fc <__swsetup_r+0xcc>)
 8008832:	b570      	push	{r4, r5, r6, lr}
 8008834:	681d      	ldr	r5, [r3, #0]
 8008836:	4606      	mov	r6, r0
 8008838:	460c      	mov	r4, r1
 800883a:	b125      	cbz	r5, 8008846 <__swsetup_r+0x16>
 800883c:	69ab      	ldr	r3, [r5, #24]
 800883e:	b913      	cbnz	r3, 8008846 <__swsetup_r+0x16>
 8008840:	4628      	mov	r0, r5
 8008842:	f000 fffb 	bl	800983c <__sinit>
 8008846:	4b2e      	ldr	r3, [pc, #184]	; (8008900 <__swsetup_r+0xd0>)
 8008848:	429c      	cmp	r4, r3
 800884a:	d10f      	bne.n	800886c <__swsetup_r+0x3c>
 800884c:	686c      	ldr	r4, [r5, #4]
 800884e:	89a3      	ldrh	r3, [r4, #12]
 8008850:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008854:	0719      	lsls	r1, r3, #28
 8008856:	d42c      	bmi.n	80088b2 <__swsetup_r+0x82>
 8008858:	06dd      	lsls	r5, r3, #27
 800885a:	d411      	bmi.n	8008880 <__swsetup_r+0x50>
 800885c:	2309      	movs	r3, #9
 800885e:	6033      	str	r3, [r6, #0]
 8008860:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008864:	81a3      	strh	r3, [r4, #12]
 8008866:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800886a:	e03e      	b.n	80088ea <__swsetup_r+0xba>
 800886c:	4b25      	ldr	r3, [pc, #148]	; (8008904 <__swsetup_r+0xd4>)
 800886e:	429c      	cmp	r4, r3
 8008870:	d101      	bne.n	8008876 <__swsetup_r+0x46>
 8008872:	68ac      	ldr	r4, [r5, #8]
 8008874:	e7eb      	b.n	800884e <__swsetup_r+0x1e>
 8008876:	4b24      	ldr	r3, [pc, #144]	; (8008908 <__swsetup_r+0xd8>)
 8008878:	429c      	cmp	r4, r3
 800887a:	bf08      	it	eq
 800887c:	68ec      	ldreq	r4, [r5, #12]
 800887e:	e7e6      	b.n	800884e <__swsetup_r+0x1e>
 8008880:	0758      	lsls	r0, r3, #29
 8008882:	d512      	bpl.n	80088aa <__swsetup_r+0x7a>
 8008884:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008886:	b141      	cbz	r1, 800889a <__swsetup_r+0x6a>
 8008888:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800888c:	4299      	cmp	r1, r3
 800888e:	d002      	beq.n	8008896 <__swsetup_r+0x66>
 8008890:	4630      	mov	r0, r6
 8008892:	f7fd ff87 	bl	80067a4 <_free_r>
 8008896:	2300      	movs	r3, #0
 8008898:	6363      	str	r3, [r4, #52]	; 0x34
 800889a:	89a3      	ldrh	r3, [r4, #12]
 800889c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80088a0:	81a3      	strh	r3, [r4, #12]
 80088a2:	2300      	movs	r3, #0
 80088a4:	6063      	str	r3, [r4, #4]
 80088a6:	6923      	ldr	r3, [r4, #16]
 80088a8:	6023      	str	r3, [r4, #0]
 80088aa:	89a3      	ldrh	r3, [r4, #12]
 80088ac:	f043 0308 	orr.w	r3, r3, #8
 80088b0:	81a3      	strh	r3, [r4, #12]
 80088b2:	6923      	ldr	r3, [r4, #16]
 80088b4:	b94b      	cbnz	r3, 80088ca <__swsetup_r+0x9a>
 80088b6:	89a3      	ldrh	r3, [r4, #12]
 80088b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80088bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088c0:	d003      	beq.n	80088ca <__swsetup_r+0x9a>
 80088c2:	4621      	mov	r1, r4
 80088c4:	4630      	mov	r0, r6
 80088c6:	f001 fbf1 	bl	800a0ac <__smakebuf_r>
 80088ca:	89a0      	ldrh	r0, [r4, #12]
 80088cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088d0:	f010 0301 	ands.w	r3, r0, #1
 80088d4:	d00a      	beq.n	80088ec <__swsetup_r+0xbc>
 80088d6:	2300      	movs	r3, #0
 80088d8:	60a3      	str	r3, [r4, #8]
 80088da:	6963      	ldr	r3, [r4, #20]
 80088dc:	425b      	negs	r3, r3
 80088de:	61a3      	str	r3, [r4, #24]
 80088e0:	6923      	ldr	r3, [r4, #16]
 80088e2:	b943      	cbnz	r3, 80088f6 <__swsetup_r+0xc6>
 80088e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80088e8:	d1ba      	bne.n	8008860 <__swsetup_r+0x30>
 80088ea:	bd70      	pop	{r4, r5, r6, pc}
 80088ec:	0781      	lsls	r1, r0, #30
 80088ee:	bf58      	it	pl
 80088f0:	6963      	ldrpl	r3, [r4, #20]
 80088f2:	60a3      	str	r3, [r4, #8]
 80088f4:	e7f4      	b.n	80088e0 <__swsetup_r+0xb0>
 80088f6:	2000      	movs	r0, #0
 80088f8:	e7f7      	b.n	80088ea <__swsetup_r+0xba>
 80088fa:	bf00      	nop
 80088fc:	2000000c 	.word	0x2000000c
 8008900:	0800bac8 	.word	0x0800bac8
 8008904:	0800bae8 	.word	0x0800bae8
 8008908:	0800baa8 	.word	0x0800baa8

0800890c <abort>:
 800890c:	b508      	push	{r3, lr}
 800890e:	2006      	movs	r0, #6
 8008910:	f002 face 	bl	800aeb0 <raise>
 8008914:	2001      	movs	r0, #1
 8008916:	f7fa f9cb 	bl	8002cb0 <_exit>

0800891a <quorem>:
 800891a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800891e:	6903      	ldr	r3, [r0, #16]
 8008920:	690c      	ldr	r4, [r1, #16]
 8008922:	42a3      	cmp	r3, r4
 8008924:	4607      	mov	r7, r0
 8008926:	f2c0 8081 	blt.w	8008a2c <quorem+0x112>
 800892a:	3c01      	subs	r4, #1
 800892c:	f101 0814 	add.w	r8, r1, #20
 8008930:	f100 0514 	add.w	r5, r0, #20
 8008934:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008938:	9301      	str	r3, [sp, #4]
 800893a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800893e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008942:	3301      	adds	r3, #1
 8008944:	429a      	cmp	r2, r3
 8008946:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800894a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800894e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008952:	d331      	bcc.n	80089b8 <quorem+0x9e>
 8008954:	f04f 0e00 	mov.w	lr, #0
 8008958:	4640      	mov	r0, r8
 800895a:	46ac      	mov	ip, r5
 800895c:	46f2      	mov	sl, lr
 800895e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008962:	b293      	uxth	r3, r2
 8008964:	fb06 e303 	mla	r3, r6, r3, lr
 8008968:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800896c:	b29b      	uxth	r3, r3
 800896e:	ebaa 0303 	sub.w	r3, sl, r3
 8008972:	0c12      	lsrs	r2, r2, #16
 8008974:	f8dc a000 	ldr.w	sl, [ip]
 8008978:	fb06 e202 	mla	r2, r6, r2, lr
 800897c:	fa13 f38a 	uxtah	r3, r3, sl
 8008980:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008984:	fa1f fa82 	uxth.w	sl, r2
 8008988:	f8dc 2000 	ldr.w	r2, [ip]
 800898c:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008990:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008994:	b29b      	uxth	r3, r3
 8008996:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800899a:	4581      	cmp	r9, r0
 800899c:	f84c 3b04 	str.w	r3, [ip], #4
 80089a0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80089a4:	d2db      	bcs.n	800895e <quorem+0x44>
 80089a6:	f855 300b 	ldr.w	r3, [r5, fp]
 80089aa:	b92b      	cbnz	r3, 80089b8 <quorem+0x9e>
 80089ac:	9b01      	ldr	r3, [sp, #4]
 80089ae:	3b04      	subs	r3, #4
 80089b0:	429d      	cmp	r5, r3
 80089b2:	461a      	mov	r2, r3
 80089b4:	d32e      	bcc.n	8008a14 <quorem+0xfa>
 80089b6:	613c      	str	r4, [r7, #16]
 80089b8:	4638      	mov	r0, r7
 80089ba:	f001 fec5 	bl	800a748 <__mcmp>
 80089be:	2800      	cmp	r0, #0
 80089c0:	db24      	blt.n	8008a0c <quorem+0xf2>
 80089c2:	3601      	adds	r6, #1
 80089c4:	4628      	mov	r0, r5
 80089c6:	f04f 0c00 	mov.w	ip, #0
 80089ca:	f858 2b04 	ldr.w	r2, [r8], #4
 80089ce:	f8d0 e000 	ldr.w	lr, [r0]
 80089d2:	b293      	uxth	r3, r2
 80089d4:	ebac 0303 	sub.w	r3, ip, r3
 80089d8:	0c12      	lsrs	r2, r2, #16
 80089da:	fa13 f38e 	uxtah	r3, r3, lr
 80089de:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80089e2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089ec:	45c1      	cmp	r9, r8
 80089ee:	f840 3b04 	str.w	r3, [r0], #4
 80089f2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80089f6:	d2e8      	bcs.n	80089ca <quorem+0xb0>
 80089f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a00:	b922      	cbnz	r2, 8008a0c <quorem+0xf2>
 8008a02:	3b04      	subs	r3, #4
 8008a04:	429d      	cmp	r5, r3
 8008a06:	461a      	mov	r2, r3
 8008a08:	d30a      	bcc.n	8008a20 <quorem+0x106>
 8008a0a:	613c      	str	r4, [r7, #16]
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	b003      	add	sp, #12
 8008a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a14:	6812      	ldr	r2, [r2, #0]
 8008a16:	3b04      	subs	r3, #4
 8008a18:	2a00      	cmp	r2, #0
 8008a1a:	d1cc      	bne.n	80089b6 <quorem+0x9c>
 8008a1c:	3c01      	subs	r4, #1
 8008a1e:	e7c7      	b.n	80089b0 <quorem+0x96>
 8008a20:	6812      	ldr	r2, [r2, #0]
 8008a22:	3b04      	subs	r3, #4
 8008a24:	2a00      	cmp	r2, #0
 8008a26:	d1f0      	bne.n	8008a0a <quorem+0xf0>
 8008a28:	3c01      	subs	r4, #1
 8008a2a:	e7eb      	b.n	8008a04 <quorem+0xea>
 8008a2c:	2000      	movs	r0, #0
 8008a2e:	e7ee      	b.n	8008a0e <quorem+0xf4>

08008a30 <_dtoa_r>:
 8008a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a34:	ed2d 8b02 	vpush	{d8}
 8008a38:	ec57 6b10 	vmov	r6, r7, d0
 8008a3c:	b095      	sub	sp, #84	; 0x54
 8008a3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008a40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008a44:	9105      	str	r1, [sp, #20]
 8008a46:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008a4a:	4604      	mov	r4, r0
 8008a4c:	9209      	str	r2, [sp, #36]	; 0x24
 8008a4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a50:	b975      	cbnz	r5, 8008a70 <_dtoa_r+0x40>
 8008a52:	2010      	movs	r0, #16
 8008a54:	f7fd fe96 	bl	8006784 <malloc>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	6260      	str	r0, [r4, #36]	; 0x24
 8008a5c:	b920      	cbnz	r0, 8008a68 <_dtoa_r+0x38>
 8008a5e:	4bb2      	ldr	r3, [pc, #712]	; (8008d28 <_dtoa_r+0x2f8>)
 8008a60:	21ea      	movs	r1, #234	; 0xea
 8008a62:	48b2      	ldr	r0, [pc, #712]	; (8008d2c <_dtoa_r+0x2fc>)
 8008a64:	f7fd fe20 	bl	80066a8 <__assert_func>
 8008a68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008a6c:	6005      	str	r5, [r0, #0]
 8008a6e:	60c5      	str	r5, [r0, #12]
 8008a70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a72:	6819      	ldr	r1, [r3, #0]
 8008a74:	b151      	cbz	r1, 8008a8c <_dtoa_r+0x5c>
 8008a76:	685a      	ldr	r2, [r3, #4]
 8008a78:	604a      	str	r2, [r1, #4]
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	4093      	lsls	r3, r2
 8008a7e:	608b      	str	r3, [r1, #8]
 8008a80:	4620      	mov	r0, r4
 8008a82:	f001 fbd9 	bl	800a238 <_Bfree>
 8008a86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a88:	2200      	movs	r2, #0
 8008a8a:	601a      	str	r2, [r3, #0]
 8008a8c:	1e3b      	subs	r3, r7, #0
 8008a8e:	bfb9      	ittee	lt
 8008a90:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008a94:	9303      	strlt	r3, [sp, #12]
 8008a96:	2300      	movge	r3, #0
 8008a98:	f8c8 3000 	strge.w	r3, [r8]
 8008a9c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008aa0:	4ba3      	ldr	r3, [pc, #652]	; (8008d30 <_dtoa_r+0x300>)
 8008aa2:	bfbc      	itt	lt
 8008aa4:	2201      	movlt	r2, #1
 8008aa6:	f8c8 2000 	strlt.w	r2, [r8]
 8008aaa:	ea33 0309 	bics.w	r3, r3, r9
 8008aae:	d11b      	bne.n	8008ae8 <_dtoa_r+0xb8>
 8008ab0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008ab2:	f242 730f 	movw	r3, #9999	; 0x270f
 8008ab6:	6013      	str	r3, [r2, #0]
 8008ab8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008abc:	4333      	orrs	r3, r6
 8008abe:	f000 857a 	beq.w	80095b6 <_dtoa_r+0xb86>
 8008ac2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ac4:	b963      	cbnz	r3, 8008ae0 <_dtoa_r+0xb0>
 8008ac6:	4b9b      	ldr	r3, [pc, #620]	; (8008d34 <_dtoa_r+0x304>)
 8008ac8:	e024      	b.n	8008b14 <_dtoa_r+0xe4>
 8008aca:	4b9b      	ldr	r3, [pc, #620]	; (8008d38 <_dtoa_r+0x308>)
 8008acc:	9300      	str	r3, [sp, #0]
 8008ace:	3308      	adds	r3, #8
 8008ad0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008ad2:	6013      	str	r3, [r2, #0]
 8008ad4:	9800      	ldr	r0, [sp, #0]
 8008ad6:	b015      	add	sp, #84	; 0x54
 8008ad8:	ecbd 8b02 	vpop	{d8}
 8008adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ae0:	4b94      	ldr	r3, [pc, #592]	; (8008d34 <_dtoa_r+0x304>)
 8008ae2:	9300      	str	r3, [sp, #0]
 8008ae4:	3303      	adds	r3, #3
 8008ae6:	e7f3      	b.n	8008ad0 <_dtoa_r+0xa0>
 8008ae8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008aec:	2200      	movs	r2, #0
 8008aee:	ec51 0b17 	vmov	r0, r1, d7
 8008af2:	2300      	movs	r3, #0
 8008af4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008af8:	f7f7 fffe 	bl	8000af8 <__aeabi_dcmpeq>
 8008afc:	4680      	mov	r8, r0
 8008afe:	b158      	cbz	r0, 8008b18 <_dtoa_r+0xe8>
 8008b00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b02:	2301      	movs	r3, #1
 8008b04:	6013      	str	r3, [r2, #0]
 8008b06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f000 8551 	beq.w	80095b0 <_dtoa_r+0xb80>
 8008b0e:	488b      	ldr	r0, [pc, #556]	; (8008d3c <_dtoa_r+0x30c>)
 8008b10:	6018      	str	r0, [r3, #0]
 8008b12:	1e43      	subs	r3, r0, #1
 8008b14:	9300      	str	r3, [sp, #0]
 8008b16:	e7dd      	b.n	8008ad4 <_dtoa_r+0xa4>
 8008b18:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008b1c:	aa12      	add	r2, sp, #72	; 0x48
 8008b1e:	a913      	add	r1, sp, #76	; 0x4c
 8008b20:	4620      	mov	r0, r4
 8008b22:	f001 ff31 	bl	800a988 <__d2b>
 8008b26:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b2a:	4683      	mov	fp, r0
 8008b2c:	2d00      	cmp	r5, #0
 8008b2e:	d07c      	beq.n	8008c2a <_dtoa_r+0x1fa>
 8008b30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b32:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008b36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b3a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008b3e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008b42:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008b46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008b4a:	4b7d      	ldr	r3, [pc, #500]	; (8008d40 <_dtoa_r+0x310>)
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	4630      	mov	r0, r6
 8008b50:	4639      	mov	r1, r7
 8008b52:	f7f7 fbb1 	bl	80002b8 <__aeabi_dsub>
 8008b56:	a36e      	add	r3, pc, #440	; (adr r3, 8008d10 <_dtoa_r+0x2e0>)
 8008b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b5c:	f7f7 fd64 	bl	8000628 <__aeabi_dmul>
 8008b60:	a36d      	add	r3, pc, #436	; (adr r3, 8008d18 <_dtoa_r+0x2e8>)
 8008b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b66:	f7f7 fba9 	bl	80002bc <__adddf3>
 8008b6a:	4606      	mov	r6, r0
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	460f      	mov	r7, r1
 8008b70:	f7f7 fcf0 	bl	8000554 <__aeabi_i2d>
 8008b74:	a36a      	add	r3, pc, #424	; (adr r3, 8008d20 <_dtoa_r+0x2f0>)
 8008b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b7a:	f7f7 fd55 	bl	8000628 <__aeabi_dmul>
 8008b7e:	4602      	mov	r2, r0
 8008b80:	460b      	mov	r3, r1
 8008b82:	4630      	mov	r0, r6
 8008b84:	4639      	mov	r1, r7
 8008b86:	f7f7 fb99 	bl	80002bc <__adddf3>
 8008b8a:	4606      	mov	r6, r0
 8008b8c:	460f      	mov	r7, r1
 8008b8e:	f7f7 fffb 	bl	8000b88 <__aeabi_d2iz>
 8008b92:	2200      	movs	r2, #0
 8008b94:	4682      	mov	sl, r0
 8008b96:	2300      	movs	r3, #0
 8008b98:	4630      	mov	r0, r6
 8008b9a:	4639      	mov	r1, r7
 8008b9c:	f7f7 ffb6 	bl	8000b0c <__aeabi_dcmplt>
 8008ba0:	b148      	cbz	r0, 8008bb6 <_dtoa_r+0x186>
 8008ba2:	4650      	mov	r0, sl
 8008ba4:	f7f7 fcd6 	bl	8000554 <__aeabi_i2d>
 8008ba8:	4632      	mov	r2, r6
 8008baa:	463b      	mov	r3, r7
 8008bac:	f7f7 ffa4 	bl	8000af8 <__aeabi_dcmpeq>
 8008bb0:	b908      	cbnz	r0, 8008bb6 <_dtoa_r+0x186>
 8008bb2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008bb6:	f1ba 0f16 	cmp.w	sl, #22
 8008bba:	d854      	bhi.n	8008c66 <_dtoa_r+0x236>
 8008bbc:	4b61      	ldr	r3, [pc, #388]	; (8008d44 <_dtoa_r+0x314>)
 8008bbe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008bca:	f7f7 ff9f 	bl	8000b0c <__aeabi_dcmplt>
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	d04b      	beq.n	8008c6a <_dtoa_r+0x23a>
 8008bd2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	930e      	str	r3, [sp, #56]	; 0x38
 8008bda:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008bdc:	1b5d      	subs	r5, r3, r5
 8008bde:	1e6b      	subs	r3, r5, #1
 8008be0:	9304      	str	r3, [sp, #16]
 8008be2:	bf43      	ittte	mi
 8008be4:	2300      	movmi	r3, #0
 8008be6:	f1c5 0801 	rsbmi	r8, r5, #1
 8008bea:	9304      	strmi	r3, [sp, #16]
 8008bec:	f04f 0800 	movpl.w	r8, #0
 8008bf0:	f1ba 0f00 	cmp.w	sl, #0
 8008bf4:	db3b      	blt.n	8008c6e <_dtoa_r+0x23e>
 8008bf6:	9b04      	ldr	r3, [sp, #16]
 8008bf8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008bfc:	4453      	add	r3, sl
 8008bfe:	9304      	str	r3, [sp, #16]
 8008c00:	2300      	movs	r3, #0
 8008c02:	9306      	str	r3, [sp, #24]
 8008c04:	9b05      	ldr	r3, [sp, #20]
 8008c06:	2b09      	cmp	r3, #9
 8008c08:	d869      	bhi.n	8008cde <_dtoa_r+0x2ae>
 8008c0a:	2b05      	cmp	r3, #5
 8008c0c:	bfc4      	itt	gt
 8008c0e:	3b04      	subgt	r3, #4
 8008c10:	9305      	strgt	r3, [sp, #20]
 8008c12:	9b05      	ldr	r3, [sp, #20]
 8008c14:	f1a3 0302 	sub.w	r3, r3, #2
 8008c18:	bfcc      	ite	gt
 8008c1a:	2500      	movgt	r5, #0
 8008c1c:	2501      	movle	r5, #1
 8008c1e:	2b03      	cmp	r3, #3
 8008c20:	d869      	bhi.n	8008cf6 <_dtoa_r+0x2c6>
 8008c22:	e8df f003 	tbb	[pc, r3]
 8008c26:	4e2c      	.short	0x4e2c
 8008c28:	5a4c      	.short	0x5a4c
 8008c2a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008c2e:	441d      	add	r5, r3
 8008c30:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008c34:	2b20      	cmp	r3, #32
 8008c36:	bfc1      	itttt	gt
 8008c38:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008c3c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008c40:	fa09 f303 	lslgt.w	r3, r9, r3
 8008c44:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008c48:	bfda      	itte	le
 8008c4a:	f1c3 0320 	rsble	r3, r3, #32
 8008c4e:	fa06 f003 	lslle.w	r0, r6, r3
 8008c52:	4318      	orrgt	r0, r3
 8008c54:	f7f7 fc6e 	bl	8000534 <__aeabi_ui2d>
 8008c58:	2301      	movs	r3, #1
 8008c5a:	4606      	mov	r6, r0
 8008c5c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008c60:	3d01      	subs	r5, #1
 8008c62:	9310      	str	r3, [sp, #64]	; 0x40
 8008c64:	e771      	b.n	8008b4a <_dtoa_r+0x11a>
 8008c66:	2301      	movs	r3, #1
 8008c68:	e7b6      	b.n	8008bd8 <_dtoa_r+0x1a8>
 8008c6a:	900e      	str	r0, [sp, #56]	; 0x38
 8008c6c:	e7b5      	b.n	8008bda <_dtoa_r+0x1aa>
 8008c6e:	f1ca 0300 	rsb	r3, sl, #0
 8008c72:	9306      	str	r3, [sp, #24]
 8008c74:	2300      	movs	r3, #0
 8008c76:	eba8 080a 	sub.w	r8, r8, sl
 8008c7a:	930d      	str	r3, [sp, #52]	; 0x34
 8008c7c:	e7c2      	b.n	8008c04 <_dtoa_r+0x1d4>
 8008c7e:	2300      	movs	r3, #0
 8008c80:	9308      	str	r3, [sp, #32]
 8008c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	dc39      	bgt.n	8008cfc <_dtoa_r+0x2cc>
 8008c88:	f04f 0901 	mov.w	r9, #1
 8008c8c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008c90:	464b      	mov	r3, r9
 8008c92:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008c96:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008c98:	2200      	movs	r2, #0
 8008c9a:	6042      	str	r2, [r0, #4]
 8008c9c:	2204      	movs	r2, #4
 8008c9e:	f102 0614 	add.w	r6, r2, #20
 8008ca2:	429e      	cmp	r6, r3
 8008ca4:	6841      	ldr	r1, [r0, #4]
 8008ca6:	d92f      	bls.n	8008d08 <_dtoa_r+0x2d8>
 8008ca8:	4620      	mov	r0, r4
 8008caa:	f001 fa85 	bl	800a1b8 <_Balloc>
 8008cae:	9000      	str	r0, [sp, #0]
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	d14b      	bne.n	8008d4c <_dtoa_r+0x31c>
 8008cb4:	4b24      	ldr	r3, [pc, #144]	; (8008d48 <_dtoa_r+0x318>)
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008cbc:	e6d1      	b.n	8008a62 <_dtoa_r+0x32>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e7de      	b.n	8008c80 <_dtoa_r+0x250>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	9308      	str	r3, [sp, #32]
 8008cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cc8:	eb0a 0903 	add.w	r9, sl, r3
 8008ccc:	f109 0301 	add.w	r3, r9, #1
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	9301      	str	r3, [sp, #4]
 8008cd4:	bfb8      	it	lt
 8008cd6:	2301      	movlt	r3, #1
 8008cd8:	e7dd      	b.n	8008c96 <_dtoa_r+0x266>
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e7f2      	b.n	8008cc4 <_dtoa_r+0x294>
 8008cde:	2501      	movs	r5, #1
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	9305      	str	r3, [sp, #20]
 8008ce4:	9508      	str	r5, [sp, #32]
 8008ce6:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8008cea:	2200      	movs	r2, #0
 8008cec:	f8cd 9004 	str.w	r9, [sp, #4]
 8008cf0:	2312      	movs	r3, #18
 8008cf2:	9209      	str	r2, [sp, #36]	; 0x24
 8008cf4:	e7cf      	b.n	8008c96 <_dtoa_r+0x266>
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	9308      	str	r3, [sp, #32]
 8008cfa:	e7f4      	b.n	8008ce6 <_dtoa_r+0x2b6>
 8008cfc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008d00:	f8cd 9004 	str.w	r9, [sp, #4]
 8008d04:	464b      	mov	r3, r9
 8008d06:	e7c6      	b.n	8008c96 <_dtoa_r+0x266>
 8008d08:	3101      	adds	r1, #1
 8008d0a:	6041      	str	r1, [r0, #4]
 8008d0c:	0052      	lsls	r2, r2, #1
 8008d0e:	e7c6      	b.n	8008c9e <_dtoa_r+0x26e>
 8008d10:	636f4361 	.word	0x636f4361
 8008d14:	3fd287a7 	.word	0x3fd287a7
 8008d18:	8b60c8b3 	.word	0x8b60c8b3
 8008d1c:	3fc68a28 	.word	0x3fc68a28
 8008d20:	509f79fb 	.word	0x509f79fb
 8008d24:	3fd34413 	.word	0x3fd34413
 8008d28:	0800ba1e 	.word	0x0800ba1e
 8008d2c:	0800ba35 	.word	0x0800ba35
 8008d30:	7ff00000 	.word	0x7ff00000
 8008d34:	0800ba1a 	.word	0x0800ba1a
 8008d38:	0800ba11 	.word	0x0800ba11
 8008d3c:	0800b896 	.word	0x0800b896
 8008d40:	3ff80000 	.word	0x3ff80000
 8008d44:	0800bc10 	.word	0x0800bc10
 8008d48:	0800ba94 	.word	0x0800ba94
 8008d4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d4e:	9a00      	ldr	r2, [sp, #0]
 8008d50:	601a      	str	r2, [r3, #0]
 8008d52:	9b01      	ldr	r3, [sp, #4]
 8008d54:	2b0e      	cmp	r3, #14
 8008d56:	f200 80ad 	bhi.w	8008eb4 <_dtoa_r+0x484>
 8008d5a:	2d00      	cmp	r5, #0
 8008d5c:	f000 80aa 	beq.w	8008eb4 <_dtoa_r+0x484>
 8008d60:	f1ba 0f00 	cmp.w	sl, #0
 8008d64:	dd36      	ble.n	8008dd4 <_dtoa_r+0x3a4>
 8008d66:	4ac3      	ldr	r2, [pc, #780]	; (8009074 <_dtoa_r+0x644>)
 8008d68:	f00a 030f 	and.w	r3, sl, #15
 8008d6c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008d70:	ed93 7b00 	vldr	d7, [r3]
 8008d74:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008d78:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008d7c:	eeb0 8a47 	vmov.f32	s16, s14
 8008d80:	eef0 8a67 	vmov.f32	s17, s15
 8008d84:	d016      	beq.n	8008db4 <_dtoa_r+0x384>
 8008d86:	4bbc      	ldr	r3, [pc, #752]	; (8009078 <_dtoa_r+0x648>)
 8008d88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008d8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d90:	f7f7 fd74 	bl	800087c <__aeabi_ddiv>
 8008d94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d98:	f007 070f 	and.w	r7, r7, #15
 8008d9c:	2503      	movs	r5, #3
 8008d9e:	4eb6      	ldr	r6, [pc, #728]	; (8009078 <_dtoa_r+0x648>)
 8008da0:	b957      	cbnz	r7, 8008db8 <_dtoa_r+0x388>
 8008da2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008da6:	ec53 2b18 	vmov	r2, r3, d8
 8008daa:	f7f7 fd67 	bl	800087c <__aeabi_ddiv>
 8008dae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008db2:	e029      	b.n	8008e08 <_dtoa_r+0x3d8>
 8008db4:	2502      	movs	r5, #2
 8008db6:	e7f2      	b.n	8008d9e <_dtoa_r+0x36e>
 8008db8:	07f9      	lsls	r1, r7, #31
 8008dba:	d508      	bpl.n	8008dce <_dtoa_r+0x39e>
 8008dbc:	ec51 0b18 	vmov	r0, r1, d8
 8008dc0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008dc4:	f7f7 fc30 	bl	8000628 <__aeabi_dmul>
 8008dc8:	ec41 0b18 	vmov	d8, r0, r1
 8008dcc:	3501      	adds	r5, #1
 8008dce:	107f      	asrs	r7, r7, #1
 8008dd0:	3608      	adds	r6, #8
 8008dd2:	e7e5      	b.n	8008da0 <_dtoa_r+0x370>
 8008dd4:	f000 80a6 	beq.w	8008f24 <_dtoa_r+0x4f4>
 8008dd8:	f1ca 0600 	rsb	r6, sl, #0
 8008ddc:	4ba5      	ldr	r3, [pc, #660]	; (8009074 <_dtoa_r+0x644>)
 8008dde:	4fa6      	ldr	r7, [pc, #664]	; (8009078 <_dtoa_r+0x648>)
 8008de0:	f006 020f 	and.w	r2, r6, #15
 8008de4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008df0:	f7f7 fc1a 	bl	8000628 <__aeabi_dmul>
 8008df4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008df8:	1136      	asrs	r6, r6, #4
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	2502      	movs	r5, #2
 8008dfe:	2e00      	cmp	r6, #0
 8008e00:	f040 8085 	bne.w	8008f0e <_dtoa_r+0x4de>
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d1d2      	bne.n	8008dae <_dtoa_r+0x37e>
 8008e08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	f000 808c 	beq.w	8008f28 <_dtoa_r+0x4f8>
 8008e10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008e14:	4b99      	ldr	r3, [pc, #612]	; (800907c <_dtoa_r+0x64c>)
 8008e16:	2200      	movs	r2, #0
 8008e18:	4630      	mov	r0, r6
 8008e1a:	4639      	mov	r1, r7
 8008e1c:	f7f7 fe76 	bl	8000b0c <__aeabi_dcmplt>
 8008e20:	2800      	cmp	r0, #0
 8008e22:	f000 8081 	beq.w	8008f28 <_dtoa_r+0x4f8>
 8008e26:	9b01      	ldr	r3, [sp, #4]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d07d      	beq.n	8008f28 <_dtoa_r+0x4f8>
 8008e2c:	f1b9 0f00 	cmp.w	r9, #0
 8008e30:	dd3c      	ble.n	8008eac <_dtoa_r+0x47c>
 8008e32:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8008e36:	9307      	str	r3, [sp, #28]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	4b91      	ldr	r3, [pc, #580]	; (8009080 <_dtoa_r+0x650>)
 8008e3c:	4630      	mov	r0, r6
 8008e3e:	4639      	mov	r1, r7
 8008e40:	f7f7 fbf2 	bl	8000628 <__aeabi_dmul>
 8008e44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e48:	3501      	adds	r5, #1
 8008e4a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008e4e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008e52:	4628      	mov	r0, r5
 8008e54:	f7f7 fb7e 	bl	8000554 <__aeabi_i2d>
 8008e58:	4632      	mov	r2, r6
 8008e5a:	463b      	mov	r3, r7
 8008e5c:	f7f7 fbe4 	bl	8000628 <__aeabi_dmul>
 8008e60:	4b88      	ldr	r3, [pc, #544]	; (8009084 <_dtoa_r+0x654>)
 8008e62:	2200      	movs	r2, #0
 8008e64:	f7f7 fa2a 	bl	80002bc <__adddf3>
 8008e68:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008e6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e70:	9303      	str	r3, [sp, #12]
 8008e72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d15c      	bne.n	8008f32 <_dtoa_r+0x502>
 8008e78:	4b83      	ldr	r3, [pc, #524]	; (8009088 <_dtoa_r+0x658>)
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	4630      	mov	r0, r6
 8008e7e:	4639      	mov	r1, r7
 8008e80:	f7f7 fa1a 	bl	80002b8 <__aeabi_dsub>
 8008e84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e88:	4606      	mov	r6, r0
 8008e8a:	460f      	mov	r7, r1
 8008e8c:	f7f7 fe5c 	bl	8000b48 <__aeabi_dcmpgt>
 8008e90:	2800      	cmp	r0, #0
 8008e92:	f040 8296 	bne.w	80093c2 <_dtoa_r+0x992>
 8008e96:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ea0:	4639      	mov	r1, r7
 8008ea2:	f7f7 fe33 	bl	8000b0c <__aeabi_dcmplt>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	f040 8288 	bne.w	80093bc <_dtoa_r+0x98c>
 8008eac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008eb0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008eb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	f2c0 8158 	blt.w	800916c <_dtoa_r+0x73c>
 8008ebc:	f1ba 0f0e 	cmp.w	sl, #14
 8008ec0:	f300 8154 	bgt.w	800916c <_dtoa_r+0x73c>
 8008ec4:	4b6b      	ldr	r3, [pc, #428]	; (8009074 <_dtoa_r+0x644>)
 8008ec6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008eca:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	f280 80e3 	bge.w	800909c <_dtoa_r+0x66c>
 8008ed6:	9b01      	ldr	r3, [sp, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	f300 80df 	bgt.w	800909c <_dtoa_r+0x66c>
 8008ede:	f040 826d 	bne.w	80093bc <_dtoa_r+0x98c>
 8008ee2:	4b69      	ldr	r3, [pc, #420]	; (8009088 <_dtoa_r+0x658>)
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	4640      	mov	r0, r8
 8008ee8:	4649      	mov	r1, r9
 8008eea:	f7f7 fb9d 	bl	8000628 <__aeabi_dmul>
 8008eee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ef2:	f7f7 fe1f 	bl	8000b34 <__aeabi_dcmpge>
 8008ef6:	9e01      	ldr	r6, [sp, #4]
 8008ef8:	4637      	mov	r7, r6
 8008efa:	2800      	cmp	r0, #0
 8008efc:	f040 8243 	bne.w	8009386 <_dtoa_r+0x956>
 8008f00:	9d00      	ldr	r5, [sp, #0]
 8008f02:	2331      	movs	r3, #49	; 0x31
 8008f04:	f805 3b01 	strb.w	r3, [r5], #1
 8008f08:	f10a 0a01 	add.w	sl, sl, #1
 8008f0c:	e23f      	b.n	800938e <_dtoa_r+0x95e>
 8008f0e:	07f2      	lsls	r2, r6, #31
 8008f10:	d505      	bpl.n	8008f1e <_dtoa_r+0x4ee>
 8008f12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f16:	f7f7 fb87 	bl	8000628 <__aeabi_dmul>
 8008f1a:	3501      	adds	r5, #1
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	1076      	asrs	r6, r6, #1
 8008f20:	3708      	adds	r7, #8
 8008f22:	e76c      	b.n	8008dfe <_dtoa_r+0x3ce>
 8008f24:	2502      	movs	r5, #2
 8008f26:	e76f      	b.n	8008e08 <_dtoa_r+0x3d8>
 8008f28:	9b01      	ldr	r3, [sp, #4]
 8008f2a:	f8cd a01c 	str.w	sl, [sp, #28]
 8008f2e:	930c      	str	r3, [sp, #48]	; 0x30
 8008f30:	e78d      	b.n	8008e4e <_dtoa_r+0x41e>
 8008f32:	9900      	ldr	r1, [sp, #0]
 8008f34:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008f36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f38:	4b4e      	ldr	r3, [pc, #312]	; (8009074 <_dtoa_r+0x644>)
 8008f3a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008f3e:	4401      	add	r1, r0
 8008f40:	9102      	str	r1, [sp, #8]
 8008f42:	9908      	ldr	r1, [sp, #32]
 8008f44:	eeb0 8a47 	vmov.f32	s16, s14
 8008f48:	eef0 8a67 	vmov.f32	s17, s15
 8008f4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f54:	2900      	cmp	r1, #0
 8008f56:	d045      	beq.n	8008fe4 <_dtoa_r+0x5b4>
 8008f58:	494c      	ldr	r1, [pc, #304]	; (800908c <_dtoa_r+0x65c>)
 8008f5a:	2000      	movs	r0, #0
 8008f5c:	f7f7 fc8e 	bl	800087c <__aeabi_ddiv>
 8008f60:	ec53 2b18 	vmov	r2, r3, d8
 8008f64:	f7f7 f9a8 	bl	80002b8 <__aeabi_dsub>
 8008f68:	9d00      	ldr	r5, [sp, #0]
 8008f6a:	ec41 0b18 	vmov	d8, r0, r1
 8008f6e:	4639      	mov	r1, r7
 8008f70:	4630      	mov	r0, r6
 8008f72:	f7f7 fe09 	bl	8000b88 <__aeabi_d2iz>
 8008f76:	900c      	str	r0, [sp, #48]	; 0x30
 8008f78:	f7f7 faec 	bl	8000554 <__aeabi_i2d>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	460b      	mov	r3, r1
 8008f80:	4630      	mov	r0, r6
 8008f82:	4639      	mov	r1, r7
 8008f84:	f7f7 f998 	bl	80002b8 <__aeabi_dsub>
 8008f88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f8a:	3330      	adds	r3, #48	; 0x30
 8008f8c:	f805 3b01 	strb.w	r3, [r5], #1
 8008f90:	ec53 2b18 	vmov	r2, r3, d8
 8008f94:	4606      	mov	r6, r0
 8008f96:	460f      	mov	r7, r1
 8008f98:	f7f7 fdb8 	bl	8000b0c <__aeabi_dcmplt>
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	d165      	bne.n	800906c <_dtoa_r+0x63c>
 8008fa0:	4632      	mov	r2, r6
 8008fa2:	463b      	mov	r3, r7
 8008fa4:	4935      	ldr	r1, [pc, #212]	; (800907c <_dtoa_r+0x64c>)
 8008fa6:	2000      	movs	r0, #0
 8008fa8:	f7f7 f986 	bl	80002b8 <__aeabi_dsub>
 8008fac:	ec53 2b18 	vmov	r2, r3, d8
 8008fb0:	f7f7 fdac 	bl	8000b0c <__aeabi_dcmplt>
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	f040 80b9 	bne.w	800912c <_dtoa_r+0x6fc>
 8008fba:	9b02      	ldr	r3, [sp, #8]
 8008fbc:	429d      	cmp	r5, r3
 8008fbe:	f43f af75 	beq.w	8008eac <_dtoa_r+0x47c>
 8008fc2:	4b2f      	ldr	r3, [pc, #188]	; (8009080 <_dtoa_r+0x650>)
 8008fc4:	ec51 0b18 	vmov	r0, r1, d8
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f7f7 fb2d 	bl	8000628 <__aeabi_dmul>
 8008fce:	4b2c      	ldr	r3, [pc, #176]	; (8009080 <_dtoa_r+0x650>)
 8008fd0:	ec41 0b18 	vmov	d8, r0, r1
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	4630      	mov	r0, r6
 8008fd8:	4639      	mov	r1, r7
 8008fda:	f7f7 fb25 	bl	8000628 <__aeabi_dmul>
 8008fde:	4606      	mov	r6, r0
 8008fe0:	460f      	mov	r7, r1
 8008fe2:	e7c4      	b.n	8008f6e <_dtoa_r+0x53e>
 8008fe4:	ec51 0b17 	vmov	r0, r1, d7
 8008fe8:	f7f7 fb1e 	bl	8000628 <__aeabi_dmul>
 8008fec:	9b02      	ldr	r3, [sp, #8]
 8008fee:	9d00      	ldr	r5, [sp, #0]
 8008ff0:	930c      	str	r3, [sp, #48]	; 0x30
 8008ff2:	ec41 0b18 	vmov	d8, r0, r1
 8008ff6:	4639      	mov	r1, r7
 8008ff8:	4630      	mov	r0, r6
 8008ffa:	f7f7 fdc5 	bl	8000b88 <__aeabi_d2iz>
 8008ffe:	9011      	str	r0, [sp, #68]	; 0x44
 8009000:	f7f7 faa8 	bl	8000554 <__aeabi_i2d>
 8009004:	4602      	mov	r2, r0
 8009006:	460b      	mov	r3, r1
 8009008:	4630      	mov	r0, r6
 800900a:	4639      	mov	r1, r7
 800900c:	f7f7 f954 	bl	80002b8 <__aeabi_dsub>
 8009010:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009012:	3330      	adds	r3, #48	; 0x30
 8009014:	f805 3b01 	strb.w	r3, [r5], #1
 8009018:	9b02      	ldr	r3, [sp, #8]
 800901a:	429d      	cmp	r5, r3
 800901c:	4606      	mov	r6, r0
 800901e:	460f      	mov	r7, r1
 8009020:	f04f 0200 	mov.w	r2, #0
 8009024:	d134      	bne.n	8009090 <_dtoa_r+0x660>
 8009026:	4b19      	ldr	r3, [pc, #100]	; (800908c <_dtoa_r+0x65c>)
 8009028:	ec51 0b18 	vmov	r0, r1, d8
 800902c:	f7f7 f946 	bl	80002bc <__adddf3>
 8009030:	4602      	mov	r2, r0
 8009032:	460b      	mov	r3, r1
 8009034:	4630      	mov	r0, r6
 8009036:	4639      	mov	r1, r7
 8009038:	f7f7 fd86 	bl	8000b48 <__aeabi_dcmpgt>
 800903c:	2800      	cmp	r0, #0
 800903e:	d175      	bne.n	800912c <_dtoa_r+0x6fc>
 8009040:	ec53 2b18 	vmov	r2, r3, d8
 8009044:	4911      	ldr	r1, [pc, #68]	; (800908c <_dtoa_r+0x65c>)
 8009046:	2000      	movs	r0, #0
 8009048:	f7f7 f936 	bl	80002b8 <__aeabi_dsub>
 800904c:	4602      	mov	r2, r0
 800904e:	460b      	mov	r3, r1
 8009050:	4630      	mov	r0, r6
 8009052:	4639      	mov	r1, r7
 8009054:	f7f7 fd5a 	bl	8000b0c <__aeabi_dcmplt>
 8009058:	2800      	cmp	r0, #0
 800905a:	f43f af27 	beq.w	8008eac <_dtoa_r+0x47c>
 800905e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009060:	1e6b      	subs	r3, r5, #1
 8009062:	930c      	str	r3, [sp, #48]	; 0x30
 8009064:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009068:	2b30      	cmp	r3, #48	; 0x30
 800906a:	d0f8      	beq.n	800905e <_dtoa_r+0x62e>
 800906c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009070:	e04a      	b.n	8009108 <_dtoa_r+0x6d8>
 8009072:	bf00      	nop
 8009074:	0800bc10 	.word	0x0800bc10
 8009078:	0800bbe8 	.word	0x0800bbe8
 800907c:	3ff00000 	.word	0x3ff00000
 8009080:	40240000 	.word	0x40240000
 8009084:	401c0000 	.word	0x401c0000
 8009088:	40140000 	.word	0x40140000
 800908c:	3fe00000 	.word	0x3fe00000
 8009090:	4baf      	ldr	r3, [pc, #700]	; (8009350 <_dtoa_r+0x920>)
 8009092:	f7f7 fac9 	bl	8000628 <__aeabi_dmul>
 8009096:	4606      	mov	r6, r0
 8009098:	460f      	mov	r7, r1
 800909a:	e7ac      	b.n	8008ff6 <_dtoa_r+0x5c6>
 800909c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80090a0:	9d00      	ldr	r5, [sp, #0]
 80090a2:	4642      	mov	r2, r8
 80090a4:	464b      	mov	r3, r9
 80090a6:	4630      	mov	r0, r6
 80090a8:	4639      	mov	r1, r7
 80090aa:	f7f7 fbe7 	bl	800087c <__aeabi_ddiv>
 80090ae:	f7f7 fd6b 	bl	8000b88 <__aeabi_d2iz>
 80090b2:	9002      	str	r0, [sp, #8]
 80090b4:	f7f7 fa4e 	bl	8000554 <__aeabi_i2d>
 80090b8:	4642      	mov	r2, r8
 80090ba:	464b      	mov	r3, r9
 80090bc:	f7f7 fab4 	bl	8000628 <__aeabi_dmul>
 80090c0:	4602      	mov	r2, r0
 80090c2:	460b      	mov	r3, r1
 80090c4:	4630      	mov	r0, r6
 80090c6:	4639      	mov	r1, r7
 80090c8:	f7f7 f8f6 	bl	80002b8 <__aeabi_dsub>
 80090cc:	9e02      	ldr	r6, [sp, #8]
 80090ce:	9f01      	ldr	r7, [sp, #4]
 80090d0:	3630      	adds	r6, #48	; 0x30
 80090d2:	f805 6b01 	strb.w	r6, [r5], #1
 80090d6:	9e00      	ldr	r6, [sp, #0]
 80090d8:	1bae      	subs	r6, r5, r6
 80090da:	42b7      	cmp	r7, r6
 80090dc:	4602      	mov	r2, r0
 80090de:	460b      	mov	r3, r1
 80090e0:	d137      	bne.n	8009152 <_dtoa_r+0x722>
 80090e2:	f7f7 f8eb 	bl	80002bc <__adddf3>
 80090e6:	4642      	mov	r2, r8
 80090e8:	464b      	mov	r3, r9
 80090ea:	4606      	mov	r6, r0
 80090ec:	460f      	mov	r7, r1
 80090ee:	f7f7 fd2b 	bl	8000b48 <__aeabi_dcmpgt>
 80090f2:	b9c8      	cbnz	r0, 8009128 <_dtoa_r+0x6f8>
 80090f4:	4642      	mov	r2, r8
 80090f6:	464b      	mov	r3, r9
 80090f8:	4630      	mov	r0, r6
 80090fa:	4639      	mov	r1, r7
 80090fc:	f7f7 fcfc 	bl	8000af8 <__aeabi_dcmpeq>
 8009100:	b110      	cbz	r0, 8009108 <_dtoa_r+0x6d8>
 8009102:	9b02      	ldr	r3, [sp, #8]
 8009104:	07d9      	lsls	r1, r3, #31
 8009106:	d40f      	bmi.n	8009128 <_dtoa_r+0x6f8>
 8009108:	4620      	mov	r0, r4
 800910a:	4659      	mov	r1, fp
 800910c:	f001 f894 	bl	800a238 <_Bfree>
 8009110:	2300      	movs	r3, #0
 8009112:	702b      	strb	r3, [r5, #0]
 8009114:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009116:	f10a 0001 	add.w	r0, sl, #1
 800911a:	6018      	str	r0, [r3, #0]
 800911c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800911e:	2b00      	cmp	r3, #0
 8009120:	f43f acd8 	beq.w	8008ad4 <_dtoa_r+0xa4>
 8009124:	601d      	str	r5, [r3, #0]
 8009126:	e4d5      	b.n	8008ad4 <_dtoa_r+0xa4>
 8009128:	f8cd a01c 	str.w	sl, [sp, #28]
 800912c:	462b      	mov	r3, r5
 800912e:	461d      	mov	r5, r3
 8009130:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009134:	2a39      	cmp	r2, #57	; 0x39
 8009136:	d108      	bne.n	800914a <_dtoa_r+0x71a>
 8009138:	9a00      	ldr	r2, [sp, #0]
 800913a:	429a      	cmp	r2, r3
 800913c:	d1f7      	bne.n	800912e <_dtoa_r+0x6fe>
 800913e:	9a07      	ldr	r2, [sp, #28]
 8009140:	9900      	ldr	r1, [sp, #0]
 8009142:	3201      	adds	r2, #1
 8009144:	9207      	str	r2, [sp, #28]
 8009146:	2230      	movs	r2, #48	; 0x30
 8009148:	700a      	strb	r2, [r1, #0]
 800914a:	781a      	ldrb	r2, [r3, #0]
 800914c:	3201      	adds	r2, #1
 800914e:	701a      	strb	r2, [r3, #0]
 8009150:	e78c      	b.n	800906c <_dtoa_r+0x63c>
 8009152:	4b7f      	ldr	r3, [pc, #508]	; (8009350 <_dtoa_r+0x920>)
 8009154:	2200      	movs	r2, #0
 8009156:	f7f7 fa67 	bl	8000628 <__aeabi_dmul>
 800915a:	2200      	movs	r2, #0
 800915c:	2300      	movs	r3, #0
 800915e:	4606      	mov	r6, r0
 8009160:	460f      	mov	r7, r1
 8009162:	f7f7 fcc9 	bl	8000af8 <__aeabi_dcmpeq>
 8009166:	2800      	cmp	r0, #0
 8009168:	d09b      	beq.n	80090a2 <_dtoa_r+0x672>
 800916a:	e7cd      	b.n	8009108 <_dtoa_r+0x6d8>
 800916c:	9a08      	ldr	r2, [sp, #32]
 800916e:	2a00      	cmp	r2, #0
 8009170:	f000 80c4 	beq.w	80092fc <_dtoa_r+0x8cc>
 8009174:	9a05      	ldr	r2, [sp, #20]
 8009176:	2a01      	cmp	r2, #1
 8009178:	f300 80a8 	bgt.w	80092cc <_dtoa_r+0x89c>
 800917c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800917e:	2a00      	cmp	r2, #0
 8009180:	f000 80a0 	beq.w	80092c4 <_dtoa_r+0x894>
 8009184:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009188:	9e06      	ldr	r6, [sp, #24]
 800918a:	4645      	mov	r5, r8
 800918c:	9a04      	ldr	r2, [sp, #16]
 800918e:	2101      	movs	r1, #1
 8009190:	441a      	add	r2, r3
 8009192:	4620      	mov	r0, r4
 8009194:	4498      	add	r8, r3
 8009196:	9204      	str	r2, [sp, #16]
 8009198:	f001 f954 	bl	800a444 <__i2b>
 800919c:	4607      	mov	r7, r0
 800919e:	2d00      	cmp	r5, #0
 80091a0:	dd0b      	ble.n	80091ba <_dtoa_r+0x78a>
 80091a2:	9b04      	ldr	r3, [sp, #16]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	dd08      	ble.n	80091ba <_dtoa_r+0x78a>
 80091a8:	42ab      	cmp	r3, r5
 80091aa:	9a04      	ldr	r2, [sp, #16]
 80091ac:	bfa8      	it	ge
 80091ae:	462b      	movge	r3, r5
 80091b0:	eba8 0803 	sub.w	r8, r8, r3
 80091b4:	1aed      	subs	r5, r5, r3
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	9304      	str	r3, [sp, #16]
 80091ba:	9b06      	ldr	r3, [sp, #24]
 80091bc:	b1fb      	cbz	r3, 80091fe <_dtoa_r+0x7ce>
 80091be:	9b08      	ldr	r3, [sp, #32]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	f000 809f 	beq.w	8009304 <_dtoa_r+0x8d4>
 80091c6:	2e00      	cmp	r6, #0
 80091c8:	dd11      	ble.n	80091ee <_dtoa_r+0x7be>
 80091ca:	4639      	mov	r1, r7
 80091cc:	4632      	mov	r2, r6
 80091ce:	4620      	mov	r0, r4
 80091d0:	f001 f9f4 	bl	800a5bc <__pow5mult>
 80091d4:	465a      	mov	r2, fp
 80091d6:	4601      	mov	r1, r0
 80091d8:	4607      	mov	r7, r0
 80091da:	4620      	mov	r0, r4
 80091dc:	f001 f948 	bl	800a470 <__multiply>
 80091e0:	4659      	mov	r1, fp
 80091e2:	9007      	str	r0, [sp, #28]
 80091e4:	4620      	mov	r0, r4
 80091e6:	f001 f827 	bl	800a238 <_Bfree>
 80091ea:	9b07      	ldr	r3, [sp, #28]
 80091ec:	469b      	mov	fp, r3
 80091ee:	9b06      	ldr	r3, [sp, #24]
 80091f0:	1b9a      	subs	r2, r3, r6
 80091f2:	d004      	beq.n	80091fe <_dtoa_r+0x7ce>
 80091f4:	4659      	mov	r1, fp
 80091f6:	4620      	mov	r0, r4
 80091f8:	f001 f9e0 	bl	800a5bc <__pow5mult>
 80091fc:	4683      	mov	fp, r0
 80091fe:	2101      	movs	r1, #1
 8009200:	4620      	mov	r0, r4
 8009202:	f001 f91f 	bl	800a444 <__i2b>
 8009206:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009208:	2b00      	cmp	r3, #0
 800920a:	4606      	mov	r6, r0
 800920c:	dd7c      	ble.n	8009308 <_dtoa_r+0x8d8>
 800920e:	461a      	mov	r2, r3
 8009210:	4601      	mov	r1, r0
 8009212:	4620      	mov	r0, r4
 8009214:	f001 f9d2 	bl	800a5bc <__pow5mult>
 8009218:	9b05      	ldr	r3, [sp, #20]
 800921a:	2b01      	cmp	r3, #1
 800921c:	4606      	mov	r6, r0
 800921e:	dd76      	ble.n	800930e <_dtoa_r+0x8de>
 8009220:	2300      	movs	r3, #0
 8009222:	9306      	str	r3, [sp, #24]
 8009224:	6933      	ldr	r3, [r6, #16]
 8009226:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800922a:	6918      	ldr	r0, [r3, #16]
 800922c:	f001 f8ba 	bl	800a3a4 <__hi0bits>
 8009230:	f1c0 0020 	rsb	r0, r0, #32
 8009234:	9b04      	ldr	r3, [sp, #16]
 8009236:	4418      	add	r0, r3
 8009238:	f010 001f 	ands.w	r0, r0, #31
 800923c:	f000 8086 	beq.w	800934c <_dtoa_r+0x91c>
 8009240:	f1c0 0320 	rsb	r3, r0, #32
 8009244:	2b04      	cmp	r3, #4
 8009246:	dd7f      	ble.n	8009348 <_dtoa_r+0x918>
 8009248:	f1c0 001c 	rsb	r0, r0, #28
 800924c:	9b04      	ldr	r3, [sp, #16]
 800924e:	4403      	add	r3, r0
 8009250:	4480      	add	r8, r0
 8009252:	4405      	add	r5, r0
 8009254:	9304      	str	r3, [sp, #16]
 8009256:	f1b8 0f00 	cmp.w	r8, #0
 800925a:	dd05      	ble.n	8009268 <_dtoa_r+0x838>
 800925c:	4659      	mov	r1, fp
 800925e:	4642      	mov	r2, r8
 8009260:	4620      	mov	r0, r4
 8009262:	f001 fa05 	bl	800a670 <__lshift>
 8009266:	4683      	mov	fp, r0
 8009268:	9b04      	ldr	r3, [sp, #16]
 800926a:	2b00      	cmp	r3, #0
 800926c:	dd05      	ble.n	800927a <_dtoa_r+0x84a>
 800926e:	4631      	mov	r1, r6
 8009270:	461a      	mov	r2, r3
 8009272:	4620      	mov	r0, r4
 8009274:	f001 f9fc 	bl	800a670 <__lshift>
 8009278:	4606      	mov	r6, r0
 800927a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800927c:	2b00      	cmp	r3, #0
 800927e:	d069      	beq.n	8009354 <_dtoa_r+0x924>
 8009280:	4631      	mov	r1, r6
 8009282:	4658      	mov	r0, fp
 8009284:	f001 fa60 	bl	800a748 <__mcmp>
 8009288:	2800      	cmp	r0, #0
 800928a:	da63      	bge.n	8009354 <_dtoa_r+0x924>
 800928c:	2300      	movs	r3, #0
 800928e:	4659      	mov	r1, fp
 8009290:	220a      	movs	r2, #10
 8009292:	4620      	mov	r0, r4
 8009294:	f000 fff2 	bl	800a27c <__multadd>
 8009298:	9b08      	ldr	r3, [sp, #32]
 800929a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800929e:	4683      	mov	fp, r0
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	f000 818f 	beq.w	80095c4 <_dtoa_r+0xb94>
 80092a6:	4639      	mov	r1, r7
 80092a8:	2300      	movs	r3, #0
 80092aa:	220a      	movs	r2, #10
 80092ac:	4620      	mov	r0, r4
 80092ae:	f000 ffe5 	bl	800a27c <__multadd>
 80092b2:	f1b9 0f00 	cmp.w	r9, #0
 80092b6:	4607      	mov	r7, r0
 80092b8:	f300 808e 	bgt.w	80093d8 <_dtoa_r+0x9a8>
 80092bc:	9b05      	ldr	r3, [sp, #20]
 80092be:	2b02      	cmp	r3, #2
 80092c0:	dc50      	bgt.n	8009364 <_dtoa_r+0x934>
 80092c2:	e089      	b.n	80093d8 <_dtoa_r+0x9a8>
 80092c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80092ca:	e75d      	b.n	8009188 <_dtoa_r+0x758>
 80092cc:	9b01      	ldr	r3, [sp, #4]
 80092ce:	1e5e      	subs	r6, r3, #1
 80092d0:	9b06      	ldr	r3, [sp, #24]
 80092d2:	42b3      	cmp	r3, r6
 80092d4:	bfbf      	itttt	lt
 80092d6:	9b06      	ldrlt	r3, [sp, #24]
 80092d8:	9606      	strlt	r6, [sp, #24]
 80092da:	1af2      	sublt	r2, r6, r3
 80092dc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80092de:	bfb6      	itet	lt
 80092e0:	189b      	addlt	r3, r3, r2
 80092e2:	1b9e      	subge	r6, r3, r6
 80092e4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80092e6:	9b01      	ldr	r3, [sp, #4]
 80092e8:	bfb8      	it	lt
 80092ea:	2600      	movlt	r6, #0
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	bfb5      	itete	lt
 80092f0:	eba8 0503 	sublt.w	r5, r8, r3
 80092f4:	9b01      	ldrge	r3, [sp, #4]
 80092f6:	2300      	movlt	r3, #0
 80092f8:	4645      	movge	r5, r8
 80092fa:	e747      	b.n	800918c <_dtoa_r+0x75c>
 80092fc:	9e06      	ldr	r6, [sp, #24]
 80092fe:	9f08      	ldr	r7, [sp, #32]
 8009300:	4645      	mov	r5, r8
 8009302:	e74c      	b.n	800919e <_dtoa_r+0x76e>
 8009304:	9a06      	ldr	r2, [sp, #24]
 8009306:	e775      	b.n	80091f4 <_dtoa_r+0x7c4>
 8009308:	9b05      	ldr	r3, [sp, #20]
 800930a:	2b01      	cmp	r3, #1
 800930c:	dc18      	bgt.n	8009340 <_dtoa_r+0x910>
 800930e:	9b02      	ldr	r3, [sp, #8]
 8009310:	b9b3      	cbnz	r3, 8009340 <_dtoa_r+0x910>
 8009312:	9b03      	ldr	r3, [sp, #12]
 8009314:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009318:	b9a3      	cbnz	r3, 8009344 <_dtoa_r+0x914>
 800931a:	9b03      	ldr	r3, [sp, #12]
 800931c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009320:	0d1b      	lsrs	r3, r3, #20
 8009322:	051b      	lsls	r3, r3, #20
 8009324:	b12b      	cbz	r3, 8009332 <_dtoa_r+0x902>
 8009326:	9b04      	ldr	r3, [sp, #16]
 8009328:	3301      	adds	r3, #1
 800932a:	9304      	str	r3, [sp, #16]
 800932c:	f108 0801 	add.w	r8, r8, #1
 8009330:	2301      	movs	r3, #1
 8009332:	9306      	str	r3, [sp, #24]
 8009334:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009336:	2b00      	cmp	r3, #0
 8009338:	f47f af74 	bne.w	8009224 <_dtoa_r+0x7f4>
 800933c:	2001      	movs	r0, #1
 800933e:	e779      	b.n	8009234 <_dtoa_r+0x804>
 8009340:	2300      	movs	r3, #0
 8009342:	e7f6      	b.n	8009332 <_dtoa_r+0x902>
 8009344:	9b02      	ldr	r3, [sp, #8]
 8009346:	e7f4      	b.n	8009332 <_dtoa_r+0x902>
 8009348:	d085      	beq.n	8009256 <_dtoa_r+0x826>
 800934a:	4618      	mov	r0, r3
 800934c:	301c      	adds	r0, #28
 800934e:	e77d      	b.n	800924c <_dtoa_r+0x81c>
 8009350:	40240000 	.word	0x40240000
 8009354:	9b01      	ldr	r3, [sp, #4]
 8009356:	2b00      	cmp	r3, #0
 8009358:	dc38      	bgt.n	80093cc <_dtoa_r+0x99c>
 800935a:	9b05      	ldr	r3, [sp, #20]
 800935c:	2b02      	cmp	r3, #2
 800935e:	dd35      	ble.n	80093cc <_dtoa_r+0x99c>
 8009360:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009364:	f1b9 0f00 	cmp.w	r9, #0
 8009368:	d10d      	bne.n	8009386 <_dtoa_r+0x956>
 800936a:	4631      	mov	r1, r6
 800936c:	464b      	mov	r3, r9
 800936e:	2205      	movs	r2, #5
 8009370:	4620      	mov	r0, r4
 8009372:	f000 ff83 	bl	800a27c <__multadd>
 8009376:	4601      	mov	r1, r0
 8009378:	4606      	mov	r6, r0
 800937a:	4658      	mov	r0, fp
 800937c:	f001 f9e4 	bl	800a748 <__mcmp>
 8009380:	2800      	cmp	r0, #0
 8009382:	f73f adbd 	bgt.w	8008f00 <_dtoa_r+0x4d0>
 8009386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009388:	9d00      	ldr	r5, [sp, #0]
 800938a:	ea6f 0a03 	mvn.w	sl, r3
 800938e:	f04f 0800 	mov.w	r8, #0
 8009392:	4631      	mov	r1, r6
 8009394:	4620      	mov	r0, r4
 8009396:	f000 ff4f 	bl	800a238 <_Bfree>
 800939a:	2f00      	cmp	r7, #0
 800939c:	f43f aeb4 	beq.w	8009108 <_dtoa_r+0x6d8>
 80093a0:	f1b8 0f00 	cmp.w	r8, #0
 80093a4:	d005      	beq.n	80093b2 <_dtoa_r+0x982>
 80093a6:	45b8      	cmp	r8, r7
 80093a8:	d003      	beq.n	80093b2 <_dtoa_r+0x982>
 80093aa:	4641      	mov	r1, r8
 80093ac:	4620      	mov	r0, r4
 80093ae:	f000 ff43 	bl	800a238 <_Bfree>
 80093b2:	4639      	mov	r1, r7
 80093b4:	4620      	mov	r0, r4
 80093b6:	f000 ff3f 	bl	800a238 <_Bfree>
 80093ba:	e6a5      	b.n	8009108 <_dtoa_r+0x6d8>
 80093bc:	2600      	movs	r6, #0
 80093be:	4637      	mov	r7, r6
 80093c0:	e7e1      	b.n	8009386 <_dtoa_r+0x956>
 80093c2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80093c4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80093c8:	4637      	mov	r7, r6
 80093ca:	e599      	b.n	8008f00 <_dtoa_r+0x4d0>
 80093cc:	9b08      	ldr	r3, [sp, #32]
 80093ce:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	f000 80fd 	beq.w	80095d2 <_dtoa_r+0xba2>
 80093d8:	2d00      	cmp	r5, #0
 80093da:	dd05      	ble.n	80093e8 <_dtoa_r+0x9b8>
 80093dc:	4639      	mov	r1, r7
 80093de:	462a      	mov	r2, r5
 80093e0:	4620      	mov	r0, r4
 80093e2:	f001 f945 	bl	800a670 <__lshift>
 80093e6:	4607      	mov	r7, r0
 80093e8:	9b06      	ldr	r3, [sp, #24]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d05c      	beq.n	80094a8 <_dtoa_r+0xa78>
 80093ee:	6879      	ldr	r1, [r7, #4]
 80093f0:	4620      	mov	r0, r4
 80093f2:	f000 fee1 	bl	800a1b8 <_Balloc>
 80093f6:	4605      	mov	r5, r0
 80093f8:	b928      	cbnz	r0, 8009406 <_dtoa_r+0x9d6>
 80093fa:	4b80      	ldr	r3, [pc, #512]	; (80095fc <_dtoa_r+0xbcc>)
 80093fc:	4602      	mov	r2, r0
 80093fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009402:	f7ff bb2e 	b.w	8008a62 <_dtoa_r+0x32>
 8009406:	693a      	ldr	r2, [r7, #16]
 8009408:	3202      	adds	r2, #2
 800940a:	0092      	lsls	r2, r2, #2
 800940c:	f107 010c 	add.w	r1, r7, #12
 8009410:	300c      	adds	r0, #12
 8009412:	f000 fe9d 	bl	800a150 <memcpy>
 8009416:	2201      	movs	r2, #1
 8009418:	4629      	mov	r1, r5
 800941a:	4620      	mov	r0, r4
 800941c:	f001 f928 	bl	800a670 <__lshift>
 8009420:	9b00      	ldr	r3, [sp, #0]
 8009422:	3301      	adds	r3, #1
 8009424:	9301      	str	r3, [sp, #4]
 8009426:	9b00      	ldr	r3, [sp, #0]
 8009428:	444b      	add	r3, r9
 800942a:	9307      	str	r3, [sp, #28]
 800942c:	9b02      	ldr	r3, [sp, #8]
 800942e:	f003 0301 	and.w	r3, r3, #1
 8009432:	46b8      	mov	r8, r7
 8009434:	9306      	str	r3, [sp, #24]
 8009436:	4607      	mov	r7, r0
 8009438:	9b01      	ldr	r3, [sp, #4]
 800943a:	4631      	mov	r1, r6
 800943c:	3b01      	subs	r3, #1
 800943e:	4658      	mov	r0, fp
 8009440:	9302      	str	r3, [sp, #8]
 8009442:	f7ff fa6a 	bl	800891a <quorem>
 8009446:	4603      	mov	r3, r0
 8009448:	3330      	adds	r3, #48	; 0x30
 800944a:	9004      	str	r0, [sp, #16]
 800944c:	4641      	mov	r1, r8
 800944e:	4658      	mov	r0, fp
 8009450:	9308      	str	r3, [sp, #32]
 8009452:	f001 f979 	bl	800a748 <__mcmp>
 8009456:	463a      	mov	r2, r7
 8009458:	4681      	mov	r9, r0
 800945a:	4631      	mov	r1, r6
 800945c:	4620      	mov	r0, r4
 800945e:	f001 f98f 	bl	800a780 <__mdiff>
 8009462:	68c2      	ldr	r2, [r0, #12]
 8009464:	9b08      	ldr	r3, [sp, #32]
 8009466:	4605      	mov	r5, r0
 8009468:	bb02      	cbnz	r2, 80094ac <_dtoa_r+0xa7c>
 800946a:	4601      	mov	r1, r0
 800946c:	4658      	mov	r0, fp
 800946e:	f001 f96b 	bl	800a748 <__mcmp>
 8009472:	9b08      	ldr	r3, [sp, #32]
 8009474:	4602      	mov	r2, r0
 8009476:	4629      	mov	r1, r5
 8009478:	4620      	mov	r0, r4
 800947a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800947e:	f000 fedb 	bl	800a238 <_Bfree>
 8009482:	9b05      	ldr	r3, [sp, #20]
 8009484:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009486:	9d01      	ldr	r5, [sp, #4]
 8009488:	ea43 0102 	orr.w	r1, r3, r2
 800948c:	9b06      	ldr	r3, [sp, #24]
 800948e:	430b      	orrs	r3, r1
 8009490:	9b08      	ldr	r3, [sp, #32]
 8009492:	d10d      	bne.n	80094b0 <_dtoa_r+0xa80>
 8009494:	2b39      	cmp	r3, #57	; 0x39
 8009496:	d029      	beq.n	80094ec <_dtoa_r+0xabc>
 8009498:	f1b9 0f00 	cmp.w	r9, #0
 800949c:	dd01      	ble.n	80094a2 <_dtoa_r+0xa72>
 800949e:	9b04      	ldr	r3, [sp, #16]
 80094a0:	3331      	adds	r3, #49	; 0x31
 80094a2:	9a02      	ldr	r2, [sp, #8]
 80094a4:	7013      	strb	r3, [r2, #0]
 80094a6:	e774      	b.n	8009392 <_dtoa_r+0x962>
 80094a8:	4638      	mov	r0, r7
 80094aa:	e7b9      	b.n	8009420 <_dtoa_r+0x9f0>
 80094ac:	2201      	movs	r2, #1
 80094ae:	e7e2      	b.n	8009476 <_dtoa_r+0xa46>
 80094b0:	f1b9 0f00 	cmp.w	r9, #0
 80094b4:	db06      	blt.n	80094c4 <_dtoa_r+0xa94>
 80094b6:	9905      	ldr	r1, [sp, #20]
 80094b8:	ea41 0909 	orr.w	r9, r1, r9
 80094bc:	9906      	ldr	r1, [sp, #24]
 80094be:	ea59 0101 	orrs.w	r1, r9, r1
 80094c2:	d120      	bne.n	8009506 <_dtoa_r+0xad6>
 80094c4:	2a00      	cmp	r2, #0
 80094c6:	ddec      	ble.n	80094a2 <_dtoa_r+0xa72>
 80094c8:	4659      	mov	r1, fp
 80094ca:	2201      	movs	r2, #1
 80094cc:	4620      	mov	r0, r4
 80094ce:	9301      	str	r3, [sp, #4]
 80094d0:	f001 f8ce 	bl	800a670 <__lshift>
 80094d4:	4631      	mov	r1, r6
 80094d6:	4683      	mov	fp, r0
 80094d8:	f001 f936 	bl	800a748 <__mcmp>
 80094dc:	2800      	cmp	r0, #0
 80094de:	9b01      	ldr	r3, [sp, #4]
 80094e0:	dc02      	bgt.n	80094e8 <_dtoa_r+0xab8>
 80094e2:	d1de      	bne.n	80094a2 <_dtoa_r+0xa72>
 80094e4:	07da      	lsls	r2, r3, #31
 80094e6:	d5dc      	bpl.n	80094a2 <_dtoa_r+0xa72>
 80094e8:	2b39      	cmp	r3, #57	; 0x39
 80094ea:	d1d8      	bne.n	800949e <_dtoa_r+0xa6e>
 80094ec:	9a02      	ldr	r2, [sp, #8]
 80094ee:	2339      	movs	r3, #57	; 0x39
 80094f0:	7013      	strb	r3, [r2, #0]
 80094f2:	462b      	mov	r3, r5
 80094f4:	461d      	mov	r5, r3
 80094f6:	3b01      	subs	r3, #1
 80094f8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80094fc:	2a39      	cmp	r2, #57	; 0x39
 80094fe:	d050      	beq.n	80095a2 <_dtoa_r+0xb72>
 8009500:	3201      	adds	r2, #1
 8009502:	701a      	strb	r2, [r3, #0]
 8009504:	e745      	b.n	8009392 <_dtoa_r+0x962>
 8009506:	2a00      	cmp	r2, #0
 8009508:	dd03      	ble.n	8009512 <_dtoa_r+0xae2>
 800950a:	2b39      	cmp	r3, #57	; 0x39
 800950c:	d0ee      	beq.n	80094ec <_dtoa_r+0xabc>
 800950e:	3301      	adds	r3, #1
 8009510:	e7c7      	b.n	80094a2 <_dtoa_r+0xa72>
 8009512:	9a01      	ldr	r2, [sp, #4]
 8009514:	9907      	ldr	r1, [sp, #28]
 8009516:	f802 3c01 	strb.w	r3, [r2, #-1]
 800951a:	428a      	cmp	r2, r1
 800951c:	d02a      	beq.n	8009574 <_dtoa_r+0xb44>
 800951e:	4659      	mov	r1, fp
 8009520:	2300      	movs	r3, #0
 8009522:	220a      	movs	r2, #10
 8009524:	4620      	mov	r0, r4
 8009526:	f000 fea9 	bl	800a27c <__multadd>
 800952a:	45b8      	cmp	r8, r7
 800952c:	4683      	mov	fp, r0
 800952e:	f04f 0300 	mov.w	r3, #0
 8009532:	f04f 020a 	mov.w	r2, #10
 8009536:	4641      	mov	r1, r8
 8009538:	4620      	mov	r0, r4
 800953a:	d107      	bne.n	800954c <_dtoa_r+0xb1c>
 800953c:	f000 fe9e 	bl	800a27c <__multadd>
 8009540:	4680      	mov	r8, r0
 8009542:	4607      	mov	r7, r0
 8009544:	9b01      	ldr	r3, [sp, #4]
 8009546:	3301      	adds	r3, #1
 8009548:	9301      	str	r3, [sp, #4]
 800954a:	e775      	b.n	8009438 <_dtoa_r+0xa08>
 800954c:	f000 fe96 	bl	800a27c <__multadd>
 8009550:	4639      	mov	r1, r7
 8009552:	4680      	mov	r8, r0
 8009554:	2300      	movs	r3, #0
 8009556:	220a      	movs	r2, #10
 8009558:	4620      	mov	r0, r4
 800955a:	f000 fe8f 	bl	800a27c <__multadd>
 800955e:	4607      	mov	r7, r0
 8009560:	e7f0      	b.n	8009544 <_dtoa_r+0xb14>
 8009562:	f1b9 0f00 	cmp.w	r9, #0
 8009566:	9a00      	ldr	r2, [sp, #0]
 8009568:	bfcc      	ite	gt
 800956a:	464d      	movgt	r5, r9
 800956c:	2501      	movle	r5, #1
 800956e:	4415      	add	r5, r2
 8009570:	f04f 0800 	mov.w	r8, #0
 8009574:	4659      	mov	r1, fp
 8009576:	2201      	movs	r2, #1
 8009578:	4620      	mov	r0, r4
 800957a:	9301      	str	r3, [sp, #4]
 800957c:	f001 f878 	bl	800a670 <__lshift>
 8009580:	4631      	mov	r1, r6
 8009582:	4683      	mov	fp, r0
 8009584:	f001 f8e0 	bl	800a748 <__mcmp>
 8009588:	2800      	cmp	r0, #0
 800958a:	dcb2      	bgt.n	80094f2 <_dtoa_r+0xac2>
 800958c:	d102      	bne.n	8009594 <_dtoa_r+0xb64>
 800958e:	9b01      	ldr	r3, [sp, #4]
 8009590:	07db      	lsls	r3, r3, #31
 8009592:	d4ae      	bmi.n	80094f2 <_dtoa_r+0xac2>
 8009594:	462b      	mov	r3, r5
 8009596:	461d      	mov	r5, r3
 8009598:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800959c:	2a30      	cmp	r2, #48	; 0x30
 800959e:	d0fa      	beq.n	8009596 <_dtoa_r+0xb66>
 80095a0:	e6f7      	b.n	8009392 <_dtoa_r+0x962>
 80095a2:	9a00      	ldr	r2, [sp, #0]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d1a5      	bne.n	80094f4 <_dtoa_r+0xac4>
 80095a8:	f10a 0a01 	add.w	sl, sl, #1
 80095ac:	2331      	movs	r3, #49	; 0x31
 80095ae:	e779      	b.n	80094a4 <_dtoa_r+0xa74>
 80095b0:	4b13      	ldr	r3, [pc, #76]	; (8009600 <_dtoa_r+0xbd0>)
 80095b2:	f7ff baaf 	b.w	8008b14 <_dtoa_r+0xe4>
 80095b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	f47f aa86 	bne.w	8008aca <_dtoa_r+0x9a>
 80095be:	4b11      	ldr	r3, [pc, #68]	; (8009604 <_dtoa_r+0xbd4>)
 80095c0:	f7ff baa8 	b.w	8008b14 <_dtoa_r+0xe4>
 80095c4:	f1b9 0f00 	cmp.w	r9, #0
 80095c8:	dc03      	bgt.n	80095d2 <_dtoa_r+0xba2>
 80095ca:	9b05      	ldr	r3, [sp, #20]
 80095cc:	2b02      	cmp	r3, #2
 80095ce:	f73f aec9 	bgt.w	8009364 <_dtoa_r+0x934>
 80095d2:	9d00      	ldr	r5, [sp, #0]
 80095d4:	4631      	mov	r1, r6
 80095d6:	4658      	mov	r0, fp
 80095d8:	f7ff f99f 	bl	800891a <quorem>
 80095dc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80095e0:	f805 3b01 	strb.w	r3, [r5], #1
 80095e4:	9a00      	ldr	r2, [sp, #0]
 80095e6:	1aaa      	subs	r2, r5, r2
 80095e8:	4591      	cmp	r9, r2
 80095ea:	ddba      	ble.n	8009562 <_dtoa_r+0xb32>
 80095ec:	4659      	mov	r1, fp
 80095ee:	2300      	movs	r3, #0
 80095f0:	220a      	movs	r2, #10
 80095f2:	4620      	mov	r0, r4
 80095f4:	f000 fe42 	bl	800a27c <__multadd>
 80095f8:	4683      	mov	fp, r0
 80095fa:	e7eb      	b.n	80095d4 <_dtoa_r+0xba4>
 80095fc:	0800ba94 	.word	0x0800ba94
 8009600:	0800b895 	.word	0x0800b895
 8009604:	0800ba11 	.word	0x0800ba11

08009608 <__sflush_r>:
 8009608:	898a      	ldrh	r2, [r1, #12]
 800960a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800960e:	4605      	mov	r5, r0
 8009610:	0710      	lsls	r0, r2, #28
 8009612:	460c      	mov	r4, r1
 8009614:	d458      	bmi.n	80096c8 <__sflush_r+0xc0>
 8009616:	684b      	ldr	r3, [r1, #4]
 8009618:	2b00      	cmp	r3, #0
 800961a:	dc05      	bgt.n	8009628 <__sflush_r+0x20>
 800961c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800961e:	2b00      	cmp	r3, #0
 8009620:	dc02      	bgt.n	8009628 <__sflush_r+0x20>
 8009622:	2000      	movs	r0, #0
 8009624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009628:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800962a:	2e00      	cmp	r6, #0
 800962c:	d0f9      	beq.n	8009622 <__sflush_r+0x1a>
 800962e:	2300      	movs	r3, #0
 8009630:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009634:	682f      	ldr	r7, [r5, #0]
 8009636:	602b      	str	r3, [r5, #0]
 8009638:	d032      	beq.n	80096a0 <__sflush_r+0x98>
 800963a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800963c:	89a3      	ldrh	r3, [r4, #12]
 800963e:	075a      	lsls	r2, r3, #29
 8009640:	d505      	bpl.n	800964e <__sflush_r+0x46>
 8009642:	6863      	ldr	r3, [r4, #4]
 8009644:	1ac0      	subs	r0, r0, r3
 8009646:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009648:	b10b      	cbz	r3, 800964e <__sflush_r+0x46>
 800964a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800964c:	1ac0      	subs	r0, r0, r3
 800964e:	2300      	movs	r3, #0
 8009650:	4602      	mov	r2, r0
 8009652:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009654:	6a21      	ldr	r1, [r4, #32]
 8009656:	4628      	mov	r0, r5
 8009658:	47b0      	blx	r6
 800965a:	1c43      	adds	r3, r0, #1
 800965c:	89a3      	ldrh	r3, [r4, #12]
 800965e:	d106      	bne.n	800966e <__sflush_r+0x66>
 8009660:	6829      	ldr	r1, [r5, #0]
 8009662:	291d      	cmp	r1, #29
 8009664:	d82c      	bhi.n	80096c0 <__sflush_r+0xb8>
 8009666:	4a2a      	ldr	r2, [pc, #168]	; (8009710 <__sflush_r+0x108>)
 8009668:	40ca      	lsrs	r2, r1
 800966a:	07d6      	lsls	r6, r2, #31
 800966c:	d528      	bpl.n	80096c0 <__sflush_r+0xb8>
 800966e:	2200      	movs	r2, #0
 8009670:	6062      	str	r2, [r4, #4]
 8009672:	04d9      	lsls	r1, r3, #19
 8009674:	6922      	ldr	r2, [r4, #16]
 8009676:	6022      	str	r2, [r4, #0]
 8009678:	d504      	bpl.n	8009684 <__sflush_r+0x7c>
 800967a:	1c42      	adds	r2, r0, #1
 800967c:	d101      	bne.n	8009682 <__sflush_r+0x7a>
 800967e:	682b      	ldr	r3, [r5, #0]
 8009680:	b903      	cbnz	r3, 8009684 <__sflush_r+0x7c>
 8009682:	6560      	str	r0, [r4, #84]	; 0x54
 8009684:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009686:	602f      	str	r7, [r5, #0]
 8009688:	2900      	cmp	r1, #0
 800968a:	d0ca      	beq.n	8009622 <__sflush_r+0x1a>
 800968c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009690:	4299      	cmp	r1, r3
 8009692:	d002      	beq.n	800969a <__sflush_r+0x92>
 8009694:	4628      	mov	r0, r5
 8009696:	f7fd f885 	bl	80067a4 <_free_r>
 800969a:	2000      	movs	r0, #0
 800969c:	6360      	str	r0, [r4, #52]	; 0x34
 800969e:	e7c1      	b.n	8009624 <__sflush_r+0x1c>
 80096a0:	6a21      	ldr	r1, [r4, #32]
 80096a2:	2301      	movs	r3, #1
 80096a4:	4628      	mov	r0, r5
 80096a6:	47b0      	blx	r6
 80096a8:	1c41      	adds	r1, r0, #1
 80096aa:	d1c7      	bne.n	800963c <__sflush_r+0x34>
 80096ac:	682b      	ldr	r3, [r5, #0]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d0c4      	beq.n	800963c <__sflush_r+0x34>
 80096b2:	2b1d      	cmp	r3, #29
 80096b4:	d001      	beq.n	80096ba <__sflush_r+0xb2>
 80096b6:	2b16      	cmp	r3, #22
 80096b8:	d101      	bne.n	80096be <__sflush_r+0xb6>
 80096ba:	602f      	str	r7, [r5, #0]
 80096bc:	e7b1      	b.n	8009622 <__sflush_r+0x1a>
 80096be:	89a3      	ldrh	r3, [r4, #12]
 80096c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096c4:	81a3      	strh	r3, [r4, #12]
 80096c6:	e7ad      	b.n	8009624 <__sflush_r+0x1c>
 80096c8:	690f      	ldr	r7, [r1, #16]
 80096ca:	2f00      	cmp	r7, #0
 80096cc:	d0a9      	beq.n	8009622 <__sflush_r+0x1a>
 80096ce:	0793      	lsls	r3, r2, #30
 80096d0:	680e      	ldr	r6, [r1, #0]
 80096d2:	bf08      	it	eq
 80096d4:	694b      	ldreq	r3, [r1, #20]
 80096d6:	600f      	str	r7, [r1, #0]
 80096d8:	bf18      	it	ne
 80096da:	2300      	movne	r3, #0
 80096dc:	eba6 0807 	sub.w	r8, r6, r7
 80096e0:	608b      	str	r3, [r1, #8]
 80096e2:	f1b8 0f00 	cmp.w	r8, #0
 80096e6:	dd9c      	ble.n	8009622 <__sflush_r+0x1a>
 80096e8:	6a21      	ldr	r1, [r4, #32]
 80096ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80096ec:	4643      	mov	r3, r8
 80096ee:	463a      	mov	r2, r7
 80096f0:	4628      	mov	r0, r5
 80096f2:	47b0      	blx	r6
 80096f4:	2800      	cmp	r0, #0
 80096f6:	dc06      	bgt.n	8009706 <__sflush_r+0xfe>
 80096f8:	89a3      	ldrh	r3, [r4, #12]
 80096fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096fe:	81a3      	strh	r3, [r4, #12]
 8009700:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009704:	e78e      	b.n	8009624 <__sflush_r+0x1c>
 8009706:	4407      	add	r7, r0
 8009708:	eba8 0800 	sub.w	r8, r8, r0
 800970c:	e7e9      	b.n	80096e2 <__sflush_r+0xda>
 800970e:	bf00      	nop
 8009710:	20400001 	.word	0x20400001

08009714 <_fflush_r>:
 8009714:	b538      	push	{r3, r4, r5, lr}
 8009716:	690b      	ldr	r3, [r1, #16]
 8009718:	4605      	mov	r5, r0
 800971a:	460c      	mov	r4, r1
 800971c:	b913      	cbnz	r3, 8009724 <_fflush_r+0x10>
 800971e:	2500      	movs	r5, #0
 8009720:	4628      	mov	r0, r5
 8009722:	bd38      	pop	{r3, r4, r5, pc}
 8009724:	b118      	cbz	r0, 800972e <_fflush_r+0x1a>
 8009726:	6983      	ldr	r3, [r0, #24]
 8009728:	b90b      	cbnz	r3, 800972e <_fflush_r+0x1a>
 800972a:	f000 f887 	bl	800983c <__sinit>
 800972e:	4b14      	ldr	r3, [pc, #80]	; (8009780 <_fflush_r+0x6c>)
 8009730:	429c      	cmp	r4, r3
 8009732:	d11b      	bne.n	800976c <_fflush_r+0x58>
 8009734:	686c      	ldr	r4, [r5, #4]
 8009736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d0ef      	beq.n	800971e <_fflush_r+0xa>
 800973e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009740:	07d0      	lsls	r0, r2, #31
 8009742:	d404      	bmi.n	800974e <_fflush_r+0x3a>
 8009744:	0599      	lsls	r1, r3, #22
 8009746:	d402      	bmi.n	800974e <_fflush_r+0x3a>
 8009748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800974a:	f000 fc88 	bl	800a05e <__retarget_lock_acquire_recursive>
 800974e:	4628      	mov	r0, r5
 8009750:	4621      	mov	r1, r4
 8009752:	f7ff ff59 	bl	8009608 <__sflush_r>
 8009756:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009758:	07da      	lsls	r2, r3, #31
 800975a:	4605      	mov	r5, r0
 800975c:	d4e0      	bmi.n	8009720 <_fflush_r+0xc>
 800975e:	89a3      	ldrh	r3, [r4, #12]
 8009760:	059b      	lsls	r3, r3, #22
 8009762:	d4dd      	bmi.n	8009720 <_fflush_r+0xc>
 8009764:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009766:	f000 fc7b 	bl	800a060 <__retarget_lock_release_recursive>
 800976a:	e7d9      	b.n	8009720 <_fflush_r+0xc>
 800976c:	4b05      	ldr	r3, [pc, #20]	; (8009784 <_fflush_r+0x70>)
 800976e:	429c      	cmp	r4, r3
 8009770:	d101      	bne.n	8009776 <_fflush_r+0x62>
 8009772:	68ac      	ldr	r4, [r5, #8]
 8009774:	e7df      	b.n	8009736 <_fflush_r+0x22>
 8009776:	4b04      	ldr	r3, [pc, #16]	; (8009788 <_fflush_r+0x74>)
 8009778:	429c      	cmp	r4, r3
 800977a:	bf08      	it	eq
 800977c:	68ec      	ldreq	r4, [r5, #12]
 800977e:	e7da      	b.n	8009736 <_fflush_r+0x22>
 8009780:	0800bac8 	.word	0x0800bac8
 8009784:	0800bae8 	.word	0x0800bae8
 8009788:	0800baa8 	.word	0x0800baa8

0800978c <std>:
 800978c:	2300      	movs	r3, #0
 800978e:	b510      	push	{r4, lr}
 8009790:	4604      	mov	r4, r0
 8009792:	e9c0 3300 	strd	r3, r3, [r0]
 8009796:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800979a:	6083      	str	r3, [r0, #8]
 800979c:	8181      	strh	r1, [r0, #12]
 800979e:	6643      	str	r3, [r0, #100]	; 0x64
 80097a0:	81c2      	strh	r2, [r0, #14]
 80097a2:	6183      	str	r3, [r0, #24]
 80097a4:	4619      	mov	r1, r3
 80097a6:	2208      	movs	r2, #8
 80097a8:	305c      	adds	r0, #92	; 0x5c
 80097aa:	f7fc fff3 	bl	8006794 <memset>
 80097ae:	4b05      	ldr	r3, [pc, #20]	; (80097c4 <std+0x38>)
 80097b0:	6263      	str	r3, [r4, #36]	; 0x24
 80097b2:	4b05      	ldr	r3, [pc, #20]	; (80097c8 <std+0x3c>)
 80097b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80097b6:	4b05      	ldr	r3, [pc, #20]	; (80097cc <std+0x40>)
 80097b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80097ba:	4b05      	ldr	r3, [pc, #20]	; (80097d0 <std+0x44>)
 80097bc:	6224      	str	r4, [r4, #32]
 80097be:	6323      	str	r3, [r4, #48]	; 0x30
 80097c0:	bd10      	pop	{r4, pc}
 80097c2:	bf00      	nop
 80097c4:	0800aee9 	.word	0x0800aee9
 80097c8:	0800af0b 	.word	0x0800af0b
 80097cc:	0800af43 	.word	0x0800af43
 80097d0:	0800af67 	.word	0x0800af67

080097d4 <_cleanup_r>:
 80097d4:	4901      	ldr	r1, [pc, #4]	; (80097dc <_cleanup_r+0x8>)
 80097d6:	f000 b8af 	b.w	8009938 <_fwalk_reent>
 80097da:	bf00      	nop
 80097dc:	08009715 	.word	0x08009715

080097e0 <__sfmoreglue>:
 80097e0:	b570      	push	{r4, r5, r6, lr}
 80097e2:	1e4a      	subs	r2, r1, #1
 80097e4:	2568      	movs	r5, #104	; 0x68
 80097e6:	4355      	muls	r5, r2
 80097e8:	460e      	mov	r6, r1
 80097ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80097ee:	f7fd f829 	bl	8006844 <_malloc_r>
 80097f2:	4604      	mov	r4, r0
 80097f4:	b140      	cbz	r0, 8009808 <__sfmoreglue+0x28>
 80097f6:	2100      	movs	r1, #0
 80097f8:	e9c0 1600 	strd	r1, r6, [r0]
 80097fc:	300c      	adds	r0, #12
 80097fe:	60a0      	str	r0, [r4, #8]
 8009800:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009804:	f7fc ffc6 	bl	8006794 <memset>
 8009808:	4620      	mov	r0, r4
 800980a:	bd70      	pop	{r4, r5, r6, pc}

0800980c <__sfp_lock_acquire>:
 800980c:	4801      	ldr	r0, [pc, #4]	; (8009814 <__sfp_lock_acquire+0x8>)
 800980e:	f000 bc26 	b.w	800a05e <__retarget_lock_acquire_recursive>
 8009812:	bf00      	nop
 8009814:	200002ec 	.word	0x200002ec

08009818 <__sfp_lock_release>:
 8009818:	4801      	ldr	r0, [pc, #4]	; (8009820 <__sfp_lock_release+0x8>)
 800981a:	f000 bc21 	b.w	800a060 <__retarget_lock_release_recursive>
 800981e:	bf00      	nop
 8009820:	200002ec 	.word	0x200002ec

08009824 <__sinit_lock_acquire>:
 8009824:	4801      	ldr	r0, [pc, #4]	; (800982c <__sinit_lock_acquire+0x8>)
 8009826:	f000 bc1a 	b.w	800a05e <__retarget_lock_acquire_recursive>
 800982a:	bf00      	nop
 800982c:	200002e7 	.word	0x200002e7

08009830 <__sinit_lock_release>:
 8009830:	4801      	ldr	r0, [pc, #4]	; (8009838 <__sinit_lock_release+0x8>)
 8009832:	f000 bc15 	b.w	800a060 <__retarget_lock_release_recursive>
 8009836:	bf00      	nop
 8009838:	200002e7 	.word	0x200002e7

0800983c <__sinit>:
 800983c:	b510      	push	{r4, lr}
 800983e:	4604      	mov	r4, r0
 8009840:	f7ff fff0 	bl	8009824 <__sinit_lock_acquire>
 8009844:	69a3      	ldr	r3, [r4, #24]
 8009846:	b11b      	cbz	r3, 8009850 <__sinit+0x14>
 8009848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800984c:	f7ff bff0 	b.w	8009830 <__sinit_lock_release>
 8009850:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009854:	6523      	str	r3, [r4, #80]	; 0x50
 8009856:	4b13      	ldr	r3, [pc, #76]	; (80098a4 <__sinit+0x68>)
 8009858:	4a13      	ldr	r2, [pc, #76]	; (80098a8 <__sinit+0x6c>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	62a2      	str	r2, [r4, #40]	; 0x28
 800985e:	42a3      	cmp	r3, r4
 8009860:	bf04      	itt	eq
 8009862:	2301      	moveq	r3, #1
 8009864:	61a3      	streq	r3, [r4, #24]
 8009866:	4620      	mov	r0, r4
 8009868:	f000 f820 	bl	80098ac <__sfp>
 800986c:	6060      	str	r0, [r4, #4]
 800986e:	4620      	mov	r0, r4
 8009870:	f000 f81c 	bl	80098ac <__sfp>
 8009874:	60a0      	str	r0, [r4, #8]
 8009876:	4620      	mov	r0, r4
 8009878:	f000 f818 	bl	80098ac <__sfp>
 800987c:	2200      	movs	r2, #0
 800987e:	60e0      	str	r0, [r4, #12]
 8009880:	2104      	movs	r1, #4
 8009882:	6860      	ldr	r0, [r4, #4]
 8009884:	f7ff ff82 	bl	800978c <std>
 8009888:	68a0      	ldr	r0, [r4, #8]
 800988a:	2201      	movs	r2, #1
 800988c:	2109      	movs	r1, #9
 800988e:	f7ff ff7d 	bl	800978c <std>
 8009892:	68e0      	ldr	r0, [r4, #12]
 8009894:	2202      	movs	r2, #2
 8009896:	2112      	movs	r1, #18
 8009898:	f7ff ff78 	bl	800978c <std>
 800989c:	2301      	movs	r3, #1
 800989e:	61a3      	str	r3, [r4, #24]
 80098a0:	e7d2      	b.n	8009848 <__sinit+0xc>
 80098a2:	bf00      	nop
 80098a4:	0800b870 	.word	0x0800b870
 80098a8:	080097d5 	.word	0x080097d5

080098ac <__sfp>:
 80098ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ae:	4607      	mov	r7, r0
 80098b0:	f7ff ffac 	bl	800980c <__sfp_lock_acquire>
 80098b4:	4b1e      	ldr	r3, [pc, #120]	; (8009930 <__sfp+0x84>)
 80098b6:	681e      	ldr	r6, [r3, #0]
 80098b8:	69b3      	ldr	r3, [r6, #24]
 80098ba:	b913      	cbnz	r3, 80098c2 <__sfp+0x16>
 80098bc:	4630      	mov	r0, r6
 80098be:	f7ff ffbd 	bl	800983c <__sinit>
 80098c2:	3648      	adds	r6, #72	; 0x48
 80098c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80098c8:	3b01      	subs	r3, #1
 80098ca:	d503      	bpl.n	80098d4 <__sfp+0x28>
 80098cc:	6833      	ldr	r3, [r6, #0]
 80098ce:	b30b      	cbz	r3, 8009914 <__sfp+0x68>
 80098d0:	6836      	ldr	r6, [r6, #0]
 80098d2:	e7f7      	b.n	80098c4 <__sfp+0x18>
 80098d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80098d8:	b9d5      	cbnz	r5, 8009910 <__sfp+0x64>
 80098da:	4b16      	ldr	r3, [pc, #88]	; (8009934 <__sfp+0x88>)
 80098dc:	60e3      	str	r3, [r4, #12]
 80098de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80098e2:	6665      	str	r5, [r4, #100]	; 0x64
 80098e4:	f000 fbba 	bl	800a05c <__retarget_lock_init_recursive>
 80098e8:	f7ff ff96 	bl	8009818 <__sfp_lock_release>
 80098ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80098f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80098f4:	6025      	str	r5, [r4, #0]
 80098f6:	61a5      	str	r5, [r4, #24]
 80098f8:	2208      	movs	r2, #8
 80098fa:	4629      	mov	r1, r5
 80098fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009900:	f7fc ff48 	bl	8006794 <memset>
 8009904:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009908:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800990c:	4620      	mov	r0, r4
 800990e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009910:	3468      	adds	r4, #104	; 0x68
 8009912:	e7d9      	b.n	80098c8 <__sfp+0x1c>
 8009914:	2104      	movs	r1, #4
 8009916:	4638      	mov	r0, r7
 8009918:	f7ff ff62 	bl	80097e0 <__sfmoreglue>
 800991c:	4604      	mov	r4, r0
 800991e:	6030      	str	r0, [r6, #0]
 8009920:	2800      	cmp	r0, #0
 8009922:	d1d5      	bne.n	80098d0 <__sfp+0x24>
 8009924:	f7ff ff78 	bl	8009818 <__sfp_lock_release>
 8009928:	230c      	movs	r3, #12
 800992a:	603b      	str	r3, [r7, #0]
 800992c:	e7ee      	b.n	800990c <__sfp+0x60>
 800992e:	bf00      	nop
 8009930:	0800b870 	.word	0x0800b870
 8009934:	ffff0001 	.word	0xffff0001

08009938 <_fwalk_reent>:
 8009938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800993c:	4606      	mov	r6, r0
 800993e:	4688      	mov	r8, r1
 8009940:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009944:	2700      	movs	r7, #0
 8009946:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800994a:	f1b9 0901 	subs.w	r9, r9, #1
 800994e:	d505      	bpl.n	800995c <_fwalk_reent+0x24>
 8009950:	6824      	ldr	r4, [r4, #0]
 8009952:	2c00      	cmp	r4, #0
 8009954:	d1f7      	bne.n	8009946 <_fwalk_reent+0xe>
 8009956:	4638      	mov	r0, r7
 8009958:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800995c:	89ab      	ldrh	r3, [r5, #12]
 800995e:	2b01      	cmp	r3, #1
 8009960:	d907      	bls.n	8009972 <_fwalk_reent+0x3a>
 8009962:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009966:	3301      	adds	r3, #1
 8009968:	d003      	beq.n	8009972 <_fwalk_reent+0x3a>
 800996a:	4629      	mov	r1, r5
 800996c:	4630      	mov	r0, r6
 800996e:	47c0      	blx	r8
 8009970:	4307      	orrs	r7, r0
 8009972:	3568      	adds	r5, #104	; 0x68
 8009974:	e7e9      	b.n	800994a <_fwalk_reent+0x12>

08009976 <rshift>:
 8009976:	6903      	ldr	r3, [r0, #16]
 8009978:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800997c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009980:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009984:	f100 0414 	add.w	r4, r0, #20
 8009988:	dd45      	ble.n	8009a16 <rshift+0xa0>
 800998a:	f011 011f 	ands.w	r1, r1, #31
 800998e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009992:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009996:	d10c      	bne.n	80099b2 <rshift+0x3c>
 8009998:	f100 0710 	add.w	r7, r0, #16
 800999c:	4629      	mov	r1, r5
 800999e:	42b1      	cmp	r1, r6
 80099a0:	d334      	bcc.n	8009a0c <rshift+0x96>
 80099a2:	1a9b      	subs	r3, r3, r2
 80099a4:	009b      	lsls	r3, r3, #2
 80099a6:	1eea      	subs	r2, r5, #3
 80099a8:	4296      	cmp	r6, r2
 80099aa:	bf38      	it	cc
 80099ac:	2300      	movcc	r3, #0
 80099ae:	4423      	add	r3, r4
 80099b0:	e015      	b.n	80099de <rshift+0x68>
 80099b2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80099b6:	f1c1 0820 	rsb	r8, r1, #32
 80099ba:	40cf      	lsrs	r7, r1
 80099bc:	f105 0e04 	add.w	lr, r5, #4
 80099c0:	46a1      	mov	r9, r4
 80099c2:	4576      	cmp	r6, lr
 80099c4:	46f4      	mov	ip, lr
 80099c6:	d815      	bhi.n	80099f4 <rshift+0x7e>
 80099c8:	1a9b      	subs	r3, r3, r2
 80099ca:	009a      	lsls	r2, r3, #2
 80099cc:	3a04      	subs	r2, #4
 80099ce:	3501      	adds	r5, #1
 80099d0:	42ae      	cmp	r6, r5
 80099d2:	bf38      	it	cc
 80099d4:	2200      	movcc	r2, #0
 80099d6:	18a3      	adds	r3, r4, r2
 80099d8:	50a7      	str	r7, [r4, r2]
 80099da:	b107      	cbz	r7, 80099de <rshift+0x68>
 80099dc:	3304      	adds	r3, #4
 80099de:	1b1a      	subs	r2, r3, r4
 80099e0:	42a3      	cmp	r3, r4
 80099e2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80099e6:	bf08      	it	eq
 80099e8:	2300      	moveq	r3, #0
 80099ea:	6102      	str	r2, [r0, #16]
 80099ec:	bf08      	it	eq
 80099ee:	6143      	streq	r3, [r0, #20]
 80099f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099f4:	f8dc c000 	ldr.w	ip, [ip]
 80099f8:	fa0c fc08 	lsl.w	ip, ip, r8
 80099fc:	ea4c 0707 	orr.w	r7, ip, r7
 8009a00:	f849 7b04 	str.w	r7, [r9], #4
 8009a04:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009a08:	40cf      	lsrs	r7, r1
 8009a0a:	e7da      	b.n	80099c2 <rshift+0x4c>
 8009a0c:	f851 cb04 	ldr.w	ip, [r1], #4
 8009a10:	f847 cf04 	str.w	ip, [r7, #4]!
 8009a14:	e7c3      	b.n	800999e <rshift+0x28>
 8009a16:	4623      	mov	r3, r4
 8009a18:	e7e1      	b.n	80099de <rshift+0x68>

08009a1a <__hexdig_fun>:
 8009a1a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009a1e:	2b09      	cmp	r3, #9
 8009a20:	d802      	bhi.n	8009a28 <__hexdig_fun+0xe>
 8009a22:	3820      	subs	r0, #32
 8009a24:	b2c0      	uxtb	r0, r0
 8009a26:	4770      	bx	lr
 8009a28:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009a2c:	2b05      	cmp	r3, #5
 8009a2e:	d801      	bhi.n	8009a34 <__hexdig_fun+0x1a>
 8009a30:	3847      	subs	r0, #71	; 0x47
 8009a32:	e7f7      	b.n	8009a24 <__hexdig_fun+0xa>
 8009a34:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009a38:	2b05      	cmp	r3, #5
 8009a3a:	d801      	bhi.n	8009a40 <__hexdig_fun+0x26>
 8009a3c:	3827      	subs	r0, #39	; 0x27
 8009a3e:	e7f1      	b.n	8009a24 <__hexdig_fun+0xa>
 8009a40:	2000      	movs	r0, #0
 8009a42:	4770      	bx	lr

08009a44 <__gethex>:
 8009a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a48:	ed2d 8b02 	vpush	{d8}
 8009a4c:	b089      	sub	sp, #36	; 0x24
 8009a4e:	ee08 0a10 	vmov	s16, r0
 8009a52:	9304      	str	r3, [sp, #16]
 8009a54:	4bbc      	ldr	r3, [pc, #752]	; (8009d48 <__gethex+0x304>)
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	9301      	str	r3, [sp, #4]
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	468b      	mov	fp, r1
 8009a5e:	4690      	mov	r8, r2
 8009a60:	f7f6 fbce 	bl	8000200 <strlen>
 8009a64:	9b01      	ldr	r3, [sp, #4]
 8009a66:	f8db 2000 	ldr.w	r2, [fp]
 8009a6a:	4403      	add	r3, r0
 8009a6c:	4682      	mov	sl, r0
 8009a6e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009a72:	9305      	str	r3, [sp, #20]
 8009a74:	1c93      	adds	r3, r2, #2
 8009a76:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009a7a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009a7e:	32fe      	adds	r2, #254	; 0xfe
 8009a80:	18d1      	adds	r1, r2, r3
 8009a82:	461f      	mov	r7, r3
 8009a84:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009a88:	9100      	str	r1, [sp, #0]
 8009a8a:	2830      	cmp	r0, #48	; 0x30
 8009a8c:	d0f8      	beq.n	8009a80 <__gethex+0x3c>
 8009a8e:	f7ff ffc4 	bl	8009a1a <__hexdig_fun>
 8009a92:	4604      	mov	r4, r0
 8009a94:	2800      	cmp	r0, #0
 8009a96:	d13a      	bne.n	8009b0e <__gethex+0xca>
 8009a98:	9901      	ldr	r1, [sp, #4]
 8009a9a:	4652      	mov	r2, sl
 8009a9c:	4638      	mov	r0, r7
 8009a9e:	f001 fa66 	bl	800af6e <strncmp>
 8009aa2:	4605      	mov	r5, r0
 8009aa4:	2800      	cmp	r0, #0
 8009aa6:	d168      	bne.n	8009b7a <__gethex+0x136>
 8009aa8:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009aac:	eb07 060a 	add.w	r6, r7, sl
 8009ab0:	f7ff ffb3 	bl	8009a1a <__hexdig_fun>
 8009ab4:	2800      	cmp	r0, #0
 8009ab6:	d062      	beq.n	8009b7e <__gethex+0x13a>
 8009ab8:	4633      	mov	r3, r6
 8009aba:	7818      	ldrb	r0, [r3, #0]
 8009abc:	2830      	cmp	r0, #48	; 0x30
 8009abe:	461f      	mov	r7, r3
 8009ac0:	f103 0301 	add.w	r3, r3, #1
 8009ac4:	d0f9      	beq.n	8009aba <__gethex+0x76>
 8009ac6:	f7ff ffa8 	bl	8009a1a <__hexdig_fun>
 8009aca:	2301      	movs	r3, #1
 8009acc:	fab0 f480 	clz	r4, r0
 8009ad0:	0964      	lsrs	r4, r4, #5
 8009ad2:	4635      	mov	r5, r6
 8009ad4:	9300      	str	r3, [sp, #0]
 8009ad6:	463a      	mov	r2, r7
 8009ad8:	4616      	mov	r6, r2
 8009ada:	3201      	adds	r2, #1
 8009adc:	7830      	ldrb	r0, [r6, #0]
 8009ade:	f7ff ff9c 	bl	8009a1a <__hexdig_fun>
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	d1f8      	bne.n	8009ad8 <__gethex+0x94>
 8009ae6:	9901      	ldr	r1, [sp, #4]
 8009ae8:	4652      	mov	r2, sl
 8009aea:	4630      	mov	r0, r6
 8009aec:	f001 fa3f 	bl	800af6e <strncmp>
 8009af0:	b980      	cbnz	r0, 8009b14 <__gethex+0xd0>
 8009af2:	b94d      	cbnz	r5, 8009b08 <__gethex+0xc4>
 8009af4:	eb06 050a 	add.w	r5, r6, sl
 8009af8:	462a      	mov	r2, r5
 8009afa:	4616      	mov	r6, r2
 8009afc:	3201      	adds	r2, #1
 8009afe:	7830      	ldrb	r0, [r6, #0]
 8009b00:	f7ff ff8b 	bl	8009a1a <__hexdig_fun>
 8009b04:	2800      	cmp	r0, #0
 8009b06:	d1f8      	bne.n	8009afa <__gethex+0xb6>
 8009b08:	1bad      	subs	r5, r5, r6
 8009b0a:	00ad      	lsls	r5, r5, #2
 8009b0c:	e004      	b.n	8009b18 <__gethex+0xd4>
 8009b0e:	2400      	movs	r4, #0
 8009b10:	4625      	mov	r5, r4
 8009b12:	e7e0      	b.n	8009ad6 <__gethex+0x92>
 8009b14:	2d00      	cmp	r5, #0
 8009b16:	d1f7      	bne.n	8009b08 <__gethex+0xc4>
 8009b18:	7833      	ldrb	r3, [r6, #0]
 8009b1a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009b1e:	2b50      	cmp	r3, #80	; 0x50
 8009b20:	d13b      	bne.n	8009b9a <__gethex+0x156>
 8009b22:	7873      	ldrb	r3, [r6, #1]
 8009b24:	2b2b      	cmp	r3, #43	; 0x2b
 8009b26:	d02c      	beq.n	8009b82 <__gethex+0x13e>
 8009b28:	2b2d      	cmp	r3, #45	; 0x2d
 8009b2a:	d02e      	beq.n	8009b8a <__gethex+0x146>
 8009b2c:	1c71      	adds	r1, r6, #1
 8009b2e:	f04f 0900 	mov.w	r9, #0
 8009b32:	7808      	ldrb	r0, [r1, #0]
 8009b34:	f7ff ff71 	bl	8009a1a <__hexdig_fun>
 8009b38:	1e43      	subs	r3, r0, #1
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	2b18      	cmp	r3, #24
 8009b3e:	d82c      	bhi.n	8009b9a <__gethex+0x156>
 8009b40:	f1a0 0210 	sub.w	r2, r0, #16
 8009b44:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009b48:	f7ff ff67 	bl	8009a1a <__hexdig_fun>
 8009b4c:	1e43      	subs	r3, r0, #1
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	2b18      	cmp	r3, #24
 8009b52:	d91d      	bls.n	8009b90 <__gethex+0x14c>
 8009b54:	f1b9 0f00 	cmp.w	r9, #0
 8009b58:	d000      	beq.n	8009b5c <__gethex+0x118>
 8009b5a:	4252      	negs	r2, r2
 8009b5c:	4415      	add	r5, r2
 8009b5e:	f8cb 1000 	str.w	r1, [fp]
 8009b62:	b1e4      	cbz	r4, 8009b9e <__gethex+0x15a>
 8009b64:	9b00      	ldr	r3, [sp, #0]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	bf14      	ite	ne
 8009b6a:	2700      	movne	r7, #0
 8009b6c:	2706      	moveq	r7, #6
 8009b6e:	4638      	mov	r0, r7
 8009b70:	b009      	add	sp, #36	; 0x24
 8009b72:	ecbd 8b02 	vpop	{d8}
 8009b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b7a:	463e      	mov	r6, r7
 8009b7c:	4625      	mov	r5, r4
 8009b7e:	2401      	movs	r4, #1
 8009b80:	e7ca      	b.n	8009b18 <__gethex+0xd4>
 8009b82:	f04f 0900 	mov.w	r9, #0
 8009b86:	1cb1      	adds	r1, r6, #2
 8009b88:	e7d3      	b.n	8009b32 <__gethex+0xee>
 8009b8a:	f04f 0901 	mov.w	r9, #1
 8009b8e:	e7fa      	b.n	8009b86 <__gethex+0x142>
 8009b90:	230a      	movs	r3, #10
 8009b92:	fb03 0202 	mla	r2, r3, r2, r0
 8009b96:	3a10      	subs	r2, #16
 8009b98:	e7d4      	b.n	8009b44 <__gethex+0x100>
 8009b9a:	4631      	mov	r1, r6
 8009b9c:	e7df      	b.n	8009b5e <__gethex+0x11a>
 8009b9e:	1bf3      	subs	r3, r6, r7
 8009ba0:	3b01      	subs	r3, #1
 8009ba2:	4621      	mov	r1, r4
 8009ba4:	2b07      	cmp	r3, #7
 8009ba6:	dc0b      	bgt.n	8009bc0 <__gethex+0x17c>
 8009ba8:	ee18 0a10 	vmov	r0, s16
 8009bac:	f000 fb04 	bl	800a1b8 <_Balloc>
 8009bb0:	4604      	mov	r4, r0
 8009bb2:	b940      	cbnz	r0, 8009bc6 <__gethex+0x182>
 8009bb4:	4b65      	ldr	r3, [pc, #404]	; (8009d4c <__gethex+0x308>)
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	21de      	movs	r1, #222	; 0xde
 8009bba:	4865      	ldr	r0, [pc, #404]	; (8009d50 <__gethex+0x30c>)
 8009bbc:	f7fc fd74 	bl	80066a8 <__assert_func>
 8009bc0:	3101      	adds	r1, #1
 8009bc2:	105b      	asrs	r3, r3, #1
 8009bc4:	e7ee      	b.n	8009ba4 <__gethex+0x160>
 8009bc6:	f100 0914 	add.w	r9, r0, #20
 8009bca:	f04f 0b00 	mov.w	fp, #0
 8009bce:	f1ca 0301 	rsb	r3, sl, #1
 8009bd2:	f8cd 9008 	str.w	r9, [sp, #8]
 8009bd6:	f8cd b000 	str.w	fp, [sp]
 8009bda:	9306      	str	r3, [sp, #24]
 8009bdc:	42b7      	cmp	r7, r6
 8009bde:	d340      	bcc.n	8009c62 <__gethex+0x21e>
 8009be0:	9802      	ldr	r0, [sp, #8]
 8009be2:	9b00      	ldr	r3, [sp, #0]
 8009be4:	f840 3b04 	str.w	r3, [r0], #4
 8009be8:	eba0 0009 	sub.w	r0, r0, r9
 8009bec:	1080      	asrs	r0, r0, #2
 8009bee:	0146      	lsls	r6, r0, #5
 8009bf0:	6120      	str	r0, [r4, #16]
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f000 fbd6 	bl	800a3a4 <__hi0bits>
 8009bf8:	1a30      	subs	r0, r6, r0
 8009bfa:	f8d8 6000 	ldr.w	r6, [r8]
 8009bfe:	42b0      	cmp	r0, r6
 8009c00:	dd63      	ble.n	8009cca <__gethex+0x286>
 8009c02:	1b87      	subs	r7, r0, r6
 8009c04:	4639      	mov	r1, r7
 8009c06:	4620      	mov	r0, r4
 8009c08:	f000 ff70 	bl	800aaec <__any_on>
 8009c0c:	4682      	mov	sl, r0
 8009c0e:	b1a8      	cbz	r0, 8009c3c <__gethex+0x1f8>
 8009c10:	1e7b      	subs	r3, r7, #1
 8009c12:	1159      	asrs	r1, r3, #5
 8009c14:	f003 021f 	and.w	r2, r3, #31
 8009c18:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009c1c:	f04f 0a01 	mov.w	sl, #1
 8009c20:	fa0a f202 	lsl.w	r2, sl, r2
 8009c24:	420a      	tst	r2, r1
 8009c26:	d009      	beq.n	8009c3c <__gethex+0x1f8>
 8009c28:	4553      	cmp	r3, sl
 8009c2a:	dd05      	ble.n	8009c38 <__gethex+0x1f4>
 8009c2c:	1eb9      	subs	r1, r7, #2
 8009c2e:	4620      	mov	r0, r4
 8009c30:	f000 ff5c 	bl	800aaec <__any_on>
 8009c34:	2800      	cmp	r0, #0
 8009c36:	d145      	bne.n	8009cc4 <__gethex+0x280>
 8009c38:	f04f 0a02 	mov.w	sl, #2
 8009c3c:	4639      	mov	r1, r7
 8009c3e:	4620      	mov	r0, r4
 8009c40:	f7ff fe99 	bl	8009976 <rshift>
 8009c44:	443d      	add	r5, r7
 8009c46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c4a:	42ab      	cmp	r3, r5
 8009c4c:	da4c      	bge.n	8009ce8 <__gethex+0x2a4>
 8009c4e:	ee18 0a10 	vmov	r0, s16
 8009c52:	4621      	mov	r1, r4
 8009c54:	f000 faf0 	bl	800a238 <_Bfree>
 8009c58:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	6013      	str	r3, [r2, #0]
 8009c5e:	27a3      	movs	r7, #163	; 0xa3
 8009c60:	e785      	b.n	8009b6e <__gethex+0x12a>
 8009c62:	1e73      	subs	r3, r6, #1
 8009c64:	9a05      	ldr	r2, [sp, #20]
 8009c66:	9303      	str	r3, [sp, #12]
 8009c68:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d019      	beq.n	8009ca4 <__gethex+0x260>
 8009c70:	f1bb 0f20 	cmp.w	fp, #32
 8009c74:	d107      	bne.n	8009c86 <__gethex+0x242>
 8009c76:	9b02      	ldr	r3, [sp, #8]
 8009c78:	9a00      	ldr	r2, [sp, #0]
 8009c7a:	f843 2b04 	str.w	r2, [r3], #4
 8009c7e:	9302      	str	r3, [sp, #8]
 8009c80:	2300      	movs	r3, #0
 8009c82:	9300      	str	r3, [sp, #0]
 8009c84:	469b      	mov	fp, r3
 8009c86:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009c8a:	f7ff fec6 	bl	8009a1a <__hexdig_fun>
 8009c8e:	9b00      	ldr	r3, [sp, #0]
 8009c90:	f000 000f 	and.w	r0, r0, #15
 8009c94:	fa00 f00b 	lsl.w	r0, r0, fp
 8009c98:	4303      	orrs	r3, r0
 8009c9a:	9300      	str	r3, [sp, #0]
 8009c9c:	f10b 0b04 	add.w	fp, fp, #4
 8009ca0:	9b03      	ldr	r3, [sp, #12]
 8009ca2:	e00d      	b.n	8009cc0 <__gethex+0x27c>
 8009ca4:	9b03      	ldr	r3, [sp, #12]
 8009ca6:	9a06      	ldr	r2, [sp, #24]
 8009ca8:	4413      	add	r3, r2
 8009caa:	42bb      	cmp	r3, r7
 8009cac:	d3e0      	bcc.n	8009c70 <__gethex+0x22c>
 8009cae:	4618      	mov	r0, r3
 8009cb0:	9901      	ldr	r1, [sp, #4]
 8009cb2:	9307      	str	r3, [sp, #28]
 8009cb4:	4652      	mov	r2, sl
 8009cb6:	f001 f95a 	bl	800af6e <strncmp>
 8009cba:	9b07      	ldr	r3, [sp, #28]
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	d1d7      	bne.n	8009c70 <__gethex+0x22c>
 8009cc0:	461e      	mov	r6, r3
 8009cc2:	e78b      	b.n	8009bdc <__gethex+0x198>
 8009cc4:	f04f 0a03 	mov.w	sl, #3
 8009cc8:	e7b8      	b.n	8009c3c <__gethex+0x1f8>
 8009cca:	da0a      	bge.n	8009ce2 <__gethex+0x29e>
 8009ccc:	1a37      	subs	r7, r6, r0
 8009cce:	4621      	mov	r1, r4
 8009cd0:	ee18 0a10 	vmov	r0, s16
 8009cd4:	463a      	mov	r2, r7
 8009cd6:	f000 fccb 	bl	800a670 <__lshift>
 8009cda:	1bed      	subs	r5, r5, r7
 8009cdc:	4604      	mov	r4, r0
 8009cde:	f100 0914 	add.w	r9, r0, #20
 8009ce2:	f04f 0a00 	mov.w	sl, #0
 8009ce6:	e7ae      	b.n	8009c46 <__gethex+0x202>
 8009ce8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009cec:	42a8      	cmp	r0, r5
 8009cee:	dd72      	ble.n	8009dd6 <__gethex+0x392>
 8009cf0:	1b45      	subs	r5, r0, r5
 8009cf2:	42ae      	cmp	r6, r5
 8009cf4:	dc36      	bgt.n	8009d64 <__gethex+0x320>
 8009cf6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009cfa:	2b02      	cmp	r3, #2
 8009cfc:	d02a      	beq.n	8009d54 <__gethex+0x310>
 8009cfe:	2b03      	cmp	r3, #3
 8009d00:	d02c      	beq.n	8009d5c <__gethex+0x318>
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	d115      	bne.n	8009d32 <__gethex+0x2ee>
 8009d06:	42ae      	cmp	r6, r5
 8009d08:	d113      	bne.n	8009d32 <__gethex+0x2ee>
 8009d0a:	2e01      	cmp	r6, #1
 8009d0c:	d10b      	bne.n	8009d26 <__gethex+0x2e2>
 8009d0e:	9a04      	ldr	r2, [sp, #16]
 8009d10:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009d14:	6013      	str	r3, [r2, #0]
 8009d16:	2301      	movs	r3, #1
 8009d18:	6123      	str	r3, [r4, #16]
 8009d1a:	f8c9 3000 	str.w	r3, [r9]
 8009d1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009d20:	2762      	movs	r7, #98	; 0x62
 8009d22:	601c      	str	r4, [r3, #0]
 8009d24:	e723      	b.n	8009b6e <__gethex+0x12a>
 8009d26:	1e71      	subs	r1, r6, #1
 8009d28:	4620      	mov	r0, r4
 8009d2a:	f000 fedf 	bl	800aaec <__any_on>
 8009d2e:	2800      	cmp	r0, #0
 8009d30:	d1ed      	bne.n	8009d0e <__gethex+0x2ca>
 8009d32:	ee18 0a10 	vmov	r0, s16
 8009d36:	4621      	mov	r1, r4
 8009d38:	f000 fa7e 	bl	800a238 <_Bfree>
 8009d3c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009d3e:	2300      	movs	r3, #0
 8009d40:	6013      	str	r3, [r2, #0]
 8009d42:	2750      	movs	r7, #80	; 0x50
 8009d44:	e713      	b.n	8009b6e <__gethex+0x12a>
 8009d46:	bf00      	nop
 8009d48:	0800bb74 	.word	0x0800bb74
 8009d4c:	0800ba94 	.word	0x0800ba94
 8009d50:	0800bb08 	.word	0x0800bb08
 8009d54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d1eb      	bne.n	8009d32 <__gethex+0x2ee>
 8009d5a:	e7d8      	b.n	8009d0e <__gethex+0x2ca>
 8009d5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d1d5      	bne.n	8009d0e <__gethex+0x2ca>
 8009d62:	e7e6      	b.n	8009d32 <__gethex+0x2ee>
 8009d64:	1e6f      	subs	r7, r5, #1
 8009d66:	f1ba 0f00 	cmp.w	sl, #0
 8009d6a:	d131      	bne.n	8009dd0 <__gethex+0x38c>
 8009d6c:	b127      	cbz	r7, 8009d78 <__gethex+0x334>
 8009d6e:	4639      	mov	r1, r7
 8009d70:	4620      	mov	r0, r4
 8009d72:	f000 febb 	bl	800aaec <__any_on>
 8009d76:	4682      	mov	sl, r0
 8009d78:	117b      	asrs	r3, r7, #5
 8009d7a:	2101      	movs	r1, #1
 8009d7c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009d80:	f007 071f 	and.w	r7, r7, #31
 8009d84:	fa01 f707 	lsl.w	r7, r1, r7
 8009d88:	421f      	tst	r7, r3
 8009d8a:	4629      	mov	r1, r5
 8009d8c:	4620      	mov	r0, r4
 8009d8e:	bf18      	it	ne
 8009d90:	f04a 0a02 	orrne.w	sl, sl, #2
 8009d94:	1b76      	subs	r6, r6, r5
 8009d96:	f7ff fdee 	bl	8009976 <rshift>
 8009d9a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009d9e:	2702      	movs	r7, #2
 8009da0:	f1ba 0f00 	cmp.w	sl, #0
 8009da4:	d048      	beq.n	8009e38 <__gethex+0x3f4>
 8009da6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009daa:	2b02      	cmp	r3, #2
 8009dac:	d015      	beq.n	8009dda <__gethex+0x396>
 8009dae:	2b03      	cmp	r3, #3
 8009db0:	d017      	beq.n	8009de2 <__gethex+0x39e>
 8009db2:	2b01      	cmp	r3, #1
 8009db4:	d109      	bne.n	8009dca <__gethex+0x386>
 8009db6:	f01a 0f02 	tst.w	sl, #2
 8009dba:	d006      	beq.n	8009dca <__gethex+0x386>
 8009dbc:	f8d9 0000 	ldr.w	r0, [r9]
 8009dc0:	ea4a 0a00 	orr.w	sl, sl, r0
 8009dc4:	f01a 0f01 	tst.w	sl, #1
 8009dc8:	d10e      	bne.n	8009de8 <__gethex+0x3a4>
 8009dca:	f047 0710 	orr.w	r7, r7, #16
 8009dce:	e033      	b.n	8009e38 <__gethex+0x3f4>
 8009dd0:	f04f 0a01 	mov.w	sl, #1
 8009dd4:	e7d0      	b.n	8009d78 <__gethex+0x334>
 8009dd6:	2701      	movs	r7, #1
 8009dd8:	e7e2      	b.n	8009da0 <__gethex+0x35c>
 8009dda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ddc:	f1c3 0301 	rsb	r3, r3, #1
 8009de0:	9315      	str	r3, [sp, #84]	; 0x54
 8009de2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d0f0      	beq.n	8009dca <__gethex+0x386>
 8009de8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009dec:	f104 0314 	add.w	r3, r4, #20
 8009df0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009df4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009df8:	f04f 0c00 	mov.w	ip, #0
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e02:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8009e06:	d01c      	beq.n	8009e42 <__gethex+0x3fe>
 8009e08:	3201      	adds	r2, #1
 8009e0a:	6002      	str	r2, [r0, #0]
 8009e0c:	2f02      	cmp	r7, #2
 8009e0e:	f104 0314 	add.w	r3, r4, #20
 8009e12:	d13f      	bne.n	8009e94 <__gethex+0x450>
 8009e14:	f8d8 2000 	ldr.w	r2, [r8]
 8009e18:	3a01      	subs	r2, #1
 8009e1a:	42b2      	cmp	r2, r6
 8009e1c:	d10a      	bne.n	8009e34 <__gethex+0x3f0>
 8009e1e:	1171      	asrs	r1, r6, #5
 8009e20:	2201      	movs	r2, #1
 8009e22:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009e26:	f006 061f 	and.w	r6, r6, #31
 8009e2a:	fa02 f606 	lsl.w	r6, r2, r6
 8009e2e:	421e      	tst	r6, r3
 8009e30:	bf18      	it	ne
 8009e32:	4617      	movne	r7, r2
 8009e34:	f047 0720 	orr.w	r7, r7, #32
 8009e38:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009e3a:	601c      	str	r4, [r3, #0]
 8009e3c:	9b04      	ldr	r3, [sp, #16]
 8009e3e:	601d      	str	r5, [r3, #0]
 8009e40:	e695      	b.n	8009b6e <__gethex+0x12a>
 8009e42:	4299      	cmp	r1, r3
 8009e44:	f843 cc04 	str.w	ip, [r3, #-4]
 8009e48:	d8d8      	bhi.n	8009dfc <__gethex+0x3b8>
 8009e4a:	68a3      	ldr	r3, [r4, #8]
 8009e4c:	459b      	cmp	fp, r3
 8009e4e:	db19      	blt.n	8009e84 <__gethex+0x440>
 8009e50:	6861      	ldr	r1, [r4, #4]
 8009e52:	ee18 0a10 	vmov	r0, s16
 8009e56:	3101      	adds	r1, #1
 8009e58:	f000 f9ae 	bl	800a1b8 <_Balloc>
 8009e5c:	4681      	mov	r9, r0
 8009e5e:	b918      	cbnz	r0, 8009e68 <__gethex+0x424>
 8009e60:	4b1a      	ldr	r3, [pc, #104]	; (8009ecc <__gethex+0x488>)
 8009e62:	4602      	mov	r2, r0
 8009e64:	2184      	movs	r1, #132	; 0x84
 8009e66:	e6a8      	b.n	8009bba <__gethex+0x176>
 8009e68:	6922      	ldr	r2, [r4, #16]
 8009e6a:	3202      	adds	r2, #2
 8009e6c:	f104 010c 	add.w	r1, r4, #12
 8009e70:	0092      	lsls	r2, r2, #2
 8009e72:	300c      	adds	r0, #12
 8009e74:	f000 f96c 	bl	800a150 <memcpy>
 8009e78:	4621      	mov	r1, r4
 8009e7a:	ee18 0a10 	vmov	r0, s16
 8009e7e:	f000 f9db 	bl	800a238 <_Bfree>
 8009e82:	464c      	mov	r4, r9
 8009e84:	6923      	ldr	r3, [r4, #16]
 8009e86:	1c5a      	adds	r2, r3, #1
 8009e88:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e8c:	6122      	str	r2, [r4, #16]
 8009e8e:	2201      	movs	r2, #1
 8009e90:	615a      	str	r2, [r3, #20]
 8009e92:	e7bb      	b.n	8009e0c <__gethex+0x3c8>
 8009e94:	6922      	ldr	r2, [r4, #16]
 8009e96:	455a      	cmp	r2, fp
 8009e98:	dd0b      	ble.n	8009eb2 <__gethex+0x46e>
 8009e9a:	2101      	movs	r1, #1
 8009e9c:	4620      	mov	r0, r4
 8009e9e:	f7ff fd6a 	bl	8009976 <rshift>
 8009ea2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009ea6:	3501      	adds	r5, #1
 8009ea8:	42ab      	cmp	r3, r5
 8009eaa:	f6ff aed0 	blt.w	8009c4e <__gethex+0x20a>
 8009eae:	2701      	movs	r7, #1
 8009eb0:	e7c0      	b.n	8009e34 <__gethex+0x3f0>
 8009eb2:	f016 061f 	ands.w	r6, r6, #31
 8009eb6:	d0fa      	beq.n	8009eae <__gethex+0x46a>
 8009eb8:	449a      	add	sl, r3
 8009eba:	f1c6 0620 	rsb	r6, r6, #32
 8009ebe:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009ec2:	f000 fa6f 	bl	800a3a4 <__hi0bits>
 8009ec6:	42b0      	cmp	r0, r6
 8009ec8:	dbe7      	blt.n	8009e9a <__gethex+0x456>
 8009eca:	e7f0      	b.n	8009eae <__gethex+0x46a>
 8009ecc:	0800ba94 	.word	0x0800ba94

08009ed0 <L_shift>:
 8009ed0:	f1c2 0208 	rsb	r2, r2, #8
 8009ed4:	0092      	lsls	r2, r2, #2
 8009ed6:	b570      	push	{r4, r5, r6, lr}
 8009ed8:	f1c2 0620 	rsb	r6, r2, #32
 8009edc:	6843      	ldr	r3, [r0, #4]
 8009ede:	6804      	ldr	r4, [r0, #0]
 8009ee0:	fa03 f506 	lsl.w	r5, r3, r6
 8009ee4:	432c      	orrs	r4, r5
 8009ee6:	40d3      	lsrs	r3, r2
 8009ee8:	6004      	str	r4, [r0, #0]
 8009eea:	f840 3f04 	str.w	r3, [r0, #4]!
 8009eee:	4288      	cmp	r0, r1
 8009ef0:	d3f4      	bcc.n	8009edc <L_shift+0xc>
 8009ef2:	bd70      	pop	{r4, r5, r6, pc}

08009ef4 <__match>:
 8009ef4:	b530      	push	{r4, r5, lr}
 8009ef6:	6803      	ldr	r3, [r0, #0]
 8009ef8:	3301      	adds	r3, #1
 8009efa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009efe:	b914      	cbnz	r4, 8009f06 <__match+0x12>
 8009f00:	6003      	str	r3, [r0, #0]
 8009f02:	2001      	movs	r0, #1
 8009f04:	bd30      	pop	{r4, r5, pc}
 8009f06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f0a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009f0e:	2d19      	cmp	r5, #25
 8009f10:	bf98      	it	ls
 8009f12:	3220      	addls	r2, #32
 8009f14:	42a2      	cmp	r2, r4
 8009f16:	d0f0      	beq.n	8009efa <__match+0x6>
 8009f18:	2000      	movs	r0, #0
 8009f1a:	e7f3      	b.n	8009f04 <__match+0x10>

08009f1c <__hexnan>:
 8009f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f20:	680b      	ldr	r3, [r1, #0]
 8009f22:	6801      	ldr	r1, [r0, #0]
 8009f24:	115e      	asrs	r6, r3, #5
 8009f26:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009f2a:	f013 031f 	ands.w	r3, r3, #31
 8009f2e:	b087      	sub	sp, #28
 8009f30:	bf18      	it	ne
 8009f32:	3604      	addne	r6, #4
 8009f34:	2500      	movs	r5, #0
 8009f36:	1f37      	subs	r7, r6, #4
 8009f38:	4682      	mov	sl, r0
 8009f3a:	4690      	mov	r8, r2
 8009f3c:	9301      	str	r3, [sp, #4]
 8009f3e:	f846 5c04 	str.w	r5, [r6, #-4]
 8009f42:	46b9      	mov	r9, r7
 8009f44:	463c      	mov	r4, r7
 8009f46:	9502      	str	r5, [sp, #8]
 8009f48:	46ab      	mov	fp, r5
 8009f4a:	784a      	ldrb	r2, [r1, #1]
 8009f4c:	1c4b      	adds	r3, r1, #1
 8009f4e:	9303      	str	r3, [sp, #12]
 8009f50:	b342      	cbz	r2, 8009fa4 <__hexnan+0x88>
 8009f52:	4610      	mov	r0, r2
 8009f54:	9105      	str	r1, [sp, #20]
 8009f56:	9204      	str	r2, [sp, #16]
 8009f58:	f7ff fd5f 	bl	8009a1a <__hexdig_fun>
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	d14f      	bne.n	800a000 <__hexnan+0xe4>
 8009f60:	9a04      	ldr	r2, [sp, #16]
 8009f62:	9905      	ldr	r1, [sp, #20]
 8009f64:	2a20      	cmp	r2, #32
 8009f66:	d818      	bhi.n	8009f9a <__hexnan+0x7e>
 8009f68:	9b02      	ldr	r3, [sp, #8]
 8009f6a:	459b      	cmp	fp, r3
 8009f6c:	dd13      	ble.n	8009f96 <__hexnan+0x7a>
 8009f6e:	454c      	cmp	r4, r9
 8009f70:	d206      	bcs.n	8009f80 <__hexnan+0x64>
 8009f72:	2d07      	cmp	r5, #7
 8009f74:	dc04      	bgt.n	8009f80 <__hexnan+0x64>
 8009f76:	462a      	mov	r2, r5
 8009f78:	4649      	mov	r1, r9
 8009f7a:	4620      	mov	r0, r4
 8009f7c:	f7ff ffa8 	bl	8009ed0 <L_shift>
 8009f80:	4544      	cmp	r4, r8
 8009f82:	d950      	bls.n	800a026 <__hexnan+0x10a>
 8009f84:	2300      	movs	r3, #0
 8009f86:	f1a4 0904 	sub.w	r9, r4, #4
 8009f8a:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f8e:	f8cd b008 	str.w	fp, [sp, #8]
 8009f92:	464c      	mov	r4, r9
 8009f94:	461d      	mov	r5, r3
 8009f96:	9903      	ldr	r1, [sp, #12]
 8009f98:	e7d7      	b.n	8009f4a <__hexnan+0x2e>
 8009f9a:	2a29      	cmp	r2, #41	; 0x29
 8009f9c:	d156      	bne.n	800a04c <__hexnan+0x130>
 8009f9e:	3102      	adds	r1, #2
 8009fa0:	f8ca 1000 	str.w	r1, [sl]
 8009fa4:	f1bb 0f00 	cmp.w	fp, #0
 8009fa8:	d050      	beq.n	800a04c <__hexnan+0x130>
 8009faa:	454c      	cmp	r4, r9
 8009fac:	d206      	bcs.n	8009fbc <__hexnan+0xa0>
 8009fae:	2d07      	cmp	r5, #7
 8009fb0:	dc04      	bgt.n	8009fbc <__hexnan+0xa0>
 8009fb2:	462a      	mov	r2, r5
 8009fb4:	4649      	mov	r1, r9
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	f7ff ff8a 	bl	8009ed0 <L_shift>
 8009fbc:	4544      	cmp	r4, r8
 8009fbe:	d934      	bls.n	800a02a <__hexnan+0x10e>
 8009fc0:	f1a8 0204 	sub.w	r2, r8, #4
 8009fc4:	4623      	mov	r3, r4
 8009fc6:	f853 1b04 	ldr.w	r1, [r3], #4
 8009fca:	f842 1f04 	str.w	r1, [r2, #4]!
 8009fce:	429f      	cmp	r7, r3
 8009fd0:	d2f9      	bcs.n	8009fc6 <__hexnan+0xaa>
 8009fd2:	1b3b      	subs	r3, r7, r4
 8009fd4:	f023 0303 	bic.w	r3, r3, #3
 8009fd8:	3304      	adds	r3, #4
 8009fda:	3401      	adds	r4, #1
 8009fdc:	3e03      	subs	r6, #3
 8009fde:	42b4      	cmp	r4, r6
 8009fe0:	bf88      	it	hi
 8009fe2:	2304      	movhi	r3, #4
 8009fe4:	4443      	add	r3, r8
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f843 2b04 	str.w	r2, [r3], #4
 8009fec:	429f      	cmp	r7, r3
 8009fee:	d2fb      	bcs.n	8009fe8 <__hexnan+0xcc>
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	b91b      	cbnz	r3, 8009ffc <__hexnan+0xe0>
 8009ff4:	4547      	cmp	r7, r8
 8009ff6:	d127      	bne.n	800a048 <__hexnan+0x12c>
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	603b      	str	r3, [r7, #0]
 8009ffc:	2005      	movs	r0, #5
 8009ffe:	e026      	b.n	800a04e <__hexnan+0x132>
 800a000:	3501      	adds	r5, #1
 800a002:	2d08      	cmp	r5, #8
 800a004:	f10b 0b01 	add.w	fp, fp, #1
 800a008:	dd06      	ble.n	800a018 <__hexnan+0xfc>
 800a00a:	4544      	cmp	r4, r8
 800a00c:	d9c3      	bls.n	8009f96 <__hexnan+0x7a>
 800a00e:	2300      	movs	r3, #0
 800a010:	f844 3c04 	str.w	r3, [r4, #-4]
 800a014:	2501      	movs	r5, #1
 800a016:	3c04      	subs	r4, #4
 800a018:	6822      	ldr	r2, [r4, #0]
 800a01a:	f000 000f 	and.w	r0, r0, #15
 800a01e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a022:	6022      	str	r2, [r4, #0]
 800a024:	e7b7      	b.n	8009f96 <__hexnan+0x7a>
 800a026:	2508      	movs	r5, #8
 800a028:	e7b5      	b.n	8009f96 <__hexnan+0x7a>
 800a02a:	9b01      	ldr	r3, [sp, #4]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d0df      	beq.n	8009ff0 <__hexnan+0xd4>
 800a030:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a034:	f1c3 0320 	rsb	r3, r3, #32
 800a038:	fa22 f303 	lsr.w	r3, r2, r3
 800a03c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a040:	401a      	ands	r2, r3
 800a042:	f846 2c04 	str.w	r2, [r6, #-4]
 800a046:	e7d3      	b.n	8009ff0 <__hexnan+0xd4>
 800a048:	3f04      	subs	r7, #4
 800a04a:	e7d1      	b.n	8009ff0 <__hexnan+0xd4>
 800a04c:	2004      	movs	r0, #4
 800a04e:	b007      	add	sp, #28
 800a050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a054 <_localeconv_r>:
 800a054:	4800      	ldr	r0, [pc, #0]	; (800a058 <_localeconv_r+0x4>)
 800a056:	4770      	bx	lr
 800a058:	20000164 	.word	0x20000164

0800a05c <__retarget_lock_init_recursive>:
 800a05c:	4770      	bx	lr

0800a05e <__retarget_lock_acquire_recursive>:
 800a05e:	4770      	bx	lr

0800a060 <__retarget_lock_release_recursive>:
 800a060:	4770      	bx	lr

0800a062 <__swhatbuf_r>:
 800a062:	b570      	push	{r4, r5, r6, lr}
 800a064:	460e      	mov	r6, r1
 800a066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a06a:	2900      	cmp	r1, #0
 800a06c:	b096      	sub	sp, #88	; 0x58
 800a06e:	4614      	mov	r4, r2
 800a070:	461d      	mov	r5, r3
 800a072:	da07      	bge.n	800a084 <__swhatbuf_r+0x22>
 800a074:	2300      	movs	r3, #0
 800a076:	602b      	str	r3, [r5, #0]
 800a078:	89b3      	ldrh	r3, [r6, #12]
 800a07a:	061a      	lsls	r2, r3, #24
 800a07c:	d410      	bmi.n	800a0a0 <__swhatbuf_r+0x3e>
 800a07e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a082:	e00e      	b.n	800a0a2 <__swhatbuf_r+0x40>
 800a084:	466a      	mov	r2, sp
 800a086:	f000 ffb3 	bl	800aff0 <_fstat_r>
 800a08a:	2800      	cmp	r0, #0
 800a08c:	dbf2      	blt.n	800a074 <__swhatbuf_r+0x12>
 800a08e:	9a01      	ldr	r2, [sp, #4]
 800a090:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a094:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a098:	425a      	negs	r2, r3
 800a09a:	415a      	adcs	r2, r3
 800a09c:	602a      	str	r2, [r5, #0]
 800a09e:	e7ee      	b.n	800a07e <__swhatbuf_r+0x1c>
 800a0a0:	2340      	movs	r3, #64	; 0x40
 800a0a2:	2000      	movs	r0, #0
 800a0a4:	6023      	str	r3, [r4, #0]
 800a0a6:	b016      	add	sp, #88	; 0x58
 800a0a8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a0ac <__smakebuf_r>:
 800a0ac:	898b      	ldrh	r3, [r1, #12]
 800a0ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a0b0:	079d      	lsls	r5, r3, #30
 800a0b2:	4606      	mov	r6, r0
 800a0b4:	460c      	mov	r4, r1
 800a0b6:	d507      	bpl.n	800a0c8 <__smakebuf_r+0x1c>
 800a0b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a0bc:	6023      	str	r3, [r4, #0]
 800a0be:	6123      	str	r3, [r4, #16]
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	6163      	str	r3, [r4, #20]
 800a0c4:	b002      	add	sp, #8
 800a0c6:	bd70      	pop	{r4, r5, r6, pc}
 800a0c8:	ab01      	add	r3, sp, #4
 800a0ca:	466a      	mov	r2, sp
 800a0cc:	f7ff ffc9 	bl	800a062 <__swhatbuf_r>
 800a0d0:	9900      	ldr	r1, [sp, #0]
 800a0d2:	4605      	mov	r5, r0
 800a0d4:	4630      	mov	r0, r6
 800a0d6:	f7fc fbb5 	bl	8006844 <_malloc_r>
 800a0da:	b948      	cbnz	r0, 800a0f0 <__smakebuf_r+0x44>
 800a0dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0e0:	059a      	lsls	r2, r3, #22
 800a0e2:	d4ef      	bmi.n	800a0c4 <__smakebuf_r+0x18>
 800a0e4:	f023 0303 	bic.w	r3, r3, #3
 800a0e8:	f043 0302 	orr.w	r3, r3, #2
 800a0ec:	81a3      	strh	r3, [r4, #12]
 800a0ee:	e7e3      	b.n	800a0b8 <__smakebuf_r+0xc>
 800a0f0:	4b0d      	ldr	r3, [pc, #52]	; (800a128 <__smakebuf_r+0x7c>)
 800a0f2:	62b3      	str	r3, [r6, #40]	; 0x28
 800a0f4:	89a3      	ldrh	r3, [r4, #12]
 800a0f6:	6020      	str	r0, [r4, #0]
 800a0f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0fc:	81a3      	strh	r3, [r4, #12]
 800a0fe:	9b00      	ldr	r3, [sp, #0]
 800a100:	6163      	str	r3, [r4, #20]
 800a102:	9b01      	ldr	r3, [sp, #4]
 800a104:	6120      	str	r0, [r4, #16]
 800a106:	b15b      	cbz	r3, 800a120 <__smakebuf_r+0x74>
 800a108:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a10c:	4630      	mov	r0, r6
 800a10e:	f000 ff81 	bl	800b014 <_isatty_r>
 800a112:	b128      	cbz	r0, 800a120 <__smakebuf_r+0x74>
 800a114:	89a3      	ldrh	r3, [r4, #12]
 800a116:	f023 0303 	bic.w	r3, r3, #3
 800a11a:	f043 0301 	orr.w	r3, r3, #1
 800a11e:	81a3      	strh	r3, [r4, #12]
 800a120:	89a0      	ldrh	r0, [r4, #12]
 800a122:	4305      	orrs	r5, r0
 800a124:	81a5      	strh	r5, [r4, #12]
 800a126:	e7cd      	b.n	800a0c4 <__smakebuf_r+0x18>
 800a128:	080097d5 	.word	0x080097d5

0800a12c <__ascii_mbtowc>:
 800a12c:	b082      	sub	sp, #8
 800a12e:	b901      	cbnz	r1, 800a132 <__ascii_mbtowc+0x6>
 800a130:	a901      	add	r1, sp, #4
 800a132:	b142      	cbz	r2, 800a146 <__ascii_mbtowc+0x1a>
 800a134:	b14b      	cbz	r3, 800a14a <__ascii_mbtowc+0x1e>
 800a136:	7813      	ldrb	r3, [r2, #0]
 800a138:	600b      	str	r3, [r1, #0]
 800a13a:	7812      	ldrb	r2, [r2, #0]
 800a13c:	1e10      	subs	r0, r2, #0
 800a13e:	bf18      	it	ne
 800a140:	2001      	movne	r0, #1
 800a142:	b002      	add	sp, #8
 800a144:	4770      	bx	lr
 800a146:	4610      	mov	r0, r2
 800a148:	e7fb      	b.n	800a142 <__ascii_mbtowc+0x16>
 800a14a:	f06f 0001 	mvn.w	r0, #1
 800a14e:	e7f8      	b.n	800a142 <__ascii_mbtowc+0x16>

0800a150 <memcpy>:
 800a150:	440a      	add	r2, r1
 800a152:	4291      	cmp	r1, r2
 800a154:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800a158:	d100      	bne.n	800a15c <memcpy+0xc>
 800a15a:	4770      	bx	lr
 800a15c:	b510      	push	{r4, lr}
 800a15e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a162:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a166:	4291      	cmp	r1, r2
 800a168:	d1f9      	bne.n	800a15e <memcpy+0xe>
 800a16a:	bd10      	pop	{r4, pc}

0800a16c <memmove>:
 800a16c:	4288      	cmp	r0, r1
 800a16e:	b510      	push	{r4, lr}
 800a170:	eb01 0402 	add.w	r4, r1, r2
 800a174:	d902      	bls.n	800a17c <memmove+0x10>
 800a176:	4284      	cmp	r4, r0
 800a178:	4623      	mov	r3, r4
 800a17a:	d807      	bhi.n	800a18c <memmove+0x20>
 800a17c:	1e43      	subs	r3, r0, #1
 800a17e:	42a1      	cmp	r1, r4
 800a180:	d008      	beq.n	800a194 <memmove+0x28>
 800a182:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a186:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a18a:	e7f8      	b.n	800a17e <memmove+0x12>
 800a18c:	4402      	add	r2, r0
 800a18e:	4601      	mov	r1, r0
 800a190:	428a      	cmp	r2, r1
 800a192:	d100      	bne.n	800a196 <memmove+0x2a>
 800a194:	bd10      	pop	{r4, pc}
 800a196:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a19a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a19e:	e7f7      	b.n	800a190 <memmove+0x24>

0800a1a0 <__malloc_lock>:
 800a1a0:	4801      	ldr	r0, [pc, #4]	; (800a1a8 <__malloc_lock+0x8>)
 800a1a2:	f7ff bf5c 	b.w	800a05e <__retarget_lock_acquire_recursive>
 800a1a6:	bf00      	nop
 800a1a8:	200002e8 	.word	0x200002e8

0800a1ac <__malloc_unlock>:
 800a1ac:	4801      	ldr	r0, [pc, #4]	; (800a1b4 <__malloc_unlock+0x8>)
 800a1ae:	f7ff bf57 	b.w	800a060 <__retarget_lock_release_recursive>
 800a1b2:	bf00      	nop
 800a1b4:	200002e8 	.word	0x200002e8

0800a1b8 <_Balloc>:
 800a1b8:	b570      	push	{r4, r5, r6, lr}
 800a1ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a1bc:	4604      	mov	r4, r0
 800a1be:	460d      	mov	r5, r1
 800a1c0:	b976      	cbnz	r6, 800a1e0 <_Balloc+0x28>
 800a1c2:	2010      	movs	r0, #16
 800a1c4:	f7fc fade 	bl	8006784 <malloc>
 800a1c8:	4602      	mov	r2, r0
 800a1ca:	6260      	str	r0, [r4, #36]	; 0x24
 800a1cc:	b920      	cbnz	r0, 800a1d8 <_Balloc+0x20>
 800a1ce:	4b18      	ldr	r3, [pc, #96]	; (800a230 <_Balloc+0x78>)
 800a1d0:	4818      	ldr	r0, [pc, #96]	; (800a234 <_Balloc+0x7c>)
 800a1d2:	2166      	movs	r1, #102	; 0x66
 800a1d4:	f7fc fa68 	bl	80066a8 <__assert_func>
 800a1d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1dc:	6006      	str	r6, [r0, #0]
 800a1de:	60c6      	str	r6, [r0, #12]
 800a1e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a1e2:	68f3      	ldr	r3, [r6, #12]
 800a1e4:	b183      	cbz	r3, 800a208 <_Balloc+0x50>
 800a1e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a1ee:	b9b8      	cbnz	r0, 800a220 <_Balloc+0x68>
 800a1f0:	2101      	movs	r1, #1
 800a1f2:	fa01 f605 	lsl.w	r6, r1, r5
 800a1f6:	1d72      	adds	r2, r6, #5
 800a1f8:	0092      	lsls	r2, r2, #2
 800a1fa:	4620      	mov	r0, r4
 800a1fc:	f000 fc97 	bl	800ab2e <_calloc_r>
 800a200:	b160      	cbz	r0, 800a21c <_Balloc+0x64>
 800a202:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a206:	e00e      	b.n	800a226 <_Balloc+0x6e>
 800a208:	2221      	movs	r2, #33	; 0x21
 800a20a:	2104      	movs	r1, #4
 800a20c:	4620      	mov	r0, r4
 800a20e:	f000 fc8e 	bl	800ab2e <_calloc_r>
 800a212:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a214:	60f0      	str	r0, [r6, #12]
 800a216:	68db      	ldr	r3, [r3, #12]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d1e4      	bne.n	800a1e6 <_Balloc+0x2e>
 800a21c:	2000      	movs	r0, #0
 800a21e:	bd70      	pop	{r4, r5, r6, pc}
 800a220:	6802      	ldr	r2, [r0, #0]
 800a222:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a226:	2300      	movs	r3, #0
 800a228:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a22c:	e7f7      	b.n	800a21e <_Balloc+0x66>
 800a22e:	bf00      	nop
 800a230:	0800ba1e 	.word	0x0800ba1e
 800a234:	0800bb88 	.word	0x0800bb88

0800a238 <_Bfree>:
 800a238:	b570      	push	{r4, r5, r6, lr}
 800a23a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a23c:	4605      	mov	r5, r0
 800a23e:	460c      	mov	r4, r1
 800a240:	b976      	cbnz	r6, 800a260 <_Bfree+0x28>
 800a242:	2010      	movs	r0, #16
 800a244:	f7fc fa9e 	bl	8006784 <malloc>
 800a248:	4602      	mov	r2, r0
 800a24a:	6268      	str	r0, [r5, #36]	; 0x24
 800a24c:	b920      	cbnz	r0, 800a258 <_Bfree+0x20>
 800a24e:	4b09      	ldr	r3, [pc, #36]	; (800a274 <_Bfree+0x3c>)
 800a250:	4809      	ldr	r0, [pc, #36]	; (800a278 <_Bfree+0x40>)
 800a252:	218a      	movs	r1, #138	; 0x8a
 800a254:	f7fc fa28 	bl	80066a8 <__assert_func>
 800a258:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a25c:	6006      	str	r6, [r0, #0]
 800a25e:	60c6      	str	r6, [r0, #12]
 800a260:	b13c      	cbz	r4, 800a272 <_Bfree+0x3a>
 800a262:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a264:	6862      	ldr	r2, [r4, #4]
 800a266:	68db      	ldr	r3, [r3, #12]
 800a268:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a26c:	6021      	str	r1, [r4, #0]
 800a26e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a272:	bd70      	pop	{r4, r5, r6, pc}
 800a274:	0800ba1e 	.word	0x0800ba1e
 800a278:	0800bb88 	.word	0x0800bb88

0800a27c <__multadd>:
 800a27c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a280:	690e      	ldr	r6, [r1, #16]
 800a282:	4607      	mov	r7, r0
 800a284:	4698      	mov	r8, r3
 800a286:	460c      	mov	r4, r1
 800a288:	f101 0014 	add.w	r0, r1, #20
 800a28c:	2300      	movs	r3, #0
 800a28e:	6805      	ldr	r5, [r0, #0]
 800a290:	b2a9      	uxth	r1, r5
 800a292:	fb02 8101 	mla	r1, r2, r1, r8
 800a296:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a29a:	0c2d      	lsrs	r5, r5, #16
 800a29c:	fb02 c505 	mla	r5, r2, r5, ip
 800a2a0:	b289      	uxth	r1, r1
 800a2a2:	3301      	adds	r3, #1
 800a2a4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a2a8:	429e      	cmp	r6, r3
 800a2aa:	f840 1b04 	str.w	r1, [r0], #4
 800a2ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a2b2:	dcec      	bgt.n	800a28e <__multadd+0x12>
 800a2b4:	f1b8 0f00 	cmp.w	r8, #0
 800a2b8:	d022      	beq.n	800a300 <__multadd+0x84>
 800a2ba:	68a3      	ldr	r3, [r4, #8]
 800a2bc:	42b3      	cmp	r3, r6
 800a2be:	dc19      	bgt.n	800a2f4 <__multadd+0x78>
 800a2c0:	6861      	ldr	r1, [r4, #4]
 800a2c2:	4638      	mov	r0, r7
 800a2c4:	3101      	adds	r1, #1
 800a2c6:	f7ff ff77 	bl	800a1b8 <_Balloc>
 800a2ca:	4605      	mov	r5, r0
 800a2cc:	b928      	cbnz	r0, 800a2da <__multadd+0x5e>
 800a2ce:	4602      	mov	r2, r0
 800a2d0:	4b0d      	ldr	r3, [pc, #52]	; (800a308 <__multadd+0x8c>)
 800a2d2:	480e      	ldr	r0, [pc, #56]	; (800a30c <__multadd+0x90>)
 800a2d4:	21b5      	movs	r1, #181	; 0xb5
 800a2d6:	f7fc f9e7 	bl	80066a8 <__assert_func>
 800a2da:	6922      	ldr	r2, [r4, #16]
 800a2dc:	3202      	adds	r2, #2
 800a2de:	f104 010c 	add.w	r1, r4, #12
 800a2e2:	0092      	lsls	r2, r2, #2
 800a2e4:	300c      	adds	r0, #12
 800a2e6:	f7ff ff33 	bl	800a150 <memcpy>
 800a2ea:	4621      	mov	r1, r4
 800a2ec:	4638      	mov	r0, r7
 800a2ee:	f7ff ffa3 	bl	800a238 <_Bfree>
 800a2f2:	462c      	mov	r4, r5
 800a2f4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a2f8:	3601      	adds	r6, #1
 800a2fa:	f8c3 8014 	str.w	r8, [r3, #20]
 800a2fe:	6126      	str	r6, [r4, #16]
 800a300:	4620      	mov	r0, r4
 800a302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a306:	bf00      	nop
 800a308:	0800ba94 	.word	0x0800ba94
 800a30c:	0800bb88 	.word	0x0800bb88

0800a310 <__s2b>:
 800a310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a314:	460c      	mov	r4, r1
 800a316:	4615      	mov	r5, r2
 800a318:	461f      	mov	r7, r3
 800a31a:	2209      	movs	r2, #9
 800a31c:	3308      	adds	r3, #8
 800a31e:	4606      	mov	r6, r0
 800a320:	fb93 f3f2 	sdiv	r3, r3, r2
 800a324:	2100      	movs	r1, #0
 800a326:	2201      	movs	r2, #1
 800a328:	429a      	cmp	r2, r3
 800a32a:	db09      	blt.n	800a340 <__s2b+0x30>
 800a32c:	4630      	mov	r0, r6
 800a32e:	f7ff ff43 	bl	800a1b8 <_Balloc>
 800a332:	b940      	cbnz	r0, 800a346 <__s2b+0x36>
 800a334:	4602      	mov	r2, r0
 800a336:	4b19      	ldr	r3, [pc, #100]	; (800a39c <__s2b+0x8c>)
 800a338:	4819      	ldr	r0, [pc, #100]	; (800a3a0 <__s2b+0x90>)
 800a33a:	21ce      	movs	r1, #206	; 0xce
 800a33c:	f7fc f9b4 	bl	80066a8 <__assert_func>
 800a340:	0052      	lsls	r2, r2, #1
 800a342:	3101      	adds	r1, #1
 800a344:	e7f0      	b.n	800a328 <__s2b+0x18>
 800a346:	9b08      	ldr	r3, [sp, #32]
 800a348:	6143      	str	r3, [r0, #20]
 800a34a:	2d09      	cmp	r5, #9
 800a34c:	f04f 0301 	mov.w	r3, #1
 800a350:	6103      	str	r3, [r0, #16]
 800a352:	dd16      	ble.n	800a382 <__s2b+0x72>
 800a354:	f104 0909 	add.w	r9, r4, #9
 800a358:	46c8      	mov	r8, r9
 800a35a:	442c      	add	r4, r5
 800a35c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a360:	4601      	mov	r1, r0
 800a362:	3b30      	subs	r3, #48	; 0x30
 800a364:	220a      	movs	r2, #10
 800a366:	4630      	mov	r0, r6
 800a368:	f7ff ff88 	bl	800a27c <__multadd>
 800a36c:	45a0      	cmp	r8, r4
 800a36e:	d1f5      	bne.n	800a35c <__s2b+0x4c>
 800a370:	f1a5 0408 	sub.w	r4, r5, #8
 800a374:	444c      	add	r4, r9
 800a376:	1b2d      	subs	r5, r5, r4
 800a378:	1963      	adds	r3, r4, r5
 800a37a:	42bb      	cmp	r3, r7
 800a37c:	db04      	blt.n	800a388 <__s2b+0x78>
 800a37e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a382:	340a      	adds	r4, #10
 800a384:	2509      	movs	r5, #9
 800a386:	e7f6      	b.n	800a376 <__s2b+0x66>
 800a388:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a38c:	4601      	mov	r1, r0
 800a38e:	3b30      	subs	r3, #48	; 0x30
 800a390:	220a      	movs	r2, #10
 800a392:	4630      	mov	r0, r6
 800a394:	f7ff ff72 	bl	800a27c <__multadd>
 800a398:	e7ee      	b.n	800a378 <__s2b+0x68>
 800a39a:	bf00      	nop
 800a39c:	0800ba94 	.word	0x0800ba94
 800a3a0:	0800bb88 	.word	0x0800bb88

0800a3a4 <__hi0bits>:
 800a3a4:	0c03      	lsrs	r3, r0, #16
 800a3a6:	041b      	lsls	r3, r3, #16
 800a3a8:	b9d3      	cbnz	r3, 800a3e0 <__hi0bits+0x3c>
 800a3aa:	0400      	lsls	r0, r0, #16
 800a3ac:	2310      	movs	r3, #16
 800a3ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a3b2:	bf04      	itt	eq
 800a3b4:	0200      	lsleq	r0, r0, #8
 800a3b6:	3308      	addeq	r3, #8
 800a3b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a3bc:	bf04      	itt	eq
 800a3be:	0100      	lsleq	r0, r0, #4
 800a3c0:	3304      	addeq	r3, #4
 800a3c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a3c6:	bf04      	itt	eq
 800a3c8:	0080      	lsleq	r0, r0, #2
 800a3ca:	3302      	addeq	r3, #2
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	db05      	blt.n	800a3dc <__hi0bits+0x38>
 800a3d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a3d4:	f103 0301 	add.w	r3, r3, #1
 800a3d8:	bf08      	it	eq
 800a3da:	2320      	moveq	r3, #32
 800a3dc:	4618      	mov	r0, r3
 800a3de:	4770      	bx	lr
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	e7e4      	b.n	800a3ae <__hi0bits+0xa>

0800a3e4 <__lo0bits>:
 800a3e4:	6803      	ldr	r3, [r0, #0]
 800a3e6:	f013 0207 	ands.w	r2, r3, #7
 800a3ea:	4601      	mov	r1, r0
 800a3ec:	d00b      	beq.n	800a406 <__lo0bits+0x22>
 800a3ee:	07da      	lsls	r2, r3, #31
 800a3f0:	d424      	bmi.n	800a43c <__lo0bits+0x58>
 800a3f2:	0798      	lsls	r0, r3, #30
 800a3f4:	bf49      	itett	mi
 800a3f6:	085b      	lsrmi	r3, r3, #1
 800a3f8:	089b      	lsrpl	r3, r3, #2
 800a3fa:	2001      	movmi	r0, #1
 800a3fc:	600b      	strmi	r3, [r1, #0]
 800a3fe:	bf5c      	itt	pl
 800a400:	600b      	strpl	r3, [r1, #0]
 800a402:	2002      	movpl	r0, #2
 800a404:	4770      	bx	lr
 800a406:	b298      	uxth	r0, r3
 800a408:	b9b0      	cbnz	r0, 800a438 <__lo0bits+0x54>
 800a40a:	0c1b      	lsrs	r3, r3, #16
 800a40c:	2010      	movs	r0, #16
 800a40e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a412:	bf04      	itt	eq
 800a414:	0a1b      	lsreq	r3, r3, #8
 800a416:	3008      	addeq	r0, #8
 800a418:	071a      	lsls	r2, r3, #28
 800a41a:	bf04      	itt	eq
 800a41c:	091b      	lsreq	r3, r3, #4
 800a41e:	3004      	addeq	r0, #4
 800a420:	079a      	lsls	r2, r3, #30
 800a422:	bf04      	itt	eq
 800a424:	089b      	lsreq	r3, r3, #2
 800a426:	3002      	addeq	r0, #2
 800a428:	07da      	lsls	r2, r3, #31
 800a42a:	d403      	bmi.n	800a434 <__lo0bits+0x50>
 800a42c:	085b      	lsrs	r3, r3, #1
 800a42e:	f100 0001 	add.w	r0, r0, #1
 800a432:	d005      	beq.n	800a440 <__lo0bits+0x5c>
 800a434:	600b      	str	r3, [r1, #0]
 800a436:	4770      	bx	lr
 800a438:	4610      	mov	r0, r2
 800a43a:	e7e8      	b.n	800a40e <__lo0bits+0x2a>
 800a43c:	2000      	movs	r0, #0
 800a43e:	4770      	bx	lr
 800a440:	2020      	movs	r0, #32
 800a442:	4770      	bx	lr

0800a444 <__i2b>:
 800a444:	b510      	push	{r4, lr}
 800a446:	460c      	mov	r4, r1
 800a448:	2101      	movs	r1, #1
 800a44a:	f7ff feb5 	bl	800a1b8 <_Balloc>
 800a44e:	4602      	mov	r2, r0
 800a450:	b928      	cbnz	r0, 800a45e <__i2b+0x1a>
 800a452:	4b05      	ldr	r3, [pc, #20]	; (800a468 <__i2b+0x24>)
 800a454:	4805      	ldr	r0, [pc, #20]	; (800a46c <__i2b+0x28>)
 800a456:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a45a:	f7fc f925 	bl	80066a8 <__assert_func>
 800a45e:	2301      	movs	r3, #1
 800a460:	6144      	str	r4, [r0, #20]
 800a462:	6103      	str	r3, [r0, #16]
 800a464:	bd10      	pop	{r4, pc}
 800a466:	bf00      	nop
 800a468:	0800ba94 	.word	0x0800ba94
 800a46c:	0800bb88 	.word	0x0800bb88

0800a470 <__multiply>:
 800a470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a474:	4614      	mov	r4, r2
 800a476:	690a      	ldr	r2, [r1, #16]
 800a478:	6923      	ldr	r3, [r4, #16]
 800a47a:	429a      	cmp	r2, r3
 800a47c:	bfb8      	it	lt
 800a47e:	460b      	movlt	r3, r1
 800a480:	460d      	mov	r5, r1
 800a482:	bfbc      	itt	lt
 800a484:	4625      	movlt	r5, r4
 800a486:	461c      	movlt	r4, r3
 800a488:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a48c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a490:	68ab      	ldr	r3, [r5, #8]
 800a492:	6869      	ldr	r1, [r5, #4]
 800a494:	eb0a 0709 	add.w	r7, sl, r9
 800a498:	42bb      	cmp	r3, r7
 800a49a:	b085      	sub	sp, #20
 800a49c:	bfb8      	it	lt
 800a49e:	3101      	addlt	r1, #1
 800a4a0:	f7ff fe8a 	bl	800a1b8 <_Balloc>
 800a4a4:	b930      	cbnz	r0, 800a4b4 <__multiply+0x44>
 800a4a6:	4602      	mov	r2, r0
 800a4a8:	4b42      	ldr	r3, [pc, #264]	; (800a5b4 <__multiply+0x144>)
 800a4aa:	4843      	ldr	r0, [pc, #268]	; (800a5b8 <__multiply+0x148>)
 800a4ac:	f240 115d 	movw	r1, #349	; 0x15d
 800a4b0:	f7fc f8fa 	bl	80066a8 <__assert_func>
 800a4b4:	f100 0614 	add.w	r6, r0, #20
 800a4b8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a4bc:	4633      	mov	r3, r6
 800a4be:	2200      	movs	r2, #0
 800a4c0:	4543      	cmp	r3, r8
 800a4c2:	d31e      	bcc.n	800a502 <__multiply+0x92>
 800a4c4:	f105 0c14 	add.w	ip, r5, #20
 800a4c8:	f104 0314 	add.w	r3, r4, #20
 800a4cc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a4d0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a4d4:	9202      	str	r2, [sp, #8]
 800a4d6:	ebac 0205 	sub.w	r2, ip, r5
 800a4da:	3a15      	subs	r2, #21
 800a4dc:	f022 0203 	bic.w	r2, r2, #3
 800a4e0:	3204      	adds	r2, #4
 800a4e2:	f105 0115 	add.w	r1, r5, #21
 800a4e6:	458c      	cmp	ip, r1
 800a4e8:	bf38      	it	cc
 800a4ea:	2204      	movcc	r2, #4
 800a4ec:	9201      	str	r2, [sp, #4]
 800a4ee:	9a02      	ldr	r2, [sp, #8]
 800a4f0:	9303      	str	r3, [sp, #12]
 800a4f2:	429a      	cmp	r2, r3
 800a4f4:	d808      	bhi.n	800a508 <__multiply+0x98>
 800a4f6:	2f00      	cmp	r7, #0
 800a4f8:	dc55      	bgt.n	800a5a6 <__multiply+0x136>
 800a4fa:	6107      	str	r7, [r0, #16]
 800a4fc:	b005      	add	sp, #20
 800a4fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a502:	f843 2b04 	str.w	r2, [r3], #4
 800a506:	e7db      	b.n	800a4c0 <__multiply+0x50>
 800a508:	f8b3 a000 	ldrh.w	sl, [r3]
 800a50c:	f1ba 0f00 	cmp.w	sl, #0
 800a510:	d020      	beq.n	800a554 <__multiply+0xe4>
 800a512:	f105 0e14 	add.w	lr, r5, #20
 800a516:	46b1      	mov	r9, r6
 800a518:	2200      	movs	r2, #0
 800a51a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a51e:	f8d9 b000 	ldr.w	fp, [r9]
 800a522:	b2a1      	uxth	r1, r4
 800a524:	fa1f fb8b 	uxth.w	fp, fp
 800a528:	fb0a b101 	mla	r1, sl, r1, fp
 800a52c:	4411      	add	r1, r2
 800a52e:	f8d9 2000 	ldr.w	r2, [r9]
 800a532:	0c24      	lsrs	r4, r4, #16
 800a534:	0c12      	lsrs	r2, r2, #16
 800a536:	fb0a 2404 	mla	r4, sl, r4, r2
 800a53a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a53e:	b289      	uxth	r1, r1
 800a540:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a544:	45f4      	cmp	ip, lr
 800a546:	f849 1b04 	str.w	r1, [r9], #4
 800a54a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a54e:	d8e4      	bhi.n	800a51a <__multiply+0xaa>
 800a550:	9901      	ldr	r1, [sp, #4]
 800a552:	5072      	str	r2, [r6, r1]
 800a554:	9a03      	ldr	r2, [sp, #12]
 800a556:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a55a:	3304      	adds	r3, #4
 800a55c:	f1b9 0f00 	cmp.w	r9, #0
 800a560:	d01f      	beq.n	800a5a2 <__multiply+0x132>
 800a562:	6834      	ldr	r4, [r6, #0]
 800a564:	f105 0114 	add.w	r1, r5, #20
 800a568:	46b6      	mov	lr, r6
 800a56a:	f04f 0a00 	mov.w	sl, #0
 800a56e:	880a      	ldrh	r2, [r1, #0]
 800a570:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a574:	fb09 b202 	mla	r2, r9, r2, fp
 800a578:	4492      	add	sl, r2
 800a57a:	b2a4      	uxth	r4, r4
 800a57c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a580:	f84e 4b04 	str.w	r4, [lr], #4
 800a584:	f851 4b04 	ldr.w	r4, [r1], #4
 800a588:	f8be 2000 	ldrh.w	r2, [lr]
 800a58c:	0c24      	lsrs	r4, r4, #16
 800a58e:	fb09 2404 	mla	r4, r9, r4, r2
 800a592:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a596:	458c      	cmp	ip, r1
 800a598:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a59c:	d8e7      	bhi.n	800a56e <__multiply+0xfe>
 800a59e:	9a01      	ldr	r2, [sp, #4]
 800a5a0:	50b4      	str	r4, [r6, r2]
 800a5a2:	3604      	adds	r6, #4
 800a5a4:	e7a3      	b.n	800a4ee <__multiply+0x7e>
 800a5a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d1a5      	bne.n	800a4fa <__multiply+0x8a>
 800a5ae:	3f01      	subs	r7, #1
 800a5b0:	e7a1      	b.n	800a4f6 <__multiply+0x86>
 800a5b2:	bf00      	nop
 800a5b4:	0800ba94 	.word	0x0800ba94
 800a5b8:	0800bb88 	.word	0x0800bb88

0800a5bc <__pow5mult>:
 800a5bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5c0:	4615      	mov	r5, r2
 800a5c2:	f012 0203 	ands.w	r2, r2, #3
 800a5c6:	4606      	mov	r6, r0
 800a5c8:	460f      	mov	r7, r1
 800a5ca:	d007      	beq.n	800a5dc <__pow5mult+0x20>
 800a5cc:	4c25      	ldr	r4, [pc, #148]	; (800a664 <__pow5mult+0xa8>)
 800a5ce:	3a01      	subs	r2, #1
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a5d6:	f7ff fe51 	bl	800a27c <__multadd>
 800a5da:	4607      	mov	r7, r0
 800a5dc:	10ad      	asrs	r5, r5, #2
 800a5de:	d03d      	beq.n	800a65c <__pow5mult+0xa0>
 800a5e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a5e2:	b97c      	cbnz	r4, 800a604 <__pow5mult+0x48>
 800a5e4:	2010      	movs	r0, #16
 800a5e6:	f7fc f8cd 	bl	8006784 <malloc>
 800a5ea:	4602      	mov	r2, r0
 800a5ec:	6270      	str	r0, [r6, #36]	; 0x24
 800a5ee:	b928      	cbnz	r0, 800a5fc <__pow5mult+0x40>
 800a5f0:	4b1d      	ldr	r3, [pc, #116]	; (800a668 <__pow5mult+0xac>)
 800a5f2:	481e      	ldr	r0, [pc, #120]	; (800a66c <__pow5mult+0xb0>)
 800a5f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a5f8:	f7fc f856 	bl	80066a8 <__assert_func>
 800a5fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a600:	6004      	str	r4, [r0, #0]
 800a602:	60c4      	str	r4, [r0, #12]
 800a604:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a608:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a60c:	b94c      	cbnz	r4, 800a622 <__pow5mult+0x66>
 800a60e:	f240 2171 	movw	r1, #625	; 0x271
 800a612:	4630      	mov	r0, r6
 800a614:	f7ff ff16 	bl	800a444 <__i2b>
 800a618:	2300      	movs	r3, #0
 800a61a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a61e:	4604      	mov	r4, r0
 800a620:	6003      	str	r3, [r0, #0]
 800a622:	f04f 0900 	mov.w	r9, #0
 800a626:	07eb      	lsls	r3, r5, #31
 800a628:	d50a      	bpl.n	800a640 <__pow5mult+0x84>
 800a62a:	4639      	mov	r1, r7
 800a62c:	4622      	mov	r2, r4
 800a62e:	4630      	mov	r0, r6
 800a630:	f7ff ff1e 	bl	800a470 <__multiply>
 800a634:	4639      	mov	r1, r7
 800a636:	4680      	mov	r8, r0
 800a638:	4630      	mov	r0, r6
 800a63a:	f7ff fdfd 	bl	800a238 <_Bfree>
 800a63e:	4647      	mov	r7, r8
 800a640:	106d      	asrs	r5, r5, #1
 800a642:	d00b      	beq.n	800a65c <__pow5mult+0xa0>
 800a644:	6820      	ldr	r0, [r4, #0]
 800a646:	b938      	cbnz	r0, 800a658 <__pow5mult+0x9c>
 800a648:	4622      	mov	r2, r4
 800a64a:	4621      	mov	r1, r4
 800a64c:	4630      	mov	r0, r6
 800a64e:	f7ff ff0f 	bl	800a470 <__multiply>
 800a652:	6020      	str	r0, [r4, #0]
 800a654:	f8c0 9000 	str.w	r9, [r0]
 800a658:	4604      	mov	r4, r0
 800a65a:	e7e4      	b.n	800a626 <__pow5mult+0x6a>
 800a65c:	4638      	mov	r0, r7
 800a65e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a662:	bf00      	nop
 800a664:	0800bcd8 	.word	0x0800bcd8
 800a668:	0800ba1e 	.word	0x0800ba1e
 800a66c:	0800bb88 	.word	0x0800bb88

0800a670 <__lshift>:
 800a670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a674:	460c      	mov	r4, r1
 800a676:	6849      	ldr	r1, [r1, #4]
 800a678:	6923      	ldr	r3, [r4, #16]
 800a67a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a67e:	68a3      	ldr	r3, [r4, #8]
 800a680:	4607      	mov	r7, r0
 800a682:	4691      	mov	r9, r2
 800a684:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a688:	f108 0601 	add.w	r6, r8, #1
 800a68c:	42b3      	cmp	r3, r6
 800a68e:	db0b      	blt.n	800a6a8 <__lshift+0x38>
 800a690:	4638      	mov	r0, r7
 800a692:	f7ff fd91 	bl	800a1b8 <_Balloc>
 800a696:	4605      	mov	r5, r0
 800a698:	b948      	cbnz	r0, 800a6ae <__lshift+0x3e>
 800a69a:	4602      	mov	r2, r0
 800a69c:	4b28      	ldr	r3, [pc, #160]	; (800a740 <__lshift+0xd0>)
 800a69e:	4829      	ldr	r0, [pc, #164]	; (800a744 <__lshift+0xd4>)
 800a6a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a6a4:	f7fc f800 	bl	80066a8 <__assert_func>
 800a6a8:	3101      	adds	r1, #1
 800a6aa:	005b      	lsls	r3, r3, #1
 800a6ac:	e7ee      	b.n	800a68c <__lshift+0x1c>
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	f100 0114 	add.w	r1, r0, #20
 800a6b4:	f100 0210 	add.w	r2, r0, #16
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	4553      	cmp	r3, sl
 800a6bc:	db33      	blt.n	800a726 <__lshift+0xb6>
 800a6be:	6920      	ldr	r0, [r4, #16]
 800a6c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a6c4:	f104 0314 	add.w	r3, r4, #20
 800a6c8:	f019 091f 	ands.w	r9, r9, #31
 800a6cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a6d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a6d4:	d02b      	beq.n	800a72e <__lshift+0xbe>
 800a6d6:	f1c9 0e20 	rsb	lr, r9, #32
 800a6da:	468a      	mov	sl, r1
 800a6dc:	2200      	movs	r2, #0
 800a6de:	6818      	ldr	r0, [r3, #0]
 800a6e0:	fa00 f009 	lsl.w	r0, r0, r9
 800a6e4:	4302      	orrs	r2, r0
 800a6e6:	f84a 2b04 	str.w	r2, [sl], #4
 800a6ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6ee:	459c      	cmp	ip, r3
 800a6f0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a6f4:	d8f3      	bhi.n	800a6de <__lshift+0x6e>
 800a6f6:	ebac 0304 	sub.w	r3, ip, r4
 800a6fa:	3b15      	subs	r3, #21
 800a6fc:	f023 0303 	bic.w	r3, r3, #3
 800a700:	3304      	adds	r3, #4
 800a702:	f104 0015 	add.w	r0, r4, #21
 800a706:	4584      	cmp	ip, r0
 800a708:	bf38      	it	cc
 800a70a:	2304      	movcc	r3, #4
 800a70c:	50ca      	str	r2, [r1, r3]
 800a70e:	b10a      	cbz	r2, 800a714 <__lshift+0xa4>
 800a710:	f108 0602 	add.w	r6, r8, #2
 800a714:	3e01      	subs	r6, #1
 800a716:	4638      	mov	r0, r7
 800a718:	612e      	str	r6, [r5, #16]
 800a71a:	4621      	mov	r1, r4
 800a71c:	f7ff fd8c 	bl	800a238 <_Bfree>
 800a720:	4628      	mov	r0, r5
 800a722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a726:	f842 0f04 	str.w	r0, [r2, #4]!
 800a72a:	3301      	adds	r3, #1
 800a72c:	e7c5      	b.n	800a6ba <__lshift+0x4a>
 800a72e:	3904      	subs	r1, #4
 800a730:	f853 2b04 	ldr.w	r2, [r3], #4
 800a734:	f841 2f04 	str.w	r2, [r1, #4]!
 800a738:	459c      	cmp	ip, r3
 800a73a:	d8f9      	bhi.n	800a730 <__lshift+0xc0>
 800a73c:	e7ea      	b.n	800a714 <__lshift+0xa4>
 800a73e:	bf00      	nop
 800a740:	0800ba94 	.word	0x0800ba94
 800a744:	0800bb88 	.word	0x0800bb88

0800a748 <__mcmp>:
 800a748:	b530      	push	{r4, r5, lr}
 800a74a:	6902      	ldr	r2, [r0, #16]
 800a74c:	690c      	ldr	r4, [r1, #16]
 800a74e:	1b12      	subs	r2, r2, r4
 800a750:	d10e      	bne.n	800a770 <__mcmp+0x28>
 800a752:	f100 0314 	add.w	r3, r0, #20
 800a756:	3114      	adds	r1, #20
 800a758:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a75c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a760:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a764:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a768:	42a5      	cmp	r5, r4
 800a76a:	d003      	beq.n	800a774 <__mcmp+0x2c>
 800a76c:	d305      	bcc.n	800a77a <__mcmp+0x32>
 800a76e:	2201      	movs	r2, #1
 800a770:	4610      	mov	r0, r2
 800a772:	bd30      	pop	{r4, r5, pc}
 800a774:	4283      	cmp	r3, r0
 800a776:	d3f3      	bcc.n	800a760 <__mcmp+0x18>
 800a778:	e7fa      	b.n	800a770 <__mcmp+0x28>
 800a77a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a77e:	e7f7      	b.n	800a770 <__mcmp+0x28>

0800a780 <__mdiff>:
 800a780:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a784:	460c      	mov	r4, r1
 800a786:	4606      	mov	r6, r0
 800a788:	4611      	mov	r1, r2
 800a78a:	4620      	mov	r0, r4
 800a78c:	4617      	mov	r7, r2
 800a78e:	f7ff ffdb 	bl	800a748 <__mcmp>
 800a792:	1e05      	subs	r5, r0, #0
 800a794:	d110      	bne.n	800a7b8 <__mdiff+0x38>
 800a796:	4629      	mov	r1, r5
 800a798:	4630      	mov	r0, r6
 800a79a:	f7ff fd0d 	bl	800a1b8 <_Balloc>
 800a79e:	b930      	cbnz	r0, 800a7ae <__mdiff+0x2e>
 800a7a0:	4b39      	ldr	r3, [pc, #228]	; (800a888 <__mdiff+0x108>)
 800a7a2:	4602      	mov	r2, r0
 800a7a4:	f240 2132 	movw	r1, #562	; 0x232
 800a7a8:	4838      	ldr	r0, [pc, #224]	; (800a88c <__mdiff+0x10c>)
 800a7aa:	f7fb ff7d 	bl	80066a8 <__assert_func>
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a7b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7b8:	bfa4      	itt	ge
 800a7ba:	463b      	movge	r3, r7
 800a7bc:	4627      	movge	r7, r4
 800a7be:	4630      	mov	r0, r6
 800a7c0:	6879      	ldr	r1, [r7, #4]
 800a7c2:	bfa6      	itte	ge
 800a7c4:	461c      	movge	r4, r3
 800a7c6:	2500      	movge	r5, #0
 800a7c8:	2501      	movlt	r5, #1
 800a7ca:	f7ff fcf5 	bl	800a1b8 <_Balloc>
 800a7ce:	b920      	cbnz	r0, 800a7da <__mdiff+0x5a>
 800a7d0:	4b2d      	ldr	r3, [pc, #180]	; (800a888 <__mdiff+0x108>)
 800a7d2:	4602      	mov	r2, r0
 800a7d4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a7d8:	e7e6      	b.n	800a7a8 <__mdiff+0x28>
 800a7da:	693e      	ldr	r6, [r7, #16]
 800a7dc:	60c5      	str	r5, [r0, #12]
 800a7de:	6925      	ldr	r5, [r4, #16]
 800a7e0:	f107 0114 	add.w	r1, r7, #20
 800a7e4:	f104 0914 	add.w	r9, r4, #20
 800a7e8:	f100 0e14 	add.w	lr, r0, #20
 800a7ec:	f107 0210 	add.w	r2, r7, #16
 800a7f0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a7f4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a7f8:	46f2      	mov	sl, lr
 800a7fa:	2700      	movs	r7, #0
 800a7fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800a800:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a804:	fa1f f883 	uxth.w	r8, r3
 800a808:	fa17 f78b 	uxtah	r7, r7, fp
 800a80c:	0c1b      	lsrs	r3, r3, #16
 800a80e:	eba7 0808 	sub.w	r8, r7, r8
 800a812:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a816:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a81a:	fa1f f888 	uxth.w	r8, r8
 800a81e:	141f      	asrs	r7, r3, #16
 800a820:	454d      	cmp	r5, r9
 800a822:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a826:	f84a 3b04 	str.w	r3, [sl], #4
 800a82a:	d8e7      	bhi.n	800a7fc <__mdiff+0x7c>
 800a82c:	1b2b      	subs	r3, r5, r4
 800a82e:	3b15      	subs	r3, #21
 800a830:	f023 0303 	bic.w	r3, r3, #3
 800a834:	3304      	adds	r3, #4
 800a836:	3415      	adds	r4, #21
 800a838:	42a5      	cmp	r5, r4
 800a83a:	bf38      	it	cc
 800a83c:	2304      	movcc	r3, #4
 800a83e:	4419      	add	r1, r3
 800a840:	4473      	add	r3, lr
 800a842:	469e      	mov	lr, r3
 800a844:	460d      	mov	r5, r1
 800a846:	4565      	cmp	r5, ip
 800a848:	d30e      	bcc.n	800a868 <__mdiff+0xe8>
 800a84a:	f10c 0203 	add.w	r2, ip, #3
 800a84e:	1a52      	subs	r2, r2, r1
 800a850:	f022 0203 	bic.w	r2, r2, #3
 800a854:	3903      	subs	r1, #3
 800a856:	458c      	cmp	ip, r1
 800a858:	bf38      	it	cc
 800a85a:	2200      	movcc	r2, #0
 800a85c:	441a      	add	r2, r3
 800a85e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a862:	b17b      	cbz	r3, 800a884 <__mdiff+0x104>
 800a864:	6106      	str	r6, [r0, #16]
 800a866:	e7a5      	b.n	800a7b4 <__mdiff+0x34>
 800a868:	f855 8b04 	ldr.w	r8, [r5], #4
 800a86c:	fa17 f488 	uxtah	r4, r7, r8
 800a870:	1422      	asrs	r2, r4, #16
 800a872:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a876:	b2a4      	uxth	r4, r4
 800a878:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a87c:	f84e 4b04 	str.w	r4, [lr], #4
 800a880:	1417      	asrs	r7, r2, #16
 800a882:	e7e0      	b.n	800a846 <__mdiff+0xc6>
 800a884:	3e01      	subs	r6, #1
 800a886:	e7ea      	b.n	800a85e <__mdiff+0xde>
 800a888:	0800ba94 	.word	0x0800ba94
 800a88c:	0800bb88 	.word	0x0800bb88

0800a890 <__ulp>:
 800a890:	b082      	sub	sp, #8
 800a892:	ed8d 0b00 	vstr	d0, [sp]
 800a896:	9b01      	ldr	r3, [sp, #4]
 800a898:	4912      	ldr	r1, [pc, #72]	; (800a8e4 <__ulp+0x54>)
 800a89a:	4019      	ands	r1, r3
 800a89c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a8a0:	2900      	cmp	r1, #0
 800a8a2:	dd05      	ble.n	800a8b0 <__ulp+0x20>
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	460b      	mov	r3, r1
 800a8a8:	ec43 2b10 	vmov	d0, r2, r3
 800a8ac:	b002      	add	sp, #8
 800a8ae:	4770      	bx	lr
 800a8b0:	4249      	negs	r1, r1
 800a8b2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a8b6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a8ba:	f04f 0200 	mov.w	r2, #0
 800a8be:	f04f 0300 	mov.w	r3, #0
 800a8c2:	da04      	bge.n	800a8ce <__ulp+0x3e>
 800a8c4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a8c8:	fa41 f300 	asr.w	r3, r1, r0
 800a8cc:	e7ec      	b.n	800a8a8 <__ulp+0x18>
 800a8ce:	f1a0 0114 	sub.w	r1, r0, #20
 800a8d2:	291e      	cmp	r1, #30
 800a8d4:	bfda      	itte	le
 800a8d6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a8da:	fa20 f101 	lsrle.w	r1, r0, r1
 800a8de:	2101      	movgt	r1, #1
 800a8e0:	460a      	mov	r2, r1
 800a8e2:	e7e1      	b.n	800a8a8 <__ulp+0x18>
 800a8e4:	7ff00000 	.word	0x7ff00000

0800a8e8 <__b2d>:
 800a8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ea:	6905      	ldr	r5, [r0, #16]
 800a8ec:	f100 0714 	add.w	r7, r0, #20
 800a8f0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a8f4:	1f2e      	subs	r6, r5, #4
 800a8f6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	f7ff fd52 	bl	800a3a4 <__hi0bits>
 800a900:	f1c0 0320 	rsb	r3, r0, #32
 800a904:	280a      	cmp	r0, #10
 800a906:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a984 <__b2d+0x9c>
 800a90a:	600b      	str	r3, [r1, #0]
 800a90c:	dc14      	bgt.n	800a938 <__b2d+0x50>
 800a90e:	f1c0 0e0b 	rsb	lr, r0, #11
 800a912:	fa24 f10e 	lsr.w	r1, r4, lr
 800a916:	42b7      	cmp	r7, r6
 800a918:	ea41 030c 	orr.w	r3, r1, ip
 800a91c:	bf34      	ite	cc
 800a91e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a922:	2100      	movcs	r1, #0
 800a924:	3015      	adds	r0, #21
 800a926:	fa04 f000 	lsl.w	r0, r4, r0
 800a92a:	fa21 f10e 	lsr.w	r1, r1, lr
 800a92e:	ea40 0201 	orr.w	r2, r0, r1
 800a932:	ec43 2b10 	vmov	d0, r2, r3
 800a936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a938:	42b7      	cmp	r7, r6
 800a93a:	bf3a      	itte	cc
 800a93c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a940:	f1a5 0608 	subcc.w	r6, r5, #8
 800a944:	2100      	movcs	r1, #0
 800a946:	380b      	subs	r0, #11
 800a948:	d017      	beq.n	800a97a <__b2d+0x92>
 800a94a:	f1c0 0c20 	rsb	ip, r0, #32
 800a94e:	fa04 f500 	lsl.w	r5, r4, r0
 800a952:	42be      	cmp	r6, r7
 800a954:	fa21 f40c 	lsr.w	r4, r1, ip
 800a958:	ea45 0504 	orr.w	r5, r5, r4
 800a95c:	bf8c      	ite	hi
 800a95e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a962:	2400      	movls	r4, #0
 800a964:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a968:	fa01 f000 	lsl.w	r0, r1, r0
 800a96c:	fa24 f40c 	lsr.w	r4, r4, ip
 800a970:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a974:	ea40 0204 	orr.w	r2, r0, r4
 800a978:	e7db      	b.n	800a932 <__b2d+0x4a>
 800a97a:	ea44 030c 	orr.w	r3, r4, ip
 800a97e:	460a      	mov	r2, r1
 800a980:	e7d7      	b.n	800a932 <__b2d+0x4a>
 800a982:	bf00      	nop
 800a984:	3ff00000 	.word	0x3ff00000

0800a988 <__d2b>:
 800a988:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a98c:	4689      	mov	r9, r1
 800a98e:	2101      	movs	r1, #1
 800a990:	ec57 6b10 	vmov	r6, r7, d0
 800a994:	4690      	mov	r8, r2
 800a996:	f7ff fc0f 	bl	800a1b8 <_Balloc>
 800a99a:	4604      	mov	r4, r0
 800a99c:	b930      	cbnz	r0, 800a9ac <__d2b+0x24>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	4b25      	ldr	r3, [pc, #148]	; (800aa38 <__d2b+0xb0>)
 800a9a2:	4826      	ldr	r0, [pc, #152]	; (800aa3c <__d2b+0xb4>)
 800a9a4:	f240 310a 	movw	r1, #778	; 0x30a
 800a9a8:	f7fb fe7e 	bl	80066a8 <__assert_func>
 800a9ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a9b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a9b4:	bb35      	cbnz	r5, 800aa04 <__d2b+0x7c>
 800a9b6:	2e00      	cmp	r6, #0
 800a9b8:	9301      	str	r3, [sp, #4]
 800a9ba:	d028      	beq.n	800aa0e <__d2b+0x86>
 800a9bc:	4668      	mov	r0, sp
 800a9be:	9600      	str	r6, [sp, #0]
 800a9c0:	f7ff fd10 	bl	800a3e4 <__lo0bits>
 800a9c4:	9900      	ldr	r1, [sp, #0]
 800a9c6:	b300      	cbz	r0, 800aa0a <__d2b+0x82>
 800a9c8:	9a01      	ldr	r2, [sp, #4]
 800a9ca:	f1c0 0320 	rsb	r3, r0, #32
 800a9ce:	fa02 f303 	lsl.w	r3, r2, r3
 800a9d2:	430b      	orrs	r3, r1
 800a9d4:	40c2      	lsrs	r2, r0
 800a9d6:	6163      	str	r3, [r4, #20]
 800a9d8:	9201      	str	r2, [sp, #4]
 800a9da:	9b01      	ldr	r3, [sp, #4]
 800a9dc:	61a3      	str	r3, [r4, #24]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	bf14      	ite	ne
 800a9e2:	2202      	movne	r2, #2
 800a9e4:	2201      	moveq	r2, #1
 800a9e6:	6122      	str	r2, [r4, #16]
 800a9e8:	b1d5      	cbz	r5, 800aa20 <__d2b+0x98>
 800a9ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a9ee:	4405      	add	r5, r0
 800a9f0:	f8c9 5000 	str.w	r5, [r9]
 800a9f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a9f8:	f8c8 0000 	str.w	r0, [r8]
 800a9fc:	4620      	mov	r0, r4
 800a9fe:	b003      	add	sp, #12
 800aa00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aa08:	e7d5      	b.n	800a9b6 <__d2b+0x2e>
 800aa0a:	6161      	str	r1, [r4, #20]
 800aa0c:	e7e5      	b.n	800a9da <__d2b+0x52>
 800aa0e:	a801      	add	r0, sp, #4
 800aa10:	f7ff fce8 	bl	800a3e4 <__lo0bits>
 800aa14:	9b01      	ldr	r3, [sp, #4]
 800aa16:	6163      	str	r3, [r4, #20]
 800aa18:	2201      	movs	r2, #1
 800aa1a:	6122      	str	r2, [r4, #16]
 800aa1c:	3020      	adds	r0, #32
 800aa1e:	e7e3      	b.n	800a9e8 <__d2b+0x60>
 800aa20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aa28:	f8c9 0000 	str.w	r0, [r9]
 800aa2c:	6918      	ldr	r0, [r3, #16]
 800aa2e:	f7ff fcb9 	bl	800a3a4 <__hi0bits>
 800aa32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa36:	e7df      	b.n	800a9f8 <__d2b+0x70>
 800aa38:	0800ba94 	.word	0x0800ba94
 800aa3c:	0800bb88 	.word	0x0800bb88

0800aa40 <__ratio>:
 800aa40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa44:	4688      	mov	r8, r1
 800aa46:	4669      	mov	r1, sp
 800aa48:	4681      	mov	r9, r0
 800aa4a:	f7ff ff4d 	bl	800a8e8 <__b2d>
 800aa4e:	a901      	add	r1, sp, #4
 800aa50:	4640      	mov	r0, r8
 800aa52:	ec55 4b10 	vmov	r4, r5, d0
 800aa56:	f7ff ff47 	bl	800a8e8 <__b2d>
 800aa5a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aa5e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800aa62:	eba3 0c02 	sub.w	ip, r3, r2
 800aa66:	e9dd 3200 	ldrd	r3, r2, [sp]
 800aa6a:	1a9b      	subs	r3, r3, r2
 800aa6c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800aa70:	ec51 0b10 	vmov	r0, r1, d0
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	bfd6      	itet	le
 800aa78:	460a      	movle	r2, r1
 800aa7a:	462a      	movgt	r2, r5
 800aa7c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800aa80:	468b      	mov	fp, r1
 800aa82:	462f      	mov	r7, r5
 800aa84:	bfd4      	ite	le
 800aa86:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800aa8a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800aa8e:	4620      	mov	r0, r4
 800aa90:	ee10 2a10 	vmov	r2, s0
 800aa94:	465b      	mov	r3, fp
 800aa96:	4639      	mov	r1, r7
 800aa98:	f7f5 fef0 	bl	800087c <__aeabi_ddiv>
 800aa9c:	ec41 0b10 	vmov	d0, r0, r1
 800aaa0:	b003      	add	sp, #12
 800aaa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aaa6 <__copybits>:
 800aaa6:	3901      	subs	r1, #1
 800aaa8:	b570      	push	{r4, r5, r6, lr}
 800aaaa:	1149      	asrs	r1, r1, #5
 800aaac:	6914      	ldr	r4, [r2, #16]
 800aaae:	3101      	adds	r1, #1
 800aab0:	f102 0314 	add.w	r3, r2, #20
 800aab4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aab8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aabc:	1f05      	subs	r5, r0, #4
 800aabe:	42a3      	cmp	r3, r4
 800aac0:	d30c      	bcc.n	800aadc <__copybits+0x36>
 800aac2:	1aa3      	subs	r3, r4, r2
 800aac4:	3b11      	subs	r3, #17
 800aac6:	f023 0303 	bic.w	r3, r3, #3
 800aaca:	3211      	adds	r2, #17
 800aacc:	42a2      	cmp	r2, r4
 800aace:	bf88      	it	hi
 800aad0:	2300      	movhi	r3, #0
 800aad2:	4418      	add	r0, r3
 800aad4:	2300      	movs	r3, #0
 800aad6:	4288      	cmp	r0, r1
 800aad8:	d305      	bcc.n	800aae6 <__copybits+0x40>
 800aada:	bd70      	pop	{r4, r5, r6, pc}
 800aadc:	f853 6b04 	ldr.w	r6, [r3], #4
 800aae0:	f845 6f04 	str.w	r6, [r5, #4]!
 800aae4:	e7eb      	b.n	800aabe <__copybits+0x18>
 800aae6:	f840 3b04 	str.w	r3, [r0], #4
 800aaea:	e7f4      	b.n	800aad6 <__copybits+0x30>

0800aaec <__any_on>:
 800aaec:	f100 0214 	add.w	r2, r0, #20
 800aaf0:	6900      	ldr	r0, [r0, #16]
 800aaf2:	114b      	asrs	r3, r1, #5
 800aaf4:	4298      	cmp	r0, r3
 800aaf6:	b510      	push	{r4, lr}
 800aaf8:	db11      	blt.n	800ab1e <__any_on+0x32>
 800aafa:	dd0a      	ble.n	800ab12 <__any_on+0x26>
 800aafc:	f011 011f 	ands.w	r1, r1, #31
 800ab00:	d007      	beq.n	800ab12 <__any_on+0x26>
 800ab02:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ab06:	fa24 f001 	lsr.w	r0, r4, r1
 800ab0a:	fa00 f101 	lsl.w	r1, r0, r1
 800ab0e:	428c      	cmp	r4, r1
 800ab10:	d10b      	bne.n	800ab2a <__any_on+0x3e>
 800ab12:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ab16:	4293      	cmp	r3, r2
 800ab18:	d803      	bhi.n	800ab22 <__any_on+0x36>
 800ab1a:	2000      	movs	r0, #0
 800ab1c:	bd10      	pop	{r4, pc}
 800ab1e:	4603      	mov	r3, r0
 800ab20:	e7f7      	b.n	800ab12 <__any_on+0x26>
 800ab22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ab26:	2900      	cmp	r1, #0
 800ab28:	d0f5      	beq.n	800ab16 <__any_on+0x2a>
 800ab2a:	2001      	movs	r0, #1
 800ab2c:	e7f6      	b.n	800ab1c <__any_on+0x30>

0800ab2e <_calloc_r>:
 800ab2e:	b513      	push	{r0, r1, r4, lr}
 800ab30:	434a      	muls	r2, r1
 800ab32:	4611      	mov	r1, r2
 800ab34:	9201      	str	r2, [sp, #4]
 800ab36:	f7fb fe85 	bl	8006844 <_malloc_r>
 800ab3a:	4604      	mov	r4, r0
 800ab3c:	b118      	cbz	r0, 800ab46 <_calloc_r+0x18>
 800ab3e:	9a01      	ldr	r2, [sp, #4]
 800ab40:	2100      	movs	r1, #0
 800ab42:	f7fb fe27 	bl	8006794 <memset>
 800ab46:	4620      	mov	r0, r4
 800ab48:	b002      	add	sp, #8
 800ab4a:	bd10      	pop	{r4, pc}

0800ab4c <_realloc_r>:
 800ab4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab4e:	4607      	mov	r7, r0
 800ab50:	4614      	mov	r4, r2
 800ab52:	460e      	mov	r6, r1
 800ab54:	b921      	cbnz	r1, 800ab60 <_realloc_r+0x14>
 800ab56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ab5a:	4611      	mov	r1, r2
 800ab5c:	f7fb be72 	b.w	8006844 <_malloc_r>
 800ab60:	b922      	cbnz	r2, 800ab6c <_realloc_r+0x20>
 800ab62:	f7fb fe1f 	bl	80067a4 <_free_r>
 800ab66:	4625      	mov	r5, r4
 800ab68:	4628      	mov	r0, r5
 800ab6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab6c:	f000 fa74 	bl	800b058 <_malloc_usable_size_r>
 800ab70:	42a0      	cmp	r0, r4
 800ab72:	d20f      	bcs.n	800ab94 <_realloc_r+0x48>
 800ab74:	4621      	mov	r1, r4
 800ab76:	4638      	mov	r0, r7
 800ab78:	f7fb fe64 	bl	8006844 <_malloc_r>
 800ab7c:	4605      	mov	r5, r0
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	d0f2      	beq.n	800ab68 <_realloc_r+0x1c>
 800ab82:	4631      	mov	r1, r6
 800ab84:	4622      	mov	r2, r4
 800ab86:	f7ff fae3 	bl	800a150 <memcpy>
 800ab8a:	4631      	mov	r1, r6
 800ab8c:	4638      	mov	r0, r7
 800ab8e:	f7fb fe09 	bl	80067a4 <_free_r>
 800ab92:	e7e9      	b.n	800ab68 <_realloc_r+0x1c>
 800ab94:	4635      	mov	r5, r6
 800ab96:	e7e7      	b.n	800ab68 <_realloc_r+0x1c>

0800ab98 <__ssputs_r>:
 800ab98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab9c:	688e      	ldr	r6, [r1, #8]
 800ab9e:	429e      	cmp	r6, r3
 800aba0:	4682      	mov	sl, r0
 800aba2:	460c      	mov	r4, r1
 800aba4:	4690      	mov	r8, r2
 800aba6:	461f      	mov	r7, r3
 800aba8:	d838      	bhi.n	800ac1c <__ssputs_r+0x84>
 800abaa:	898a      	ldrh	r2, [r1, #12]
 800abac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800abb0:	d032      	beq.n	800ac18 <__ssputs_r+0x80>
 800abb2:	6825      	ldr	r5, [r4, #0]
 800abb4:	6909      	ldr	r1, [r1, #16]
 800abb6:	eba5 0901 	sub.w	r9, r5, r1
 800abba:	6965      	ldr	r5, [r4, #20]
 800abbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800abc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800abc4:	3301      	adds	r3, #1
 800abc6:	444b      	add	r3, r9
 800abc8:	106d      	asrs	r5, r5, #1
 800abca:	429d      	cmp	r5, r3
 800abcc:	bf38      	it	cc
 800abce:	461d      	movcc	r5, r3
 800abd0:	0553      	lsls	r3, r2, #21
 800abd2:	d531      	bpl.n	800ac38 <__ssputs_r+0xa0>
 800abd4:	4629      	mov	r1, r5
 800abd6:	f7fb fe35 	bl	8006844 <_malloc_r>
 800abda:	4606      	mov	r6, r0
 800abdc:	b950      	cbnz	r0, 800abf4 <__ssputs_r+0x5c>
 800abde:	230c      	movs	r3, #12
 800abe0:	f8ca 3000 	str.w	r3, [sl]
 800abe4:	89a3      	ldrh	r3, [r4, #12]
 800abe6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abea:	81a3      	strh	r3, [r4, #12]
 800abec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800abf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abf4:	6921      	ldr	r1, [r4, #16]
 800abf6:	464a      	mov	r2, r9
 800abf8:	f7ff faaa 	bl	800a150 <memcpy>
 800abfc:	89a3      	ldrh	r3, [r4, #12]
 800abfe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ac02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac06:	81a3      	strh	r3, [r4, #12]
 800ac08:	6126      	str	r6, [r4, #16]
 800ac0a:	6165      	str	r5, [r4, #20]
 800ac0c:	444e      	add	r6, r9
 800ac0e:	eba5 0509 	sub.w	r5, r5, r9
 800ac12:	6026      	str	r6, [r4, #0]
 800ac14:	60a5      	str	r5, [r4, #8]
 800ac16:	463e      	mov	r6, r7
 800ac18:	42be      	cmp	r6, r7
 800ac1a:	d900      	bls.n	800ac1e <__ssputs_r+0x86>
 800ac1c:	463e      	mov	r6, r7
 800ac1e:	4632      	mov	r2, r6
 800ac20:	6820      	ldr	r0, [r4, #0]
 800ac22:	4641      	mov	r1, r8
 800ac24:	f7ff faa2 	bl	800a16c <memmove>
 800ac28:	68a3      	ldr	r3, [r4, #8]
 800ac2a:	6822      	ldr	r2, [r4, #0]
 800ac2c:	1b9b      	subs	r3, r3, r6
 800ac2e:	4432      	add	r2, r6
 800ac30:	60a3      	str	r3, [r4, #8]
 800ac32:	6022      	str	r2, [r4, #0]
 800ac34:	2000      	movs	r0, #0
 800ac36:	e7db      	b.n	800abf0 <__ssputs_r+0x58>
 800ac38:	462a      	mov	r2, r5
 800ac3a:	f7ff ff87 	bl	800ab4c <_realloc_r>
 800ac3e:	4606      	mov	r6, r0
 800ac40:	2800      	cmp	r0, #0
 800ac42:	d1e1      	bne.n	800ac08 <__ssputs_r+0x70>
 800ac44:	6921      	ldr	r1, [r4, #16]
 800ac46:	4650      	mov	r0, sl
 800ac48:	f7fb fdac 	bl	80067a4 <_free_r>
 800ac4c:	e7c7      	b.n	800abde <__ssputs_r+0x46>
	...

0800ac50 <_svfiprintf_r>:
 800ac50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac54:	4698      	mov	r8, r3
 800ac56:	898b      	ldrh	r3, [r1, #12]
 800ac58:	061b      	lsls	r3, r3, #24
 800ac5a:	b09d      	sub	sp, #116	; 0x74
 800ac5c:	4607      	mov	r7, r0
 800ac5e:	460d      	mov	r5, r1
 800ac60:	4614      	mov	r4, r2
 800ac62:	d50e      	bpl.n	800ac82 <_svfiprintf_r+0x32>
 800ac64:	690b      	ldr	r3, [r1, #16]
 800ac66:	b963      	cbnz	r3, 800ac82 <_svfiprintf_r+0x32>
 800ac68:	2140      	movs	r1, #64	; 0x40
 800ac6a:	f7fb fdeb 	bl	8006844 <_malloc_r>
 800ac6e:	6028      	str	r0, [r5, #0]
 800ac70:	6128      	str	r0, [r5, #16]
 800ac72:	b920      	cbnz	r0, 800ac7e <_svfiprintf_r+0x2e>
 800ac74:	230c      	movs	r3, #12
 800ac76:	603b      	str	r3, [r7, #0]
 800ac78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac7c:	e0d1      	b.n	800ae22 <_svfiprintf_r+0x1d2>
 800ac7e:	2340      	movs	r3, #64	; 0x40
 800ac80:	616b      	str	r3, [r5, #20]
 800ac82:	2300      	movs	r3, #0
 800ac84:	9309      	str	r3, [sp, #36]	; 0x24
 800ac86:	2320      	movs	r3, #32
 800ac88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ac8c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac90:	2330      	movs	r3, #48	; 0x30
 800ac92:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ae3c <_svfiprintf_r+0x1ec>
 800ac96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ac9a:	f04f 0901 	mov.w	r9, #1
 800ac9e:	4623      	mov	r3, r4
 800aca0:	469a      	mov	sl, r3
 800aca2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aca6:	b10a      	cbz	r2, 800acac <_svfiprintf_r+0x5c>
 800aca8:	2a25      	cmp	r2, #37	; 0x25
 800acaa:	d1f9      	bne.n	800aca0 <_svfiprintf_r+0x50>
 800acac:	ebba 0b04 	subs.w	fp, sl, r4
 800acb0:	d00b      	beq.n	800acca <_svfiprintf_r+0x7a>
 800acb2:	465b      	mov	r3, fp
 800acb4:	4622      	mov	r2, r4
 800acb6:	4629      	mov	r1, r5
 800acb8:	4638      	mov	r0, r7
 800acba:	f7ff ff6d 	bl	800ab98 <__ssputs_r>
 800acbe:	3001      	adds	r0, #1
 800acc0:	f000 80aa 	beq.w	800ae18 <_svfiprintf_r+0x1c8>
 800acc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800acc6:	445a      	add	r2, fp
 800acc8:	9209      	str	r2, [sp, #36]	; 0x24
 800acca:	f89a 3000 	ldrb.w	r3, [sl]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f000 80a2 	beq.w	800ae18 <_svfiprintf_r+0x1c8>
 800acd4:	2300      	movs	r3, #0
 800acd6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800acda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acde:	f10a 0a01 	add.w	sl, sl, #1
 800ace2:	9304      	str	r3, [sp, #16]
 800ace4:	9307      	str	r3, [sp, #28]
 800ace6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800acea:	931a      	str	r3, [sp, #104]	; 0x68
 800acec:	4654      	mov	r4, sl
 800acee:	2205      	movs	r2, #5
 800acf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acf4:	4851      	ldr	r0, [pc, #324]	; (800ae3c <_svfiprintf_r+0x1ec>)
 800acf6:	f7f5 fa8b 	bl	8000210 <memchr>
 800acfa:	9a04      	ldr	r2, [sp, #16]
 800acfc:	b9d8      	cbnz	r0, 800ad36 <_svfiprintf_r+0xe6>
 800acfe:	06d0      	lsls	r0, r2, #27
 800ad00:	bf44      	itt	mi
 800ad02:	2320      	movmi	r3, #32
 800ad04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad08:	0711      	lsls	r1, r2, #28
 800ad0a:	bf44      	itt	mi
 800ad0c:	232b      	movmi	r3, #43	; 0x2b
 800ad0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad12:	f89a 3000 	ldrb.w	r3, [sl]
 800ad16:	2b2a      	cmp	r3, #42	; 0x2a
 800ad18:	d015      	beq.n	800ad46 <_svfiprintf_r+0xf6>
 800ad1a:	9a07      	ldr	r2, [sp, #28]
 800ad1c:	4654      	mov	r4, sl
 800ad1e:	2000      	movs	r0, #0
 800ad20:	f04f 0c0a 	mov.w	ip, #10
 800ad24:	4621      	mov	r1, r4
 800ad26:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad2a:	3b30      	subs	r3, #48	; 0x30
 800ad2c:	2b09      	cmp	r3, #9
 800ad2e:	d94e      	bls.n	800adce <_svfiprintf_r+0x17e>
 800ad30:	b1b0      	cbz	r0, 800ad60 <_svfiprintf_r+0x110>
 800ad32:	9207      	str	r2, [sp, #28]
 800ad34:	e014      	b.n	800ad60 <_svfiprintf_r+0x110>
 800ad36:	eba0 0308 	sub.w	r3, r0, r8
 800ad3a:	fa09 f303 	lsl.w	r3, r9, r3
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	9304      	str	r3, [sp, #16]
 800ad42:	46a2      	mov	sl, r4
 800ad44:	e7d2      	b.n	800acec <_svfiprintf_r+0x9c>
 800ad46:	9b03      	ldr	r3, [sp, #12]
 800ad48:	1d19      	adds	r1, r3, #4
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	9103      	str	r1, [sp, #12]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	bfbb      	ittet	lt
 800ad52:	425b      	neglt	r3, r3
 800ad54:	f042 0202 	orrlt.w	r2, r2, #2
 800ad58:	9307      	strge	r3, [sp, #28]
 800ad5a:	9307      	strlt	r3, [sp, #28]
 800ad5c:	bfb8      	it	lt
 800ad5e:	9204      	strlt	r2, [sp, #16]
 800ad60:	7823      	ldrb	r3, [r4, #0]
 800ad62:	2b2e      	cmp	r3, #46	; 0x2e
 800ad64:	d10c      	bne.n	800ad80 <_svfiprintf_r+0x130>
 800ad66:	7863      	ldrb	r3, [r4, #1]
 800ad68:	2b2a      	cmp	r3, #42	; 0x2a
 800ad6a:	d135      	bne.n	800add8 <_svfiprintf_r+0x188>
 800ad6c:	9b03      	ldr	r3, [sp, #12]
 800ad6e:	1d1a      	adds	r2, r3, #4
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	9203      	str	r2, [sp, #12]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	bfb8      	it	lt
 800ad78:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ad7c:	3402      	adds	r4, #2
 800ad7e:	9305      	str	r3, [sp, #20]
 800ad80:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ae4c <_svfiprintf_r+0x1fc>
 800ad84:	7821      	ldrb	r1, [r4, #0]
 800ad86:	2203      	movs	r2, #3
 800ad88:	4650      	mov	r0, sl
 800ad8a:	f7f5 fa41 	bl	8000210 <memchr>
 800ad8e:	b140      	cbz	r0, 800ada2 <_svfiprintf_r+0x152>
 800ad90:	2340      	movs	r3, #64	; 0x40
 800ad92:	eba0 000a 	sub.w	r0, r0, sl
 800ad96:	fa03 f000 	lsl.w	r0, r3, r0
 800ad9a:	9b04      	ldr	r3, [sp, #16]
 800ad9c:	4303      	orrs	r3, r0
 800ad9e:	3401      	adds	r4, #1
 800ada0:	9304      	str	r3, [sp, #16]
 800ada2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ada6:	4826      	ldr	r0, [pc, #152]	; (800ae40 <_svfiprintf_r+0x1f0>)
 800ada8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800adac:	2206      	movs	r2, #6
 800adae:	f7f5 fa2f 	bl	8000210 <memchr>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	d038      	beq.n	800ae28 <_svfiprintf_r+0x1d8>
 800adb6:	4b23      	ldr	r3, [pc, #140]	; (800ae44 <_svfiprintf_r+0x1f4>)
 800adb8:	bb1b      	cbnz	r3, 800ae02 <_svfiprintf_r+0x1b2>
 800adba:	9b03      	ldr	r3, [sp, #12]
 800adbc:	3307      	adds	r3, #7
 800adbe:	f023 0307 	bic.w	r3, r3, #7
 800adc2:	3308      	adds	r3, #8
 800adc4:	9303      	str	r3, [sp, #12]
 800adc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adc8:	4433      	add	r3, r6
 800adca:	9309      	str	r3, [sp, #36]	; 0x24
 800adcc:	e767      	b.n	800ac9e <_svfiprintf_r+0x4e>
 800adce:	fb0c 3202 	mla	r2, ip, r2, r3
 800add2:	460c      	mov	r4, r1
 800add4:	2001      	movs	r0, #1
 800add6:	e7a5      	b.n	800ad24 <_svfiprintf_r+0xd4>
 800add8:	2300      	movs	r3, #0
 800adda:	3401      	adds	r4, #1
 800addc:	9305      	str	r3, [sp, #20]
 800adde:	4619      	mov	r1, r3
 800ade0:	f04f 0c0a 	mov.w	ip, #10
 800ade4:	4620      	mov	r0, r4
 800ade6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adea:	3a30      	subs	r2, #48	; 0x30
 800adec:	2a09      	cmp	r2, #9
 800adee:	d903      	bls.n	800adf8 <_svfiprintf_r+0x1a8>
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d0c5      	beq.n	800ad80 <_svfiprintf_r+0x130>
 800adf4:	9105      	str	r1, [sp, #20]
 800adf6:	e7c3      	b.n	800ad80 <_svfiprintf_r+0x130>
 800adf8:	fb0c 2101 	mla	r1, ip, r1, r2
 800adfc:	4604      	mov	r4, r0
 800adfe:	2301      	movs	r3, #1
 800ae00:	e7f0      	b.n	800ade4 <_svfiprintf_r+0x194>
 800ae02:	ab03      	add	r3, sp, #12
 800ae04:	9300      	str	r3, [sp, #0]
 800ae06:	462a      	mov	r2, r5
 800ae08:	4b0f      	ldr	r3, [pc, #60]	; (800ae48 <_svfiprintf_r+0x1f8>)
 800ae0a:	a904      	add	r1, sp, #16
 800ae0c:	4638      	mov	r0, r7
 800ae0e:	f7fb ff6d 	bl	8006cec <_printf_float>
 800ae12:	1c42      	adds	r2, r0, #1
 800ae14:	4606      	mov	r6, r0
 800ae16:	d1d6      	bne.n	800adc6 <_svfiprintf_r+0x176>
 800ae18:	89ab      	ldrh	r3, [r5, #12]
 800ae1a:	065b      	lsls	r3, r3, #25
 800ae1c:	f53f af2c 	bmi.w	800ac78 <_svfiprintf_r+0x28>
 800ae20:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae22:	b01d      	add	sp, #116	; 0x74
 800ae24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae28:	ab03      	add	r3, sp, #12
 800ae2a:	9300      	str	r3, [sp, #0]
 800ae2c:	462a      	mov	r2, r5
 800ae2e:	4b06      	ldr	r3, [pc, #24]	; (800ae48 <_svfiprintf_r+0x1f8>)
 800ae30:	a904      	add	r1, sp, #16
 800ae32:	4638      	mov	r0, r7
 800ae34:	f7fc f9fe 	bl	8007234 <_printf_i>
 800ae38:	e7eb      	b.n	800ae12 <_svfiprintf_r+0x1c2>
 800ae3a:	bf00      	nop
 800ae3c:	0800b874 	.word	0x0800b874
 800ae40:	0800b87e 	.word	0x0800b87e
 800ae44:	08006ced 	.word	0x08006ced
 800ae48:	0800ab99 	.word	0x0800ab99
 800ae4c:	0800b87a 	.word	0x0800b87a

0800ae50 <nan>:
 800ae50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ae58 <nan+0x8>
 800ae54:	4770      	bx	lr
 800ae56:	bf00      	nop
 800ae58:	00000000 	.word	0x00000000
 800ae5c:	7ff80000 	.word	0x7ff80000

0800ae60 <_raise_r>:
 800ae60:	291f      	cmp	r1, #31
 800ae62:	b538      	push	{r3, r4, r5, lr}
 800ae64:	4604      	mov	r4, r0
 800ae66:	460d      	mov	r5, r1
 800ae68:	d904      	bls.n	800ae74 <_raise_r+0x14>
 800ae6a:	2316      	movs	r3, #22
 800ae6c:	6003      	str	r3, [r0, #0]
 800ae6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ae72:	bd38      	pop	{r3, r4, r5, pc}
 800ae74:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ae76:	b112      	cbz	r2, 800ae7e <_raise_r+0x1e>
 800ae78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae7c:	b94b      	cbnz	r3, 800ae92 <_raise_r+0x32>
 800ae7e:	4620      	mov	r0, r4
 800ae80:	f000 f830 	bl	800aee4 <_getpid_r>
 800ae84:	462a      	mov	r2, r5
 800ae86:	4601      	mov	r1, r0
 800ae88:	4620      	mov	r0, r4
 800ae8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae8e:	f000 b817 	b.w	800aec0 <_kill_r>
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d00a      	beq.n	800aeac <_raise_r+0x4c>
 800ae96:	1c59      	adds	r1, r3, #1
 800ae98:	d103      	bne.n	800aea2 <_raise_r+0x42>
 800ae9a:	2316      	movs	r3, #22
 800ae9c:	6003      	str	r3, [r0, #0]
 800ae9e:	2001      	movs	r0, #1
 800aea0:	e7e7      	b.n	800ae72 <_raise_r+0x12>
 800aea2:	2400      	movs	r4, #0
 800aea4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aea8:	4628      	mov	r0, r5
 800aeaa:	4798      	blx	r3
 800aeac:	2000      	movs	r0, #0
 800aeae:	e7e0      	b.n	800ae72 <_raise_r+0x12>

0800aeb0 <raise>:
 800aeb0:	4b02      	ldr	r3, [pc, #8]	; (800aebc <raise+0xc>)
 800aeb2:	4601      	mov	r1, r0
 800aeb4:	6818      	ldr	r0, [r3, #0]
 800aeb6:	f7ff bfd3 	b.w	800ae60 <_raise_r>
 800aeba:	bf00      	nop
 800aebc:	2000000c 	.word	0x2000000c

0800aec0 <_kill_r>:
 800aec0:	b538      	push	{r3, r4, r5, lr}
 800aec2:	4d07      	ldr	r5, [pc, #28]	; (800aee0 <_kill_r+0x20>)
 800aec4:	2300      	movs	r3, #0
 800aec6:	4604      	mov	r4, r0
 800aec8:	4608      	mov	r0, r1
 800aeca:	4611      	mov	r1, r2
 800aecc:	602b      	str	r3, [r5, #0]
 800aece:	f7f7 fedf 	bl	8002c90 <_kill>
 800aed2:	1c43      	adds	r3, r0, #1
 800aed4:	d102      	bne.n	800aedc <_kill_r+0x1c>
 800aed6:	682b      	ldr	r3, [r5, #0]
 800aed8:	b103      	cbz	r3, 800aedc <_kill_r+0x1c>
 800aeda:	6023      	str	r3, [r4, #0]
 800aedc:	bd38      	pop	{r3, r4, r5, pc}
 800aede:	bf00      	nop
 800aee0:	200002f0 	.word	0x200002f0

0800aee4 <_getpid_r>:
 800aee4:	f7f7 becc 	b.w	8002c80 <_getpid>

0800aee8 <__sread>:
 800aee8:	b510      	push	{r4, lr}
 800aeea:	460c      	mov	r4, r1
 800aeec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aef0:	f000 f8ba 	bl	800b068 <_read_r>
 800aef4:	2800      	cmp	r0, #0
 800aef6:	bfab      	itete	ge
 800aef8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aefa:	89a3      	ldrhlt	r3, [r4, #12]
 800aefc:	181b      	addge	r3, r3, r0
 800aefe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800af02:	bfac      	ite	ge
 800af04:	6563      	strge	r3, [r4, #84]	; 0x54
 800af06:	81a3      	strhlt	r3, [r4, #12]
 800af08:	bd10      	pop	{r4, pc}

0800af0a <__swrite>:
 800af0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af0e:	461f      	mov	r7, r3
 800af10:	898b      	ldrh	r3, [r1, #12]
 800af12:	05db      	lsls	r3, r3, #23
 800af14:	4605      	mov	r5, r0
 800af16:	460c      	mov	r4, r1
 800af18:	4616      	mov	r6, r2
 800af1a:	d505      	bpl.n	800af28 <__swrite+0x1e>
 800af1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af20:	2302      	movs	r3, #2
 800af22:	2200      	movs	r2, #0
 800af24:	f000 f886 	bl	800b034 <_lseek_r>
 800af28:	89a3      	ldrh	r3, [r4, #12]
 800af2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af32:	81a3      	strh	r3, [r4, #12]
 800af34:	4632      	mov	r2, r6
 800af36:	463b      	mov	r3, r7
 800af38:	4628      	mov	r0, r5
 800af3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af3e:	f000 b835 	b.w	800afac <_write_r>

0800af42 <__sseek>:
 800af42:	b510      	push	{r4, lr}
 800af44:	460c      	mov	r4, r1
 800af46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af4a:	f000 f873 	bl	800b034 <_lseek_r>
 800af4e:	1c43      	adds	r3, r0, #1
 800af50:	89a3      	ldrh	r3, [r4, #12]
 800af52:	bf15      	itete	ne
 800af54:	6560      	strne	r0, [r4, #84]	; 0x54
 800af56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af5e:	81a3      	strheq	r3, [r4, #12]
 800af60:	bf18      	it	ne
 800af62:	81a3      	strhne	r3, [r4, #12]
 800af64:	bd10      	pop	{r4, pc}

0800af66 <__sclose>:
 800af66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af6a:	f000 b831 	b.w	800afd0 <_close_r>

0800af6e <strncmp>:
 800af6e:	b510      	push	{r4, lr}
 800af70:	b16a      	cbz	r2, 800af8e <strncmp+0x20>
 800af72:	3901      	subs	r1, #1
 800af74:	1884      	adds	r4, r0, r2
 800af76:	f810 3b01 	ldrb.w	r3, [r0], #1
 800af7a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800af7e:	4293      	cmp	r3, r2
 800af80:	d103      	bne.n	800af8a <strncmp+0x1c>
 800af82:	42a0      	cmp	r0, r4
 800af84:	d001      	beq.n	800af8a <strncmp+0x1c>
 800af86:	2b00      	cmp	r3, #0
 800af88:	d1f5      	bne.n	800af76 <strncmp+0x8>
 800af8a:	1a98      	subs	r0, r3, r2
 800af8c:	bd10      	pop	{r4, pc}
 800af8e:	4610      	mov	r0, r2
 800af90:	e7fc      	b.n	800af8c <strncmp+0x1e>

0800af92 <__ascii_wctomb>:
 800af92:	b149      	cbz	r1, 800afa8 <__ascii_wctomb+0x16>
 800af94:	2aff      	cmp	r2, #255	; 0xff
 800af96:	bf85      	ittet	hi
 800af98:	238a      	movhi	r3, #138	; 0x8a
 800af9a:	6003      	strhi	r3, [r0, #0]
 800af9c:	700a      	strbls	r2, [r1, #0]
 800af9e:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800afa2:	bf98      	it	ls
 800afa4:	2001      	movls	r0, #1
 800afa6:	4770      	bx	lr
 800afa8:	4608      	mov	r0, r1
 800afaa:	4770      	bx	lr

0800afac <_write_r>:
 800afac:	b538      	push	{r3, r4, r5, lr}
 800afae:	4d07      	ldr	r5, [pc, #28]	; (800afcc <_write_r+0x20>)
 800afb0:	4604      	mov	r4, r0
 800afb2:	4608      	mov	r0, r1
 800afb4:	4611      	mov	r1, r2
 800afb6:	2200      	movs	r2, #0
 800afb8:	602a      	str	r2, [r5, #0]
 800afba:	461a      	mov	r2, r3
 800afbc:	f7f7 fe9f 	bl	8002cfe <_write>
 800afc0:	1c43      	adds	r3, r0, #1
 800afc2:	d102      	bne.n	800afca <_write_r+0x1e>
 800afc4:	682b      	ldr	r3, [r5, #0]
 800afc6:	b103      	cbz	r3, 800afca <_write_r+0x1e>
 800afc8:	6023      	str	r3, [r4, #0]
 800afca:	bd38      	pop	{r3, r4, r5, pc}
 800afcc:	200002f0 	.word	0x200002f0

0800afd0 <_close_r>:
 800afd0:	b538      	push	{r3, r4, r5, lr}
 800afd2:	4d06      	ldr	r5, [pc, #24]	; (800afec <_close_r+0x1c>)
 800afd4:	2300      	movs	r3, #0
 800afd6:	4604      	mov	r4, r0
 800afd8:	4608      	mov	r0, r1
 800afda:	602b      	str	r3, [r5, #0]
 800afdc:	f7f7 feab 	bl	8002d36 <_close>
 800afe0:	1c43      	adds	r3, r0, #1
 800afe2:	d102      	bne.n	800afea <_close_r+0x1a>
 800afe4:	682b      	ldr	r3, [r5, #0]
 800afe6:	b103      	cbz	r3, 800afea <_close_r+0x1a>
 800afe8:	6023      	str	r3, [r4, #0]
 800afea:	bd38      	pop	{r3, r4, r5, pc}
 800afec:	200002f0 	.word	0x200002f0

0800aff0 <_fstat_r>:
 800aff0:	b538      	push	{r3, r4, r5, lr}
 800aff2:	4d07      	ldr	r5, [pc, #28]	; (800b010 <_fstat_r+0x20>)
 800aff4:	2300      	movs	r3, #0
 800aff6:	4604      	mov	r4, r0
 800aff8:	4608      	mov	r0, r1
 800affa:	4611      	mov	r1, r2
 800affc:	602b      	str	r3, [r5, #0]
 800affe:	f7f7 fea6 	bl	8002d4e <_fstat>
 800b002:	1c43      	adds	r3, r0, #1
 800b004:	d102      	bne.n	800b00c <_fstat_r+0x1c>
 800b006:	682b      	ldr	r3, [r5, #0]
 800b008:	b103      	cbz	r3, 800b00c <_fstat_r+0x1c>
 800b00a:	6023      	str	r3, [r4, #0]
 800b00c:	bd38      	pop	{r3, r4, r5, pc}
 800b00e:	bf00      	nop
 800b010:	200002f0 	.word	0x200002f0

0800b014 <_isatty_r>:
 800b014:	b538      	push	{r3, r4, r5, lr}
 800b016:	4d06      	ldr	r5, [pc, #24]	; (800b030 <_isatty_r+0x1c>)
 800b018:	2300      	movs	r3, #0
 800b01a:	4604      	mov	r4, r0
 800b01c:	4608      	mov	r0, r1
 800b01e:	602b      	str	r3, [r5, #0]
 800b020:	f7f7 fea5 	bl	8002d6e <_isatty>
 800b024:	1c43      	adds	r3, r0, #1
 800b026:	d102      	bne.n	800b02e <_isatty_r+0x1a>
 800b028:	682b      	ldr	r3, [r5, #0]
 800b02a:	b103      	cbz	r3, 800b02e <_isatty_r+0x1a>
 800b02c:	6023      	str	r3, [r4, #0]
 800b02e:	bd38      	pop	{r3, r4, r5, pc}
 800b030:	200002f0 	.word	0x200002f0

0800b034 <_lseek_r>:
 800b034:	b538      	push	{r3, r4, r5, lr}
 800b036:	4d07      	ldr	r5, [pc, #28]	; (800b054 <_lseek_r+0x20>)
 800b038:	4604      	mov	r4, r0
 800b03a:	4608      	mov	r0, r1
 800b03c:	4611      	mov	r1, r2
 800b03e:	2200      	movs	r2, #0
 800b040:	602a      	str	r2, [r5, #0]
 800b042:	461a      	mov	r2, r3
 800b044:	f7f7 fe9e 	bl	8002d84 <_lseek>
 800b048:	1c43      	adds	r3, r0, #1
 800b04a:	d102      	bne.n	800b052 <_lseek_r+0x1e>
 800b04c:	682b      	ldr	r3, [r5, #0]
 800b04e:	b103      	cbz	r3, 800b052 <_lseek_r+0x1e>
 800b050:	6023      	str	r3, [r4, #0]
 800b052:	bd38      	pop	{r3, r4, r5, pc}
 800b054:	200002f0 	.word	0x200002f0

0800b058 <_malloc_usable_size_r>:
 800b058:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b05c:	1f18      	subs	r0, r3, #4
 800b05e:	2b00      	cmp	r3, #0
 800b060:	bfbc      	itt	lt
 800b062:	580b      	ldrlt	r3, [r1, r0]
 800b064:	18c0      	addlt	r0, r0, r3
 800b066:	4770      	bx	lr

0800b068 <_read_r>:
 800b068:	b538      	push	{r3, r4, r5, lr}
 800b06a:	4d07      	ldr	r5, [pc, #28]	; (800b088 <_read_r+0x20>)
 800b06c:	4604      	mov	r4, r0
 800b06e:	4608      	mov	r0, r1
 800b070:	4611      	mov	r1, r2
 800b072:	2200      	movs	r2, #0
 800b074:	602a      	str	r2, [r5, #0]
 800b076:	461a      	mov	r2, r3
 800b078:	f7f7 fe24 	bl	8002cc4 <_read>
 800b07c:	1c43      	adds	r3, r0, #1
 800b07e:	d102      	bne.n	800b086 <_read_r+0x1e>
 800b080:	682b      	ldr	r3, [r5, #0]
 800b082:	b103      	cbz	r3, 800b086 <_read_r+0x1e>
 800b084:	6023      	str	r3, [r4, #0]
 800b086:	bd38      	pop	{r3, r4, r5, pc}
 800b088:	200002f0 	.word	0x200002f0

0800b08c <_init>:
 800b08c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b08e:	bf00      	nop
 800b090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b092:	bc08      	pop	{r3}
 800b094:	469e      	mov	lr, r3
 800b096:	4770      	bx	lr

0800b098 <_fini>:
 800b098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b09a:	bf00      	nop
 800b09c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b09e:	bc08      	pop	{r3}
 800b0a0:	469e      	mov	lr, r3
 800b0a2:	4770      	bx	lr
