{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583194604040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583194604040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 19:16:43 2020 " "Processing started: Mon Mar 02 19:16:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583194604040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583194604040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583194604040 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583194604340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file md_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MD_Mux " "Found entity 1: MD_Mux" {  } { { "MD_Mux.v" "" { Text "D:/Elec_374/Virtual-Processor/MD_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583194604381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583194604383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32_to_1 " "Found entity 1: Mux_32_to_1" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583194604385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 9 9 " "Found 9 design units, including 9 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_stage_cell " "Found entity 1: bit_stage_cell" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604388 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604388 ""} { "Info" "ISGN_ENTITY_NAME" "3 sixteen_bit_carry_adder " "Found entity 3: sixteen_bit_carry_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604388 ""} { "Info" "ISGN_ENTITY_NAME" "4 thirtytwo_bit_carry_adder " "Found entity 4: thirtytwo_bit_carry_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604388 ""} { "Info" "ISGN_ENTITY_NAME" "5 thirtytwo_bit_twos_complement " "Found entity 5: thirtytwo_bit_twos_complement" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604388 ""} { "Info" "ISGN_ENTITY_NAME" "6 thirtytwo_bit_subtractor " "Found entity 6: thirtytwo_bit_subtractor" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604388 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirtytwo_bit_booth_algorithm " "Found entity 7: thirtytwo_bit_booth_algorithm" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604388 ""} { "Info" "ISGN_ENTITY_NAME" "8 nonrestoring_divison_algo " "Found entity 8: nonrestoring_divison_algo" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604388 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583194604388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q REG32_MDR.v(14) " "Verilog HDL Declaration information at REG32_MDR.v(14): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583194604391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_mdr.v 2 2 " "Found 2 design units, including 2 entities, in source file reg32_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604391 ""} { "Info" "ISGN_ENTITY_NAME" "2 mdr_reg " "Found entity 2: mdr_reg" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583194604391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr Datapath.v(48) " "Verilog HDL Declaration information at Datapath.v(48): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583194604394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583194604395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583194604395 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc2 ALU.v(29) " "Verilog HDL Implicit Net warning at ALU.v(29): created implicit net for \"pc2\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194604395 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go ALU.v(41) " "Verilog HDL Implicit Net warning at ALU.v(41): created implicit net for \"go\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194604395 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc2 ALU.v(68) " "Verilog HDL Implicit Net warning at ALU.v(68): created implicit net for \"pc2\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194604395 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go ALU.v(80) " "Verilog HDL Implicit Net warning at ALU.v(80): created implicit net for \"go\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194604395 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zval Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"Zval\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194604396 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortVal Datapath.v(46) " "Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for \"InPortVal\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194604396 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortVal Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"OutPortVal\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194604396 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mDataIn Datapath.v(49) " "Verilog HDL Implicit Net warning at Datapath.v(49): created implicit net for \"mDataIn\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194604396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataPath " "Elaborating entity \"dataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583194604425 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mdatain Datapath.v(30) " "Output port \"Mdatain\" at Datapath.v(30) has no driver" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583194604430 "|dataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:Y " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:Y\"" {  } { { "Datapath.v" "Y" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr_reg mdr_reg:mdr " "Elaborating entity \"mdr_reg\" for hierarchy \"mdr_reg:mdr\"" {  } { { "Datapath.v" "mdr" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD_Mux mdr_reg:mdr\|MD_Mux:MD_mux " "Elaborating entity \"MD_Mux\" for hierarchy \"mdr_reg:mdr\|MD_Mux:MD_mux\"" {  } { { "REG32_MDR.v" "MD_mux" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MD_Mux.v(5) " "Verilog HDL assignment warning at MD_Mux.v(5): truncated value with size 32 to match size of target (1)" {  } { { "MD_Mux.v" "" { Text "D:/Elec_374/Virtual-Processor/MD_Mux.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583194604467 "|dataPath|mdr_reg:mdr|MD_Mux:MD_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MD_Mux.v(9) " "Verilog HDL assignment warning at MD_Mux.v(9): truncated value with size 32 to match size of target (1)" {  } { { "MD_Mux.v" "" { Text "D:/Elec_374/Virtual-Processor/MD_Mux.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583194604467 "|dataPath|mdr_reg:mdr|MD_Mux:MD_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:BusMux_encoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:BusMux_encoder\"" {  } { { "Datapath.v" "BusMux_encoder" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604482 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SelectOut encoder_32_to_5.v(5) " "Verilog HDL Always Construct warning at encoder_32_to_5.v(5): inferring latch(es) for variable \"SelectOut\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1583194604484 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[0\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[0\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583194604484 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[1\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[1\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583194604484 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[2\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[2\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583194604484 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[3\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[3\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583194604484 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[4\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[4\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583194604484 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "Datapath.v" "Alu" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_twos_complement alu:Alu\|thirtytwo_bit_twos_complement:c " "Elaborating entity \"thirtytwo_bit_twos_complement\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\"" {  } { { "ALU.v" "c" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_carry_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb " "Elaborating entity \"thirtytwo_bit_carry_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\"" {  } { { "ALU.v" "ttb" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_carry_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0 " "Elaborating entity \"sixteen_bit_carry_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\"" {  } { { "ALU.v" "s0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604492 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "go 0 ALU.v(80) " "Net \"go\" at ALU.v(80) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583194604493 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "p2c2 0 ALU.v(67) " "Net \"p2c2\" at ALU.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583194604493 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum\[15..4\] ALU.v(46) " "Output port \"sum\[15..4\]\" at ALU.v(46) has no driver" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583194604493 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0 " "Elaborating entity \"four_bit_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\"" {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604494 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "go 0 ALU.v(41) " "Net \"go\" at ALU.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583194604495 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "p2c2 0 ALU.v(28) " "Net \"p2c2\" at ALU.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583194604495 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_stage_cell alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\|bit_stage_cell:b0 " "Elaborating entity \"bit_stage_cell\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\|bit_stage_cell:b0\"" {  } { { "ALU.v" "b0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_subtractor alu:Alu\|thirtytwo_bit_subtractor:s " "Elaborating entity \"thirtytwo_bit_subtractor\" for hierarchy \"alu:Alu\|thirtytwo_bit_subtractor:s\"" {  } { { "ALU.v" "s" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_booth_algorithm alu:Alu\|thirtytwo_bit_booth_algorithm:m " "Elaborating entity \"thirtytwo_bit_booth_algorithm\" for hierarchy \"alu:Alu\|thirtytwo_bit_booth_algorithm:m\"" {  } { { "ALU.v" "m" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604683 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ALU.v(122) " "Verilog HDL Always Construct warning at ALU.v(122): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1583194604692 "|dataPath|alu:Alu|thirtytwo_bit_booth_algorithm:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nonrestoring_divison_algo alu:Alu\|nonrestoring_divison_algo:d " "Elaborating entity \"nonrestoring_divison_algo\" for hierarchy \"alu:Alu\|nonrestoring_divison_algo:d\"" {  } { { "ALU.v" "d" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583194604693 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604885 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604885 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604885 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604886 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604886 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604886 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604886 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604886 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604886 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604887 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604887 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604887 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604887 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604887 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604887 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604888 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604888 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604888 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604888 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604888 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604888 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604889 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604889 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604889 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604893 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604893 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604894 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604894 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604894 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604894 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604894 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604895 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604895 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604895 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604895 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604895 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604896 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604896 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604896 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604896 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604896 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604896 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604896 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604897 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604897 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604897 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604897 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604897 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604898 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604898 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604898 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604899 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604899 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604899 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604899 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604900 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604900 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604900 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604900 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604900 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604901 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604901 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604901 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604901 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604901 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604902 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604902 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604902 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604902 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604902 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604902 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604902 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ttb 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ttb\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ALU.v" "ttb" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1583194604903 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604904 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604904 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604904 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604905 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604905 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604905 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604905 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604905 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604905 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604905 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604906 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604906 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604906 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604906 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604907 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604907 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604907 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604907 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604908 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604908 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604908 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604909 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604909 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604909 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604910 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604910 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604910 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604910 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604910 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604910 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604911 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604911 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604911 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583194604911 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604911 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583194604911 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[31\] " "Net \"mdr_reg:mdr\|d\[31\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[31\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[30\] " "Net \"mdr_reg:mdr\|d\[30\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[30\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[29\] " "Net \"mdr_reg:mdr\|d\[29\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[29\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[28\] " "Net \"mdr_reg:mdr\|d\[28\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[28\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[27\] " "Net \"mdr_reg:mdr\|d\[27\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[27\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[26\] " "Net \"mdr_reg:mdr\|d\[26\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[26\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[25\] " "Net \"mdr_reg:mdr\|d\[25\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[25\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[24\] " "Net \"mdr_reg:mdr\|d\[24\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[24\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[23\] " "Net \"mdr_reg:mdr\|d\[23\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[23\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[22\] " "Net \"mdr_reg:mdr\|d\[22\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[22\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[21\] " "Net \"mdr_reg:mdr\|d\[21\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[21\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[20\] " "Net \"mdr_reg:mdr\|d\[20\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[20\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[19\] " "Net \"mdr_reg:mdr\|d\[19\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[19\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[18\] " "Net \"mdr_reg:mdr\|d\[18\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[18\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[17\] " "Net \"mdr_reg:mdr\|d\[17\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[17\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[16\] " "Net \"mdr_reg:mdr\|d\[16\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[16\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[15\] " "Net \"mdr_reg:mdr\|d\[15\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[15\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[14\] " "Net \"mdr_reg:mdr\|d\[14\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[14\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[13\] " "Net \"mdr_reg:mdr\|d\[13\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[13\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[12\] " "Net \"mdr_reg:mdr\|d\[12\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[12\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[11\] " "Net \"mdr_reg:mdr\|d\[11\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[11\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[10\] " "Net \"mdr_reg:mdr\|d\[10\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[10\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[9\] " "Net \"mdr_reg:mdr\|d\[9\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[9\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[8\] " "Net \"mdr_reg:mdr\|d\[8\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[8\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[7\] " "Net \"mdr_reg:mdr\|d\[7\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[7\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[6\] " "Net \"mdr_reg:mdr\|d\[6\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[6\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[5\] " "Net \"mdr_reg:mdr\|d\[5\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[5\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[4\] " "Net \"mdr_reg:mdr\|d\[4\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[4\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[3\] " "Net \"mdr_reg:mdr\|d\[3\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[3\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[2\] " "Net \"mdr_reg:mdr\|d\[2\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[2\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[1\] " "Net \"mdr_reg:mdr\|d\[1\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[1\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583194604930 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[31\] alu:Alu\|reg2\[31\] " "Net \"bus\[31\]\", which fans out to \"alu:Alu\|reg2\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[31\] " "Net is fed by \"mdr_reg:mdr\|Q\[31\]\"" {  } { { "REG32_MDR.v" "Q\[31\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[31\] " "Net is fed by \"bus\[31\]\"" {  } { { "Datapath.v" "bus\[31\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""}  } { { "Datapath.v" "bus\[31\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[31\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605053 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[30\] alu:Alu\|reg2\[30\] " "Net \"bus\[30\]\", which fans out to \"alu:Alu\|reg2\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[30\] " "Net is fed by \"mdr_reg:mdr\|Q\[30\]\"" {  } { { "REG32_MDR.v" "Q\[30\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[30\] " "Net is fed by \"bus\[30\]\"" {  } { { "Datapath.v" "bus\[30\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""}  } { { "Datapath.v" "bus\[30\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[30\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605053 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[29\] alu:Alu\|reg2\[29\] " "Net \"bus\[29\]\", which fans out to \"alu:Alu\|reg2\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[29\] " "Net is fed by \"mdr_reg:mdr\|Q\[29\]\"" {  } { { "REG32_MDR.v" "Q\[29\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[29\] " "Net is fed by \"bus\[29\]\"" {  } { { "Datapath.v" "bus\[29\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""}  } { { "Datapath.v" "bus\[29\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[29\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605053 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[28\] alu:Alu\|reg2\[28\] " "Net \"bus\[28\]\", which fans out to \"alu:Alu\|reg2\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[28\] " "Net is fed by \"mdr_reg:mdr\|Q\[28\]\"" {  } { { "REG32_MDR.v" "Q\[28\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[28\] " "Net is fed by \"bus\[28\]\"" {  } { { "Datapath.v" "bus\[28\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""}  } { { "Datapath.v" "bus\[28\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[28\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605053 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[27\] alu:Alu\|reg2\[27\] " "Net \"bus\[27\]\", which fans out to \"alu:Alu\|reg2\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[27\] " "Net is fed by \"mdr_reg:mdr\|Q\[27\]\"" {  } { { "REG32_MDR.v" "Q\[27\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[27\] " "Net is fed by \"bus\[27\]\"" {  } { { "Datapath.v" "bus\[27\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""}  } { { "Datapath.v" "bus\[27\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[27\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605053 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[26\] alu:Alu\|reg2\[26\] " "Net \"bus\[26\]\", which fans out to \"alu:Alu\|reg2\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[26\] " "Net is fed by \"mdr_reg:mdr\|Q\[26\]\"" {  } { { "REG32_MDR.v" "Q\[26\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[26\] " "Net is fed by \"bus\[26\]\"" {  } { { "Datapath.v" "bus\[26\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""}  } { { "Datapath.v" "bus\[26\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[26\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605053 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[25\] alu:Alu\|reg2\[25\] " "Net \"bus\[25\]\", which fans out to \"alu:Alu\|reg2\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[25\] " "Net is fed by \"mdr_reg:mdr\|Q\[25\]\"" {  } { { "REG32_MDR.v" "Q\[25\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[25\] " "Net is fed by \"bus\[25\]\"" {  } { { "Datapath.v" "bus\[25\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""}  } { { "Datapath.v" "bus\[25\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[25\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605053 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[24\] alu:Alu\|reg2\[24\] " "Net \"bus\[24\]\", which fans out to \"alu:Alu\|reg2\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[24\] " "Net is fed by \"mdr_reg:mdr\|Q\[24\]\"" {  } { { "REG32_MDR.v" "Q\[24\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[24\] " "Net is fed by \"bus\[24\]\"" {  } { { "Datapath.v" "bus\[24\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""}  } { { "Datapath.v" "bus\[24\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[24\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605053 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[23\] alu:Alu\|reg2\[23\] " "Net \"bus\[23\]\", which fans out to \"alu:Alu\|reg2\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[23\] " "Net is fed by \"mdr_reg:mdr\|Q\[23\]\"" {  } { { "REG32_MDR.v" "Q\[23\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[23\] " "Net is fed by \"bus\[23\]\"" {  } { { "Datapath.v" "bus\[23\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605053 ""}  } { { "Datapath.v" "bus\[23\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[23\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605053 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[22\] alu:Alu\|reg2\[22\] " "Net \"bus\[22\]\", which fans out to \"alu:Alu\|reg2\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[22\] " "Net is fed by \"mdr_reg:mdr\|Q\[22\]\"" {  } { { "REG32_MDR.v" "Q\[22\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[22\] " "Net is fed by \"bus\[22\]\"" {  } { { "Datapath.v" "bus\[22\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[22\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[22\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[21\] alu:Alu\|reg2\[21\] " "Net \"bus\[21\]\", which fans out to \"alu:Alu\|reg2\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[21\] " "Net is fed by \"mdr_reg:mdr\|Q\[21\]\"" {  } { { "REG32_MDR.v" "Q\[21\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[21\] " "Net is fed by \"bus\[21\]\"" {  } { { "Datapath.v" "bus\[21\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[21\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[21\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[20\] alu:Alu\|reg2\[20\] " "Net \"bus\[20\]\", which fans out to \"alu:Alu\|reg2\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[20\] " "Net is fed by \"mdr_reg:mdr\|Q\[20\]\"" {  } { { "REG32_MDR.v" "Q\[20\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[20\] " "Net is fed by \"bus\[20\]\"" {  } { { "Datapath.v" "bus\[20\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[20\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[20\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[19\] alu:Alu\|reg2\[19\] " "Net \"bus\[19\]\", which fans out to \"alu:Alu\|reg2\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[19\] " "Net is fed by \"mdr_reg:mdr\|Q\[19\]\"" {  } { { "REG32_MDR.v" "Q\[19\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[19\] " "Net is fed by \"bus\[19\]\"" {  } { { "Datapath.v" "bus\[19\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[19\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[19\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[18\] alu:Alu\|reg2\[18\] " "Net \"bus\[18\]\", which fans out to \"alu:Alu\|reg2\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[18\] " "Net is fed by \"mdr_reg:mdr\|Q\[18\]\"" {  } { { "REG32_MDR.v" "Q\[18\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[18\] " "Net is fed by \"bus\[18\]\"" {  } { { "Datapath.v" "bus\[18\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[18\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[18\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[17\] alu:Alu\|reg2\[17\] " "Net \"bus\[17\]\", which fans out to \"alu:Alu\|reg2\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[17\] " "Net is fed by \"mdr_reg:mdr\|Q\[17\]\"" {  } { { "REG32_MDR.v" "Q\[17\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[17\] " "Net is fed by \"bus\[17\]\"" {  } { { "Datapath.v" "bus\[17\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[17\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[17\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[16\] alu:Alu\|reg2\[16\] " "Net \"bus\[16\]\", which fans out to \"alu:Alu\|reg2\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[16\] " "Net is fed by \"mdr_reg:mdr\|Q\[16\]\"" {  } { { "REG32_MDR.v" "Q\[16\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[16\] " "Net is fed by \"bus\[16\]\"" {  } { { "Datapath.v" "bus\[16\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[16\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[16\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[15\] alu:Alu\|reg2\[15\] " "Net \"bus\[15\]\", which fans out to \"alu:Alu\|reg2\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[15\] " "Net is fed by \"mdr_reg:mdr\|Q\[15\]\"" {  } { { "REG32_MDR.v" "Q\[15\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[15\] " "Net is fed by \"bus\[15\]\"" {  } { { "Datapath.v" "bus\[15\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[15\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[15\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[14\] alu:Alu\|reg2\[14\] " "Net \"bus\[14\]\", which fans out to \"alu:Alu\|reg2\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[14\] " "Net is fed by \"mdr_reg:mdr\|Q\[14\]\"" {  } { { "REG32_MDR.v" "Q\[14\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[14\] " "Net is fed by \"bus\[14\]\"" {  } { { "Datapath.v" "bus\[14\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[14\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[14\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[13\] alu:Alu\|reg2\[13\] " "Net \"bus\[13\]\", which fans out to \"alu:Alu\|reg2\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[13\] " "Net is fed by \"mdr_reg:mdr\|Q\[13\]\"" {  } { { "REG32_MDR.v" "Q\[13\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[13\] " "Net is fed by \"bus\[13\]\"" {  } { { "Datapath.v" "bus\[13\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[13\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[13\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[12\] alu:Alu\|reg2\[12\] " "Net \"bus\[12\]\", which fans out to \"alu:Alu\|reg2\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[12\] " "Net is fed by \"mdr_reg:mdr\|Q\[12\]\"" {  } { { "REG32_MDR.v" "Q\[12\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[12\] " "Net is fed by \"bus\[12\]\"" {  } { { "Datapath.v" "bus\[12\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[12\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[12\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[11\] alu:Alu\|reg2\[11\] " "Net \"bus\[11\]\", which fans out to \"alu:Alu\|reg2\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[11\] " "Net is fed by \"mdr_reg:mdr\|Q\[11\]\"" {  } { { "REG32_MDR.v" "Q\[11\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[11\] " "Net is fed by \"bus\[11\]\"" {  } { { "Datapath.v" "bus\[11\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[11\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[11\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[10\] alu:Alu\|reg2\[10\] " "Net \"bus\[10\]\", which fans out to \"alu:Alu\|reg2\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[10\] " "Net is fed by \"mdr_reg:mdr\|Q\[10\]\"" {  } { { "REG32_MDR.v" "Q\[10\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[10\] " "Net is fed by \"bus\[10\]\"" {  } { { "Datapath.v" "bus\[10\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605054 ""}  } { { "Datapath.v" "bus\[10\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[10\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605054 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[9\] alu:Alu\|reg2\[9\] " "Net \"bus\[9\]\", which fans out to \"alu:Alu\|reg2\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[9\] " "Net is fed by \"mdr_reg:mdr\|Q\[9\]\"" {  } { { "REG32_MDR.v" "Q\[9\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[9\] " "Net is fed by \"bus\[9\]\"" {  } { { "Datapath.v" "bus\[9\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""}  } { { "Datapath.v" "bus\[9\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[9\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605055 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[8\] alu:Alu\|reg2\[8\] " "Net \"bus\[8\]\", which fans out to \"alu:Alu\|reg2\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[8\] " "Net is fed by \"mdr_reg:mdr\|Q\[8\]\"" {  } { { "REG32_MDR.v" "Q\[8\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[8\] " "Net is fed by \"bus\[8\]\"" {  } { { "Datapath.v" "bus\[8\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""}  } { { "Datapath.v" "bus\[8\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[8\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605055 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[7\] alu:Alu\|reg2\[7\] " "Net \"bus\[7\]\", which fans out to \"alu:Alu\|reg2\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[7\] " "Net is fed by \"mdr_reg:mdr\|Q\[7\]\"" {  } { { "REG32_MDR.v" "Q\[7\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[7\] " "Net is fed by \"bus\[7\]\"" {  } { { "Datapath.v" "bus\[7\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""}  } { { "Datapath.v" "bus\[7\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[7\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605055 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[6\] alu:Alu\|reg2\[6\] " "Net \"bus\[6\]\", which fans out to \"alu:Alu\|reg2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[6\] " "Net is fed by \"mdr_reg:mdr\|Q\[6\]\"" {  } { { "REG32_MDR.v" "Q\[6\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[6\] " "Net is fed by \"bus\[6\]\"" {  } { { "Datapath.v" "bus\[6\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""}  } { { "Datapath.v" "bus\[6\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[6\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605055 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[5\] alu:Alu\|reg2\[5\] " "Net \"bus\[5\]\", which fans out to \"alu:Alu\|reg2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[5\] " "Net is fed by \"mdr_reg:mdr\|Q\[5\]\"" {  } { { "REG32_MDR.v" "Q\[5\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[5\] " "Net is fed by \"bus\[5\]\"" {  } { { "Datapath.v" "bus\[5\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""}  } { { "Datapath.v" "bus\[5\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[5\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605055 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[4\] alu:Alu\|reg2\[4\] " "Net \"bus\[4\]\", which fans out to \"alu:Alu\|reg2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[4\] " "Net is fed by \"mdr_reg:mdr\|Q\[4\]\"" {  } { { "REG32_MDR.v" "Q\[4\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[4\] " "Net is fed by \"bus\[4\]\"" {  } { { "Datapath.v" "bus\[4\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""}  } { { "Datapath.v" "bus\[4\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[4\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605055 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[3\] alu:Alu\|reg2\[3\] " "Net \"bus\[3\]\", which fans out to \"alu:Alu\|reg2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[3\] " "Net is fed by \"mdr_reg:mdr\|Q\[3\]\"" {  } { { "REG32_MDR.v" "Q\[3\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[3\] " "Net is fed by \"bus\[3\]\"" {  } { { "Datapath.v" "bus\[3\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""}  } { { "Datapath.v" "bus\[3\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[3\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605055 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[2\] alu:Alu\|reg2\[2\] " "Net \"bus\[2\]\", which fans out to \"alu:Alu\|reg2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[2\] " "Net is fed by \"mdr_reg:mdr\|Q\[2\]\"" {  } { { "REG32_MDR.v" "Q\[2\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[2\] " "Net is fed by \"bus\[2\]\"" {  } { { "Datapath.v" "bus\[2\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""}  } { { "Datapath.v" "bus\[2\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[2\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605055 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[1\] alu:Alu\|reg2\[1\] " "Net \"bus\[1\]\", which fans out to \"alu:Alu\|reg2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[1\] " "Net is fed by \"mdr_reg:mdr\|Q\[1\]\"" {  } { { "REG32_MDR.v" "Q\[1\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[1\] " "Net is fed by \"bus\[1\]\"" {  } { { "Datapath.v" "bus\[1\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""}  } { { "Datapath.v" "bus\[1\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[1\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605055 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bus\[0\] alu:Alu\|reg2\[0\] " "Net \"bus\[0\]\", which fans out to \"alu:Alu\|reg2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mdr_reg:mdr\|Q\[0\] " "Net is fed by \"mdr_reg:mdr\|Q\[0\]\"" {  } { { "REG32_MDR.v" "Q\[0\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bus\[0\] " "Net is fed by \"bus\[0\]\"" {  } { { "Datapath.v" "bus\[0\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583194605055 ""}  } { { "Datapath.v" "bus\[0\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } } { "ALU.v" "reg2\[0\]" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1583194605055 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1583194605060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg " "Generated suppressed messages file D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1583194605226 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 161 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 96 errors, 161 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583194605342 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 02 19:16:45 2020 " "Processing ended: Mon Mar 02 19:16:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583194605342 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583194605342 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583194605342 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583194605342 ""}
