|display
sys_clk => sys_clk.IN7
sys_rst => sys_rst.IN7
col_pin[0] <= display_state:display_state_inst.col_pin
col_pin[1] <= display_state:display_state_inst.col_pin
col_pin[2] <= display_state:display_state_inst.col_pin
col_pin[3] <= display_state:display_state_inst.col_pin
col_pin[4] <= display_state:display_state_inst.col_pin
col_pin[5] <= display_state:display_state_inst.col_pin
col_pin[6] <= display_state:display_state_inst.col_pin
col_pin[7] <= display_state:display_state_inst.col_pin
row_pin[0] <= display_state:display_state_inst.row_pin
row_pin[1] <= display_state:display_state_inst.row_pin
row_pin[2] <= display_state:display_state_inst.row_pin
row_pin[3] <= display_state:display_state_inst.row_pin
row_pin[4] <= display_state:display_state_inst.row_pin
row_pin[5] <= display_state:display_state_inst.row_pin
row_pin[6] <= display_state:display_state_inst.row_pin
row_pin[7] <= display_state:display_state_inst.row_pin
seg_sel[0] <= seg_led:seg_led_inst.seg_sel
seg_sel[1] <= seg_led:seg_led_inst.seg_sel
seg_sel[2] <= seg_led:seg_led_inst.seg_sel
seg_sel[3] <= seg_led:seg_led_inst.seg_sel
seg_sel[4] <= seg_led:seg_led_inst.seg_sel
seg_sel[5] <= seg_led:seg_led_inst.seg_sel
seg_sel[6] <= seg_led:seg_led_inst.seg_sel
seg_sel[7] <= seg_led:seg_led_inst.seg_sel
seg_led[0] <= seg_led:seg_led_inst.seg_led
seg_led[1] <= seg_led:seg_led_inst.seg_led
seg_led[2] <= seg_led:seg_led_inst.seg_led
seg_led[3] <= seg_led:seg_led_inst.seg_led
seg_led[4] <= seg_led:seg_led_inst.seg_led
seg_led[5] <= seg_led:seg_led_inst.seg_led
seg_led[6] <= seg_led:seg_led_inst.seg_led
seg_led[7] <= seg_led:seg_led_inst.seg_led
tem1[0] <= display_state:display_state_inst.temp1
tem1[1] <= display_state:display_state_inst.temp1
tem1[2] <= display_state:display_state_inst.temp1
tem1[3] <= display_state:display_state_inst.temp1
tem2[0] <= display_state:display_state_inst.temp2
tem2[1] <= display_state:display_state_inst.temp2
tem2[2] <= display_state:display_state_inst.temp2
tem2[3] <= display_state:display_state_inst.temp2
KeyRESTART => KeyRESTART.IN2
KeyLeft => KeyLeft.IN2
KeyRight => KeyRight.IN2
Keyup => Keyup.IN2
KeyDown => KeyDown.IN2


|display|display_state:display_state_inst
clk => clk.IN3
rst => rst.IN3
col_pin[0] <= seg_scan:seg_scan_inst.col_sel
col_pin[1] <= seg_scan:seg_scan_inst.col_sel
col_pin[2] <= seg_scan:seg_scan_inst.col_sel
col_pin[3] <= seg_scan:seg_scan_inst.col_sel
col_pin[4] <= seg_scan:seg_scan_inst.col_sel
col_pin[5] <= seg_scan:seg_scan_inst.col_sel
col_pin[6] <= seg_scan:seg_scan_inst.col_sel
col_pin[7] <= seg_scan:seg_scan_inst.col_sel
row_pin[0] <= seg_scan:seg_scan_inst.row_sel
row_pin[1] <= seg_scan:seg_scan_inst.row_sel
row_pin[2] <= seg_scan:seg_scan_inst.row_sel
row_pin[3] <= seg_scan:seg_scan_inst.row_sel
row_pin[4] <= seg_scan:seg_scan_inst.row_sel
row_pin[5] <= seg_scan:seg_scan_inst.row_sel
row_pin[6] <= seg_scan:seg_scan_inst.row_sel
row_pin[7] <= seg_scan:seg_scan_inst.row_sel
bcd[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
bcd[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
RESTARTdown => Selector1.IN2
RESTARTdown => Selector0.IN2
RESTARTdown => Selector0.IN1
RESTARTdown => Selector2.IN1
RESTARTdown => RESTARdown_state.IN1
RESTARTdown => count[4].ENA
RESTARTdown => count[3].ENA
RESTARTdown => count[2].ENA
RESTARTdown => count[1].ENA
RESTARTdown => count[0].ENA
LeftDown => always5.IN0
LeftDown => always9.IN0
X_signal <= X_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE
temp1[0] <= cnt_level[0].DB_MAX_OUTPUT_PORT_TYPE
temp1[1] <= cnt_level[1].DB_MAX_OUTPUT_PORT_TYPE
temp1[2] <= cnt_level[2].DB_MAX_OUTPUT_PORT_TYPE
temp1[3] <= cnt_level[3].DB_MAX_OUTPUT_PORT_TYPE
temp2[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
temp2[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
temp2[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
temp2[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
RightDown => always5.IN0
RightDown => always9.IN1
upDown => always5.IN0
upDown => always9.IN1
DownDown => always5.IN0
DownDown => always9.IN1


|display|display_state:display_state_inst|seg_scan:seg_scan_inst
clk => count_r[0].CLK
clk => count_r[1].CLK
clk => count_r[2].CLK
clk => scan_sel[0].CLK
clk => scan_sel[1].CLK
clk => scan_sel[2].CLK
clk => scan_sel[3].CLK
clk => scan_timer[0].CLK
clk => scan_timer[1].CLK
clk => scan_timer[2].CLK
clk => scan_timer[3].CLK
clk => scan_timer[4].CLK
clk => scan_timer[5].CLK
clk => scan_timer[6].CLK
clk => scan_timer[7].CLK
clk => scan_timer[8].CLK
clk => scan_timer[9].CLK
clk => scan_timer[10].CLK
clk => scan_timer[11].CLK
clk => scan_timer[12].CLK
clk => scan_timer[13].CLK
clk => scan_timer[14].CLK
clk => scan_timer[15].CLK
clk => scan_timer[16].CLK
clk => scan_timer[17].CLK
clk => scan_timer[18].CLK
clk => scan_timer[19].CLK
clk => scan_timer[20].CLK
clk => scan_timer[21].CLK
clk => scan_timer[22].CLK
clk => scan_timer[23].CLK
clk => scan_timer[24].CLK
clk => scan_timer[25].CLK
clk => scan_timer[26].CLK
clk => scan_timer[27].CLK
clk => scan_timer[28].CLK
clk => scan_timer[29].CLK
clk => scan_timer[30].CLK
clk => scan_timer[31].CLK
rst => count_r[0].ACLR
rst => count_r[1].ACLR
rst => count_r[2].ACLR
rst => scan_sel[0].ACLR
rst => scan_sel[1].ACLR
rst => scan_sel[2].ACLR
rst => scan_sel[3].ACLR
rst => scan_timer[0].ACLR
rst => scan_timer[1].ACLR
rst => scan_timer[2].ACLR
rst => scan_timer[3].ACLR
rst => scan_timer[4].ACLR
rst => scan_timer[5].ACLR
rst => scan_timer[6].ACLR
rst => scan_timer[7].ACLR
rst => scan_timer[8].ACLR
rst => scan_timer[9].ACLR
rst => scan_timer[10].ACLR
rst => scan_timer[11].ACLR
rst => scan_timer[12].ACLR
rst => scan_timer[13].ACLR
rst => scan_timer[14].ACLR
rst => scan_timer[15].ACLR
rst => scan_timer[16].ACLR
rst => scan_timer[17].ACLR
rst => scan_timer[18].ACLR
rst => scan_timer[19].ACLR
rst => scan_timer[20].ACLR
rst => scan_timer[21].ACLR
rst => scan_timer[22].ACLR
rst => scan_timer[23].ACLR
rst => scan_timer[24].ACLR
rst => scan_timer[25].ACLR
rst => scan_timer[26].ACLR
rst => scan_timer[27].ACLR
rst => scan_timer[28].ACLR
rst => scan_timer[29].ACLR
rst => scan_timer[30].ACLR
rst => scan_timer[31].ACLR
mode[0] => Mux32.IN8
mode[0] => Mux31.IN8
mode[0] => Mux30.IN8
mode[0] => Mux29.IN8
mode[0] => Mux28.IN8
mode[0] => Mux27.IN8
mode[0] => Mux26.IN8
mode[0] => Mux25.IN8
mode[0] => Mux24.IN8
mode[0] => Mux23.IN8
mode[0] => Mux22.IN8
mode[0] => Mux21.IN8
mode[0] => Mux20.IN8
mode[0] => Mux19.IN8
mode[0] => Mux18.IN8
mode[0] => Mux17.IN8
mode[0] => Mux16.IN10
mode[1] => Mux32.IN7
mode[1] => Mux31.IN7
mode[1] => Mux30.IN7
mode[1] => Mux29.IN7
mode[1] => Mux28.IN7
mode[1] => Mux27.IN7
mode[1] => Mux26.IN7
mode[1] => Mux25.IN7
mode[1] => Mux24.IN7
mode[1] => Mux23.IN7
mode[1] => Mux22.IN7
mode[1] => Mux21.IN7
mode[1] => Mux20.IN7
mode[1] => Mux19.IN7
mode[1] => Mux18.IN7
mode[1] => Mux17.IN7
mode[1] => Mux16.IN9
mode[2] => Mux32.IN6
mode[2] => Mux31.IN6
mode[2] => Mux30.IN6
mode[2] => Mux29.IN6
mode[2] => Mux28.IN6
mode[2] => Mux27.IN6
mode[2] => Mux26.IN6
mode[2] => Mux25.IN6
mode[2] => Mux24.IN6
mode[2] => Mux23.IN6
mode[2] => Mux22.IN6
mode[2] => Mux21.IN6
mode[2] => Mux20.IN6
mode[2] => Mux19.IN6
mode[2] => Mux18.IN6
mode[2] => Mux17.IN6
mode[2] => Mux16.IN8
row_sel[0] <= row_sel[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
row_sel[1] <= row_sel[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
row_sel[2] <= row_sel[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
row_sel[3] <= row_sel[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
row_sel[4] <= row_sel[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
row_sel[5] <= row_sel[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
row_sel[6] <= row_sel[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
row_sel[7] <= row_sel[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
col_sel[0] <= col_sel[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
col_sel[1] <= col_sel[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
col_sel[2] <= col_sel[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
col_sel[3] <= col_sel[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
col_sel[4] <= col_sel[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
col_sel[5] <= col_sel[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
col_sel[6] <= col_sel[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
col_sel[7] <= col_sel[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
DISP_DATA[0] => LessThan0.IN16
DISP_DATA[0] => Mux15.IN15
DISP_DATA[0] => Equal2.IN63
DISP_DATA[0] => Equal3.IN63
DISP_DATA[0] => Equal4.IN63
DISP_DATA[0] => Equal5.IN63
DISP_DATA[0] => Equal6.IN21
DISP_DATA[0] => Equal7.IN63
DISP_DATA[0] => Equal8.IN63
DISP_DATA[0] => Equal9.IN63
DISP_DATA[0] => Equal10.IN63
DISP_DATA[0] => Equal11.IN63
DISP_DATA[0] => Equal12.IN15
DISP_DATA[0] => Equal13.IN63
DISP_DATA[1] => LessThan0.IN15
DISP_DATA[1] => Mux14.IN15
DISP_DATA[1] => Equal2.IN62
DISP_DATA[1] => Equal3.IN62
DISP_DATA[1] => Equal4.IN62
DISP_DATA[1] => Equal5.IN16
DISP_DATA[1] => Equal6.IN20
DISP_DATA[1] => Equal7.IN62
DISP_DATA[1] => Equal8.IN62
DISP_DATA[1] => Equal9.IN62
DISP_DATA[1] => Equal10.IN62
DISP_DATA[1] => Equal11.IN62
DISP_DATA[1] => Equal12.IN63
DISP_DATA[1] => Equal13.IN62
DISP_DATA[2] => LessThan0.IN14
DISP_DATA[2] => Mux13.IN15
DISP_DATA[2] => Equal2.IN61
DISP_DATA[2] => Equal3.IN61
DISP_DATA[2] => Equal4.IN61
DISP_DATA[2] => Equal5.IN15
DISP_DATA[2] => Equal6.IN19
DISP_DATA[2] => Equal7.IN61
DISP_DATA[2] => Equal8.IN61
DISP_DATA[2] => Equal9.IN61
DISP_DATA[2] => Equal10.IN61
DISP_DATA[2] => Equal11.IN61
DISP_DATA[2] => Equal12.IN62
DISP_DATA[2] => Equal13.IN61
DISP_DATA[3] => LessThan0.IN13
DISP_DATA[3] => Mux12.IN15
DISP_DATA[3] => Equal2.IN60
DISP_DATA[3] => Equal3.IN60
DISP_DATA[3] => Equal4.IN60
DISP_DATA[3] => Equal5.IN14
DISP_DATA[3] => Equal6.IN18
DISP_DATA[3] => Equal7.IN60
DISP_DATA[3] => Equal8.IN60
DISP_DATA[3] => Equal9.IN60
DISP_DATA[3] => Equal10.IN60
DISP_DATA[3] => Equal11.IN60
DISP_DATA[3] => Equal12.IN61
DISP_DATA[3] => Equal13.IN60
DISP_DATA[4] => LessThan0.IN12
DISP_DATA[4] => Mux11.IN15
DISP_DATA[4] => Equal2.IN59
DISP_DATA[4] => Equal3.IN59
DISP_DATA[4] => Equal4.IN59
DISP_DATA[4] => Equal5.IN13
DISP_DATA[4] => Equal6.IN17
DISP_DATA[4] => Equal7.IN59
DISP_DATA[4] => Equal8.IN59
DISP_DATA[4] => Equal9.IN59
DISP_DATA[4] => Equal10.IN59
DISP_DATA[4] => Equal11.IN59
DISP_DATA[4] => Equal12.IN60
DISP_DATA[4] => Equal13.IN59
DISP_DATA[5] => LessThan0.IN11
DISP_DATA[5] => Mux10.IN15
DISP_DATA[5] => Equal2.IN58
DISP_DATA[5] => Equal3.IN58
DISP_DATA[5] => Equal4.IN58
DISP_DATA[5] => Equal5.IN12
DISP_DATA[5] => Equal6.IN16
DISP_DATA[5] => Equal7.IN58
DISP_DATA[5] => Equal8.IN58
DISP_DATA[5] => Equal9.IN58
DISP_DATA[5] => Equal10.IN58
DISP_DATA[5] => Equal11.IN58
DISP_DATA[5] => Equal12.IN59
DISP_DATA[5] => Equal13.IN58
DISP_DATA[6] => LessThan0.IN10
DISP_DATA[6] => Mux9.IN15
DISP_DATA[6] => Equal2.IN57
DISP_DATA[6] => Equal3.IN57
DISP_DATA[6] => Equal4.IN57
DISP_DATA[6] => Equal5.IN11
DISP_DATA[6] => Equal6.IN15
DISP_DATA[6] => Equal7.IN57
DISP_DATA[6] => Equal8.IN57
DISP_DATA[6] => Equal9.IN57
DISP_DATA[6] => Equal10.IN57
DISP_DATA[6] => Equal11.IN57
DISP_DATA[6] => Equal12.IN58
DISP_DATA[6] => Equal13.IN57
DISP_DATA[7] => LessThan0.IN9
DISP_DATA[7] => Mux8.IN15
DISP_DATA[7] => Equal2.IN56
DISP_DATA[7] => Equal3.IN56
DISP_DATA[7] => Equal4.IN56
DISP_DATA[7] => Equal5.IN62
DISP_DATA[7] => Equal6.IN14
DISP_DATA[7] => Equal7.IN56
DISP_DATA[7] => Equal8.IN56
DISP_DATA[7] => Equal9.IN56
DISP_DATA[7] => Equal10.IN56
DISP_DATA[7] => Equal11.IN56
DISP_DATA[7] => Equal12.IN14
DISP_DATA[7] => Equal13.IN56
DISP_DATA[8] => LessThan1.IN16
DISP_DATA[8] => Mux15.IN14
DISP_DATA[8] => Equal2.IN55
DISP_DATA[8] => Equal3.IN55
DISP_DATA[8] => Equal4.IN55
DISP_DATA[8] => Equal5.IN61
DISP_DATA[8] => Equal6.IN63
DISP_DATA[8] => Equal7.IN55
DISP_DATA[8] => Equal8.IN55
DISP_DATA[8] => Equal9.IN55
DISP_DATA[8] => Equal10.IN55
DISP_DATA[8] => Equal11.IN55
DISP_DATA[8] => Equal12.IN57
DISP_DATA[8] => Equal13.IN55
DISP_DATA[9] => LessThan1.IN15
DISP_DATA[9] => Mux14.IN14
DISP_DATA[9] => Equal2.IN54
DISP_DATA[9] => Equal3.IN54
DISP_DATA[9] => Equal4.IN54
DISP_DATA[9] => Equal5.IN60
DISP_DATA[9] => Equal6.IN62
DISP_DATA[9] => Equal7.IN54
DISP_DATA[9] => Equal8.IN54
DISP_DATA[9] => Equal9.IN54
DISP_DATA[9] => Equal10.IN54
DISP_DATA[9] => Equal11.IN54
DISP_DATA[9] => Equal12.IN13
DISP_DATA[9] => Equal13.IN54
DISP_DATA[10] => LessThan1.IN14
DISP_DATA[10] => Mux13.IN14
DISP_DATA[10] => Equal2.IN53
DISP_DATA[10] => Equal3.IN53
DISP_DATA[10] => Equal4.IN13
DISP_DATA[10] => Equal5.IN59
DISP_DATA[10] => Equal6.IN61
DISP_DATA[10] => Equal7.IN53
DISP_DATA[10] => Equal8.IN53
DISP_DATA[10] => Equal9.IN53
DISP_DATA[10] => Equal10.IN53
DISP_DATA[10] => Equal11.IN53
DISP_DATA[10] => Equal12.IN56
DISP_DATA[10] => Equal13.IN53
DISP_DATA[11] => LessThan1.IN13
DISP_DATA[11] => Mux12.IN14
DISP_DATA[11] => Equal2.IN52
DISP_DATA[11] => Equal3.IN52
DISP_DATA[11] => Equal4.IN12
DISP_DATA[11] => Equal5.IN58
DISP_DATA[11] => Equal6.IN60
DISP_DATA[11] => Equal7.IN52
DISP_DATA[11] => Equal8.IN52
DISP_DATA[11] => Equal9.IN52
DISP_DATA[11] => Equal10.IN23
DISP_DATA[11] => Equal11.IN17
DISP_DATA[11] => Equal12.IN55
DISP_DATA[11] => Equal13.IN52
DISP_DATA[12] => LessThan1.IN12
DISP_DATA[12] => Mux11.IN14
DISP_DATA[12] => Equal2.IN51
DISP_DATA[12] => Equal3.IN51
DISP_DATA[12] => Equal4.IN11
DISP_DATA[12] => Equal5.IN57
DISP_DATA[12] => Equal6.IN59
DISP_DATA[12] => Equal7.IN51
DISP_DATA[12] => Equal8.IN51
DISP_DATA[12] => Equal9.IN51
DISP_DATA[12] => Equal10.IN22
DISP_DATA[12] => Equal11.IN16
DISP_DATA[12] => Equal12.IN54
DISP_DATA[12] => Equal13.IN51
DISP_DATA[13] => LessThan1.IN11
DISP_DATA[13] => Mux10.IN14
DISP_DATA[13] => Equal2.IN50
DISP_DATA[13] => Equal3.IN50
DISP_DATA[13] => Equal4.IN10
DISP_DATA[13] => Equal5.IN56
DISP_DATA[13] => Equal6.IN58
DISP_DATA[13] => Equal7.IN50
DISP_DATA[13] => Equal8.IN50
DISP_DATA[13] => Equal9.IN50
DISP_DATA[13] => Equal10.IN52
DISP_DATA[13] => Equal11.IN52
DISP_DATA[13] => Equal12.IN53
DISP_DATA[13] => Equal13.IN50
DISP_DATA[14] => LessThan1.IN10
DISP_DATA[14] => Mux9.IN14
DISP_DATA[14] => Equal2.IN49
DISP_DATA[14] => Equal3.IN49
DISP_DATA[14] => Equal4.IN9
DISP_DATA[14] => Equal5.IN10
DISP_DATA[14] => Equal6.IN57
DISP_DATA[14] => Equal7.IN49
DISP_DATA[14] => Equal8.IN49
DISP_DATA[14] => Equal9.IN49
DISP_DATA[14] => Equal10.IN51
DISP_DATA[14] => Equal11.IN51
DISP_DATA[14] => Equal12.IN12
DISP_DATA[14] => Equal13.IN49
DISP_DATA[15] => LessThan1.IN9
DISP_DATA[15] => Mux8.IN14
DISP_DATA[15] => Equal2.IN48
DISP_DATA[15] => Equal3.IN48
DISP_DATA[15] => Equal4.IN53
DISP_DATA[15] => Equal5.IN55
DISP_DATA[15] => Equal6.IN13
DISP_DATA[15] => Equal7.IN48
DISP_DATA[15] => Equal8.IN48
DISP_DATA[15] => Equal9.IN48
DISP_DATA[15] => Equal10.IN50
DISP_DATA[15] => Equal11.IN50
DISP_DATA[15] => Equal12.IN52
DISP_DATA[15] => Equal13.IN48
DISP_DATA[16] => LessThan2.IN16
DISP_DATA[16] => Mux15.IN13
DISP_DATA[16] => Equal2.IN47
DISP_DATA[16] => Equal3.IN47
DISP_DATA[16] => Equal4.IN52
DISP_DATA[16] => Equal5.IN54
DISP_DATA[16] => Equal6.IN56
DISP_DATA[16] => Equal7.IN47
DISP_DATA[16] => Equal8.IN47
DISP_DATA[16] => Equal9.IN47
DISP_DATA[16] => Equal10.IN49
DISP_DATA[16] => Equal11.IN49
DISP_DATA[16] => Equal12.IN51
DISP_DATA[16] => Equal13.IN47
DISP_DATA[17] => LessThan2.IN15
DISP_DATA[17] => Mux14.IN13
DISP_DATA[17] => Equal2.IN46
DISP_DATA[17] => Equal3.IN46
DISP_DATA[17] => Equal4.IN51
DISP_DATA[17] => Equal5.IN53
DISP_DATA[17] => Equal6.IN55
DISP_DATA[17] => Equal7.IN46
DISP_DATA[17] => Equal8.IN46
DISP_DATA[17] => Equal9.IN46
DISP_DATA[17] => Equal10.IN48
DISP_DATA[17] => Equal11.IN48
DISP_DATA[17] => Equal12.IN50
DISP_DATA[17] => Equal13.IN46
DISP_DATA[18] => LessThan2.IN14
DISP_DATA[18] => Mux13.IN13
DISP_DATA[18] => Equal2.IN9
DISP_DATA[18] => Equal3.IN12
DISP_DATA[18] => Equal4.IN50
DISP_DATA[18] => Equal5.IN52
DISP_DATA[18] => Equal6.IN54
DISP_DATA[18] => Equal7.IN45
DISP_DATA[18] => Equal8.IN45
DISP_DATA[18] => Equal9.IN45
DISP_DATA[18] => Equal10.IN21
DISP_DATA[18] => Equal11.IN15
DISP_DATA[18] => Equal12.IN11
DISP_DATA[18] => Equal13.IN11
DISP_DATA[19] => LessThan2.IN13
DISP_DATA[19] => Mux12.IN13
DISP_DATA[19] => Equal2.IN8
DISP_DATA[19] => Equal3.IN11
DISP_DATA[19] => Equal4.IN49
DISP_DATA[19] => Equal5.IN51
DISP_DATA[19] => Equal6.IN53
DISP_DATA[19] => Equal7.IN7
DISP_DATA[19] => Equal8.IN44
DISP_DATA[19] => Equal9.IN44
DISP_DATA[19] => Equal10.IN20
DISP_DATA[19] => Equal11.IN47
DISP_DATA[19] => Equal12.IN49
DISP_DATA[19] => Equal13.IN10
DISP_DATA[20] => LessThan2.IN12
DISP_DATA[20] => Mux11.IN13
DISP_DATA[20] => Equal2.IN7
DISP_DATA[20] => Equal3.IN10
DISP_DATA[20] => Equal4.IN48
DISP_DATA[20] => Equal5.IN50
DISP_DATA[20] => Equal6.IN52
DISP_DATA[20] => Equal7.IN6
DISP_DATA[20] => Equal8.IN43
DISP_DATA[20] => Equal9.IN43
DISP_DATA[20] => Equal10.IN19
DISP_DATA[20] => Equal11.IN46
DISP_DATA[20] => Equal12.IN48
DISP_DATA[20] => Equal13.IN9
DISP_DATA[21] => LessThan2.IN11
DISP_DATA[21] => Mux10.IN13
DISP_DATA[21] => Equal2.IN6
DISP_DATA[21] => Equal3.IN9
DISP_DATA[21] => Equal4.IN47
DISP_DATA[21] => Equal5.IN49
DISP_DATA[21] => Equal6.IN51
DISP_DATA[21] => Equal7.IN5
DISP_DATA[21] => Equal8.IN42
DISP_DATA[21] => Equal9.IN42
DISP_DATA[21] => Equal10.IN18
DISP_DATA[21] => Equal11.IN14
DISP_DATA[21] => Equal12.IN10
DISP_DATA[21] => Equal13.IN8
DISP_DATA[22] => LessThan2.IN10
DISP_DATA[22] => Mux9.IN13
DISP_DATA[22] => Equal2.IN45
DISP_DATA[22] => Equal3.IN8
DISP_DATA[22] => Equal4.IN8
DISP_DATA[22] => Equal5.IN9
DISP_DATA[22] => Equal6.IN50
DISP_DATA[22] => Equal7.IN44
DISP_DATA[22] => Equal8.IN41
DISP_DATA[22] => Equal9.IN41
DISP_DATA[22] => Equal10.IN47
DISP_DATA[22] => Equal11.IN45
DISP_DATA[22] => Equal12.IN47
DISP_DATA[22] => Equal13.IN45
DISP_DATA[23] => LessThan2.IN9
DISP_DATA[23] => Mux8.IN13
DISP_DATA[23] => Equal2.IN44
DISP_DATA[23] => Equal3.IN45
DISP_DATA[23] => Equal4.IN46
DISP_DATA[23] => Equal5.IN48
DISP_DATA[23] => Equal6.IN12
DISP_DATA[23] => Equal7.IN43
DISP_DATA[23] => Equal8.IN40
DISP_DATA[23] => Equal9.IN40
DISP_DATA[23] => Equal10.IN46
DISP_DATA[23] => Equal11.IN44
DISP_DATA[23] => Equal12.IN46
DISP_DATA[23] => Equal13.IN44
DISP_DATA[24] => LessThan3.IN16
DISP_DATA[24] => Mux15.IN12
DISP_DATA[24] => Equal2.IN43
DISP_DATA[24] => Equal3.IN44
DISP_DATA[24] => Equal4.IN45
DISP_DATA[24] => Equal5.IN47
DISP_DATA[24] => Equal6.IN49
DISP_DATA[24] => Equal7.IN42
DISP_DATA[24] => Equal8.IN39
DISP_DATA[24] => Equal9.IN39
DISP_DATA[24] => Equal10.IN45
DISP_DATA[24] => Equal11.IN13
DISP_DATA[24] => Equal12.IN45
DISP_DATA[24] => Equal13.IN43
DISP_DATA[25] => LessThan3.IN15
DISP_DATA[25] => Mux14.IN12
DISP_DATA[25] => Equal2.IN42
DISP_DATA[25] => Equal3.IN43
DISP_DATA[25] => Equal4.IN44
DISP_DATA[25] => Equal5.IN46
DISP_DATA[25] => Equal6.IN48
DISP_DATA[25] => Equal7.IN41
DISP_DATA[25] => Equal8.IN38
DISP_DATA[25] => Equal9.IN38
DISP_DATA[25] => Equal10.IN17
DISP_DATA[25] => Equal11.IN12
DISP_DATA[25] => Equal12.IN44
DISP_DATA[25] => Equal13.IN7
DISP_DATA[26] => LessThan3.IN14
DISP_DATA[26] => Mux13.IN12
DISP_DATA[26] => Equal2.IN41
DISP_DATA[26] => Equal3.IN42
DISP_DATA[26] => Equal4.IN43
DISP_DATA[26] => Equal5.IN45
DISP_DATA[26] => Equal6.IN47
DISP_DATA[26] => Equal7.IN40
DISP_DATA[26] => Equal8.IN37
DISP_DATA[26] => Equal9.IN37
DISP_DATA[26] => Equal10.IN16
DISP_DATA[26] => Equal11.IN43
DISP_DATA[26] => Equal12.IN43
DISP_DATA[26] => Equal13.IN42
DISP_DATA[27] => LessThan3.IN13
DISP_DATA[27] => Mux12.IN12
DISP_DATA[27] => Equal2.IN40
DISP_DATA[27] => Equal3.IN41
DISP_DATA[27] => Equal4.IN42
DISP_DATA[27] => Equal5.IN44
DISP_DATA[27] => Equal6.IN46
DISP_DATA[27] => Equal7.IN39
DISP_DATA[27] => Equal8.IN6
DISP_DATA[27] => Equal9.IN4
DISP_DATA[27] => Equal10.IN15
DISP_DATA[27] => Equal11.IN11
DISP_DATA[27] => Equal12.IN9
DISP_DATA[27] => Equal13.IN41
DISP_DATA[28] => LessThan3.IN12
DISP_DATA[28] => Mux11.IN12
DISP_DATA[28] => Equal2.IN39
DISP_DATA[28] => Equal3.IN40
DISP_DATA[28] => Equal4.IN41
DISP_DATA[28] => Equal5.IN43
DISP_DATA[28] => Equal6.IN45
DISP_DATA[28] => Equal7.IN38
DISP_DATA[28] => Equal8.IN5
DISP_DATA[28] => Equal9.IN3
DISP_DATA[28] => Equal10.IN14
DISP_DATA[28] => Equal11.IN10
DISP_DATA[28] => Equal12.IN8
DISP_DATA[28] => Equal13.IN40
DISP_DATA[29] => LessThan3.IN11
DISP_DATA[29] => Mux10.IN12
DISP_DATA[29] => Equal2.IN5
DISP_DATA[29] => Equal3.IN39
DISP_DATA[29] => Equal4.IN40
DISP_DATA[29] => Equal5.IN42
DISP_DATA[29] => Equal6.IN44
DISP_DATA[29] => Equal7.IN4
DISP_DATA[29] => Equal8.IN4
DISP_DATA[29] => Equal9.IN36
DISP_DATA[29] => Equal10.IN13
DISP_DATA[29] => Equal11.IN42
DISP_DATA[29] => Equal12.IN42
DISP_DATA[29] => Equal13.IN39
DISP_DATA[30] => LessThan3.IN10
DISP_DATA[30] => Mux9.IN12
DISP_DATA[30] => Equal2.IN38
DISP_DATA[30] => Equal3.IN7
DISP_DATA[30] => Equal4.IN7
DISP_DATA[30] => Equal5.IN8
DISP_DATA[30] => Equal6.IN43
DISP_DATA[30] => Equal7.IN37
DISP_DATA[30] => Equal8.IN36
DISP_DATA[30] => Equal9.IN35
DISP_DATA[30] => Equal10.IN12
DISP_DATA[30] => Equal11.IN9
DISP_DATA[30] => Equal12.IN41
DISP_DATA[30] => Equal13.IN38
DISP_DATA[31] => LessThan3.IN9
DISP_DATA[31] => Mux8.IN12
DISP_DATA[31] => Equal2.IN37
DISP_DATA[31] => Equal3.IN38
DISP_DATA[31] => Equal4.IN39
DISP_DATA[31] => Equal5.IN41
DISP_DATA[31] => Equal6.IN11
DISP_DATA[31] => Equal7.IN36
DISP_DATA[31] => Equal8.IN35
DISP_DATA[31] => Equal9.IN34
DISP_DATA[31] => Equal10.IN44
DISP_DATA[31] => Equal11.IN41
DISP_DATA[31] => Equal12.IN40
DISP_DATA[31] => Equal13.IN6
DISP_DATA[32] => LessThan4.IN16
DISP_DATA[32] => Mux15.IN11
DISP_DATA[32] => Equal2.IN36
DISP_DATA[32] => Equal3.IN37
DISP_DATA[32] => Equal4.IN38
DISP_DATA[32] => Equal5.IN40
DISP_DATA[32] => Equal6.IN42
DISP_DATA[32] => Equal7.IN35
DISP_DATA[32] => Equal8.IN34
DISP_DATA[32] => Equal9.IN33
DISP_DATA[32] => Equal10.IN43
DISP_DATA[32] => Equal11.IN8
DISP_DATA[32] => Equal12.IN39
DISP_DATA[32] => Equal13.IN37
DISP_DATA[33] => LessThan4.IN15
DISP_DATA[33] => Mux14.IN11
DISP_DATA[33] => Equal2.IN35
DISP_DATA[33] => Equal3.IN36
DISP_DATA[33] => Equal4.IN37
DISP_DATA[33] => Equal5.IN39
DISP_DATA[33] => Equal6.IN41
DISP_DATA[33] => Equal7.IN34
DISP_DATA[33] => Equal8.IN33
DISP_DATA[33] => Equal9.IN32
DISP_DATA[33] => Equal10.IN11
DISP_DATA[33] => Equal11.IN7
DISP_DATA[33] => Equal12.IN38
DISP_DATA[33] => Equal13.IN36
DISP_DATA[34] => LessThan4.IN14
DISP_DATA[34] => Mux13.IN11
DISP_DATA[34] => Equal2.IN34
DISP_DATA[34] => Equal3.IN35
DISP_DATA[34] => Equal4.IN36
DISP_DATA[34] => Equal5.IN38
DISP_DATA[34] => Equal6.IN40
DISP_DATA[34] => Equal7.IN33
DISP_DATA[34] => Equal8.IN32
DISP_DATA[34] => Equal9.IN31
DISP_DATA[34] => Equal10.IN10
DISP_DATA[34] => Equal11.IN40
DISP_DATA[34] => Equal12.IN37
DISP_DATA[34] => Equal13.IN35
DISP_DATA[35] => LessThan4.IN13
DISP_DATA[35] => Mux12.IN11
DISP_DATA[35] => Equal2.IN33
DISP_DATA[35] => Equal3.IN34
DISP_DATA[35] => Equal4.IN35
DISP_DATA[35] => Equal5.IN37
DISP_DATA[35] => Equal6.IN39
DISP_DATA[35] => Equal7.IN32
DISP_DATA[35] => Equal8.IN31
DISP_DATA[35] => Equal9.IN30
DISP_DATA[35] => Equal10.IN9
DISP_DATA[35] => Equal11.IN6
DISP_DATA[35] => Equal12.IN7
DISP_DATA[35] => Equal13.IN34
DISP_DATA[36] => LessThan4.IN12
DISP_DATA[36] => Mux11.IN11
DISP_DATA[36] => Equal2.IN32
DISP_DATA[36] => Equal3.IN33
DISP_DATA[36] => Equal4.IN34
DISP_DATA[36] => Equal5.IN36
DISP_DATA[36] => Equal6.IN38
DISP_DATA[36] => Equal7.IN31
DISP_DATA[36] => Equal8.IN30
DISP_DATA[36] => Equal9.IN2
DISP_DATA[36] => Equal10.IN8
DISP_DATA[36] => Equal11.IN5
DISP_DATA[36] => Equal12.IN6
DISP_DATA[36] => Equal13.IN33
DISP_DATA[37] => LessThan4.IN11
DISP_DATA[37] => Mux10.IN11
DISP_DATA[37] => Equal2.IN4
DISP_DATA[37] => Equal3.IN32
DISP_DATA[37] => Equal4.IN33
DISP_DATA[37] => Equal5.IN35
DISP_DATA[37] => Equal6.IN37
DISP_DATA[37] => Equal7.IN3
DISP_DATA[37] => Equal8.IN3
DISP_DATA[37] => Equal9.IN29
DISP_DATA[37] => Equal10.IN7
DISP_DATA[37] => Equal11.IN39
DISP_DATA[37] => Equal12.IN36
DISP_DATA[37] => Equal13.IN32
DISP_DATA[38] => LessThan4.IN10
DISP_DATA[38] => Mux9.IN11
DISP_DATA[38] => Equal2.IN31
DISP_DATA[38] => Equal3.IN6
DISP_DATA[38] => Equal4.IN6
DISP_DATA[38] => Equal5.IN7
DISP_DATA[38] => Equal6.IN36
DISP_DATA[38] => Equal7.IN30
DISP_DATA[38] => Equal8.IN29
DISP_DATA[38] => Equal9.IN28
DISP_DATA[38] => Equal10.IN6
DISP_DATA[38] => Equal11.IN4
DISP_DATA[38] => Equal12.IN35
DISP_DATA[38] => Equal13.IN31
DISP_DATA[39] => LessThan4.IN9
DISP_DATA[39] => Mux8.IN11
DISP_DATA[39] => Equal2.IN30
DISP_DATA[39] => Equal3.IN31
DISP_DATA[39] => Equal4.IN32
DISP_DATA[39] => Equal5.IN34
DISP_DATA[39] => Equal6.IN10
DISP_DATA[39] => Equal7.IN29
DISP_DATA[39] => Equal8.IN28
DISP_DATA[39] => Equal9.IN27
DISP_DATA[39] => Equal10.IN42
DISP_DATA[39] => Equal11.IN38
DISP_DATA[39] => Equal12.IN34
DISP_DATA[39] => Equal13.IN30
DISP_DATA[40] => LessThan5.IN16
DISP_DATA[40] => Mux15.IN10
DISP_DATA[40] => Equal2.IN29
DISP_DATA[40] => Equal3.IN30
DISP_DATA[40] => Equal4.IN31
DISP_DATA[40] => Equal5.IN33
DISP_DATA[40] => Equal6.IN35
DISP_DATA[40] => Equal7.IN28
DISP_DATA[40] => Equal8.IN27
DISP_DATA[40] => Equal9.IN26
DISP_DATA[40] => Equal10.IN41
DISP_DATA[40] => Equal11.IN37
DISP_DATA[40] => Equal12.IN33
DISP_DATA[40] => Equal13.IN29
DISP_DATA[41] => LessThan5.IN15
DISP_DATA[41] => Mux14.IN10
DISP_DATA[41] => Equal2.IN28
DISP_DATA[41] => Equal3.IN29
DISP_DATA[41] => Equal4.IN30
DISP_DATA[41] => Equal5.IN32
DISP_DATA[41] => Equal6.IN34
DISP_DATA[41] => Equal7.IN27
DISP_DATA[41] => Equal8.IN26
DISP_DATA[41] => Equal9.IN25
DISP_DATA[41] => Equal10.IN40
DISP_DATA[41] => Equal11.IN36
DISP_DATA[41] => Equal12.IN32
DISP_DATA[41] => Equal13.IN5
DISP_DATA[42] => LessThan5.IN14
DISP_DATA[42] => Mux13.IN10
DISP_DATA[42] => Equal2.IN3
DISP_DATA[42] => Equal3.IN28
DISP_DATA[42] => Equal4.IN29
DISP_DATA[42] => Equal5.IN31
DISP_DATA[42] => Equal6.IN33
DISP_DATA[42] => Equal7.IN26
DISP_DATA[42] => Equal8.IN25
DISP_DATA[42] => Equal9.IN24
DISP_DATA[42] => Equal10.IN5
DISP_DATA[42] => Equal11.IN3
DISP_DATA[42] => Equal12.IN5
DISP_DATA[42] => Equal13.IN28
DISP_DATA[43] => LessThan5.IN13
DISP_DATA[43] => Mux12.IN10
DISP_DATA[43] => Equal2.IN2
DISP_DATA[43] => Equal3.IN27
DISP_DATA[43] => Equal4.IN28
DISP_DATA[43] => Equal5.IN30
DISP_DATA[43] => Equal6.IN32
DISP_DATA[43] => Equal7.IN2
DISP_DATA[43] => Equal8.IN2
DISP_DATA[43] => Equal9.IN1
DISP_DATA[43] => Equal10.IN4
DISP_DATA[43] => Equal11.IN35
DISP_DATA[43] => Equal12.IN31
DISP_DATA[43] => Equal13.IN4
DISP_DATA[44] => LessThan5.IN12
DISP_DATA[44] => Mux11.IN10
DISP_DATA[44] => Equal2.IN1
DISP_DATA[44] => Equal3.IN26
DISP_DATA[44] => Equal4.IN27
DISP_DATA[44] => Equal5.IN29
DISP_DATA[44] => Equal6.IN31
DISP_DATA[44] => Equal7.IN1
DISP_DATA[44] => Equal8.IN1
DISP_DATA[44] => Equal9.IN0
DISP_DATA[44] => Equal10.IN3
DISP_DATA[44] => Equal11.IN34
DISP_DATA[44] => Equal12.IN30
DISP_DATA[44] => Equal13.IN3
DISP_DATA[45] => LessThan5.IN11
DISP_DATA[45] => Mux10.IN10
DISP_DATA[45] => Equal2.IN0
DISP_DATA[45] => Equal3.IN25
DISP_DATA[45] => Equal4.IN26
DISP_DATA[45] => Equal5.IN28
DISP_DATA[45] => Equal6.IN30
DISP_DATA[45] => Equal7.IN0
DISP_DATA[45] => Equal8.IN0
DISP_DATA[45] => Equal9.IN23
DISP_DATA[45] => Equal10.IN2
DISP_DATA[45] => Equal11.IN2
DISP_DATA[45] => Equal12.IN4
DISP_DATA[45] => Equal13.IN27
DISP_DATA[46] => LessThan5.IN10
DISP_DATA[46] => Mux9.IN10
DISP_DATA[46] => Equal2.IN27
DISP_DATA[46] => Equal3.IN5
DISP_DATA[46] => Equal4.IN5
DISP_DATA[46] => Equal5.IN6
DISP_DATA[46] => Equal6.IN29
DISP_DATA[46] => Equal7.IN25
DISP_DATA[46] => Equal8.IN24
DISP_DATA[46] => Equal9.IN22
DISP_DATA[46] => Equal10.IN39
DISP_DATA[46] => Equal11.IN33
DISP_DATA[46] => Equal12.IN29
DISP_DATA[46] => Equal13.IN2
DISP_DATA[47] => LessThan5.IN9
DISP_DATA[47] => Mux8.IN10
DISP_DATA[47] => Equal2.IN26
DISP_DATA[47] => Equal3.IN24
DISP_DATA[47] => Equal4.IN25
DISP_DATA[47] => Equal5.IN27
DISP_DATA[47] => Equal6.IN9
DISP_DATA[47] => Equal7.IN24
DISP_DATA[47] => Equal8.IN23
DISP_DATA[47] => Equal9.IN21
DISP_DATA[47] => Equal10.IN38
DISP_DATA[47] => Equal11.IN32
DISP_DATA[47] => Equal12.IN28
DISP_DATA[47] => Equal13.IN26
DISP_DATA[48] => LessThan6.IN16
DISP_DATA[48] => Mux15.IN9
DISP_DATA[48] => Equal2.IN25
DISP_DATA[48] => Equal3.IN23
DISP_DATA[48] => Equal4.IN24
DISP_DATA[48] => Equal5.IN26
DISP_DATA[48] => Equal6.IN28
DISP_DATA[48] => Equal7.IN23
DISP_DATA[48] => Equal8.IN22
DISP_DATA[48] => Equal9.IN20
DISP_DATA[48] => Equal10.IN37
DISP_DATA[48] => Equal11.IN31
DISP_DATA[48] => Equal12.IN27
DISP_DATA[48] => Equal13.IN25
DISP_DATA[49] => LessThan6.IN15
DISP_DATA[49] => Mux14.IN9
DISP_DATA[49] => Equal2.IN24
DISP_DATA[49] => Equal3.IN22
DISP_DATA[49] => Equal4.IN23
DISP_DATA[49] => Equal5.IN5
DISP_DATA[49] => Equal6.IN27
DISP_DATA[49] => Equal7.IN22
DISP_DATA[49] => Equal8.IN21
DISP_DATA[49] => Equal9.IN19
DISP_DATA[49] => Equal10.IN36
DISP_DATA[49] => Equal11.IN30
DISP_DATA[49] => Equal12.IN3
DISP_DATA[49] => Equal13.IN24
DISP_DATA[50] => LessThan6.IN14
DISP_DATA[50] => Mux13.IN9
DISP_DATA[50] => Equal2.IN23
DISP_DATA[50] => Equal3.IN4
DISP_DATA[50] => Equal4.IN4
DISP_DATA[50] => Equal5.IN4
DISP_DATA[50] => Equal6.IN26
DISP_DATA[50] => Equal7.IN21
DISP_DATA[50] => Equal8.IN20
DISP_DATA[50] => Equal9.IN18
DISP_DATA[50] => Equal10.IN35
DISP_DATA[50] => Equal11.IN29
DISP_DATA[50] => Equal12.IN26
DISP_DATA[50] => Equal13.IN23
DISP_DATA[51] => LessThan6.IN13
DISP_DATA[51] => Mux12.IN9
DISP_DATA[51] => Equal2.IN22
DISP_DATA[51] => Equal3.IN3
DISP_DATA[51] => Equal4.IN3
DISP_DATA[51] => Equal5.IN3
DISP_DATA[51] => Equal6.IN25
DISP_DATA[51] => Equal7.IN20
DISP_DATA[51] => Equal8.IN19
DISP_DATA[51] => Equal9.IN17
DISP_DATA[51] => Equal10.IN1
DISP_DATA[51] => Equal11.IN1
DISP_DATA[51] => Equal12.IN25
DISP_DATA[51] => Equal13.IN1
DISP_DATA[52] => LessThan6.IN12
DISP_DATA[52] => Mux11.IN9
DISP_DATA[52] => Equal2.IN21
DISP_DATA[52] => Equal3.IN2
DISP_DATA[52] => Equal4.IN2
DISP_DATA[52] => Equal5.IN2
DISP_DATA[52] => Equal6.IN24
DISP_DATA[52] => Equal7.IN19
DISP_DATA[52] => Equal8.IN18
DISP_DATA[52] => Equal9.IN16
DISP_DATA[52] => Equal10.IN0
DISP_DATA[52] => Equal11.IN0
DISP_DATA[52] => Equal12.IN24
DISP_DATA[52] => Equal13.IN22
DISP_DATA[53] => LessThan6.IN11
DISP_DATA[53] => Mux10.IN9
DISP_DATA[53] => Equal2.IN20
DISP_DATA[53] => Equal3.IN1
DISP_DATA[53] => Equal4.IN1
DISP_DATA[53] => Equal5.IN1
DISP_DATA[53] => Equal6.IN23
DISP_DATA[53] => Equal7.IN18
DISP_DATA[53] => Equal8.IN17
DISP_DATA[53] => Equal9.IN15
DISP_DATA[53] => Equal10.IN34
DISP_DATA[53] => Equal11.IN28
DISP_DATA[53] => Equal12.IN23
DISP_DATA[53] => Equal13.IN0
DISP_DATA[54] => LessThan6.IN10
DISP_DATA[54] => Mux9.IN9
DISP_DATA[54] => Equal2.IN19
DISP_DATA[54] => Equal3.IN0
DISP_DATA[54] => Equal4.IN0
DISP_DATA[54] => Equal5.IN0
DISP_DATA[54] => Equal6.IN22
DISP_DATA[54] => Equal7.IN17
DISP_DATA[54] => Equal8.IN16
DISP_DATA[54] => Equal9.IN14
DISP_DATA[54] => Equal10.IN33
DISP_DATA[54] => Equal11.IN27
DISP_DATA[54] => Equal12.IN2
DISP_DATA[54] => Equal13.IN21
DISP_DATA[55] => LessThan6.IN9
DISP_DATA[55] => Mux8.IN9
DISP_DATA[55] => Equal2.IN18
DISP_DATA[55] => Equal3.IN21
DISP_DATA[55] => Equal4.IN22
DISP_DATA[55] => Equal5.IN25
DISP_DATA[55] => Equal6.IN8
DISP_DATA[55] => Equal7.IN16
DISP_DATA[55] => Equal8.IN15
DISP_DATA[55] => Equal9.IN13
DISP_DATA[55] => Equal10.IN32
DISP_DATA[55] => Equal11.IN26
DISP_DATA[55] => Equal12.IN22
DISP_DATA[55] => Equal13.IN20
DISP_DATA[56] => LessThan7.IN16
DISP_DATA[56] => Mux15.IN8
DISP_DATA[56] => Equal2.IN17
DISP_DATA[56] => Equal3.IN20
DISP_DATA[56] => Equal4.IN21
DISP_DATA[56] => Equal5.IN24
DISP_DATA[56] => Equal6.IN7
DISP_DATA[56] => Equal7.IN15
DISP_DATA[56] => Equal8.IN14
DISP_DATA[56] => Equal9.IN12
DISP_DATA[56] => Equal10.IN31
DISP_DATA[56] => Equal11.IN25
DISP_DATA[56] => Equal12.IN1
DISP_DATA[56] => Equal13.IN19
DISP_DATA[57] => LessThan7.IN15
DISP_DATA[57] => Mux14.IN8
DISP_DATA[57] => Equal2.IN16
DISP_DATA[57] => Equal3.IN19
DISP_DATA[57] => Equal4.IN20
DISP_DATA[57] => Equal5.IN23
DISP_DATA[57] => Equal6.IN6
DISP_DATA[57] => Equal7.IN14
DISP_DATA[57] => Equal8.IN13
DISP_DATA[57] => Equal9.IN11
DISP_DATA[57] => Equal10.IN30
DISP_DATA[57] => Equal11.IN24
DISP_DATA[57] => Equal12.IN21
DISP_DATA[57] => Equal13.IN18
DISP_DATA[58] => LessThan7.IN14
DISP_DATA[58] => Mux13.IN8
DISP_DATA[58] => Equal2.IN15
DISP_DATA[58] => Equal3.IN18
DISP_DATA[58] => Equal4.IN19
DISP_DATA[58] => Equal5.IN22
DISP_DATA[58] => Equal6.IN5
DISP_DATA[58] => Equal7.IN13
DISP_DATA[58] => Equal8.IN12
DISP_DATA[58] => Equal9.IN10
DISP_DATA[58] => Equal10.IN29
DISP_DATA[58] => Equal11.IN23
DISP_DATA[58] => Equal12.IN20
DISP_DATA[58] => Equal13.IN17
DISP_DATA[59] => LessThan7.IN13
DISP_DATA[59] => Mux12.IN8
DISP_DATA[59] => Equal2.IN14
DISP_DATA[59] => Equal3.IN17
DISP_DATA[59] => Equal4.IN18
DISP_DATA[59] => Equal5.IN21
DISP_DATA[59] => Equal6.IN4
DISP_DATA[59] => Equal7.IN12
DISP_DATA[59] => Equal8.IN11
DISP_DATA[59] => Equal9.IN9
DISP_DATA[59] => Equal10.IN28
DISP_DATA[59] => Equal11.IN22
DISP_DATA[59] => Equal12.IN19
DISP_DATA[59] => Equal13.IN16
DISP_DATA[60] => LessThan7.IN12
DISP_DATA[60] => Mux11.IN8
DISP_DATA[60] => Equal2.IN13
DISP_DATA[60] => Equal3.IN16
DISP_DATA[60] => Equal4.IN17
DISP_DATA[60] => Equal5.IN20
DISP_DATA[60] => Equal6.IN3
DISP_DATA[60] => Equal7.IN11
DISP_DATA[60] => Equal8.IN10
DISP_DATA[60] => Equal9.IN8
DISP_DATA[60] => Equal10.IN27
DISP_DATA[60] => Equal11.IN21
DISP_DATA[60] => Equal12.IN18
DISP_DATA[60] => Equal13.IN15
DISP_DATA[61] => LessThan7.IN11
DISP_DATA[61] => Mux10.IN8
DISP_DATA[61] => Equal2.IN12
DISP_DATA[61] => Equal3.IN15
DISP_DATA[61] => Equal4.IN16
DISP_DATA[61] => Equal5.IN19
DISP_DATA[61] => Equal6.IN2
DISP_DATA[61] => Equal7.IN10
DISP_DATA[61] => Equal8.IN9
DISP_DATA[61] => Equal9.IN7
DISP_DATA[61] => Equal10.IN26
DISP_DATA[61] => Equal11.IN20
DISP_DATA[61] => Equal12.IN17
DISP_DATA[61] => Equal13.IN14
DISP_DATA[62] => LessThan7.IN10
DISP_DATA[62] => Mux9.IN8
DISP_DATA[62] => Equal2.IN11
DISP_DATA[62] => Equal3.IN14
DISP_DATA[62] => Equal4.IN15
DISP_DATA[62] => Equal5.IN18
DISP_DATA[62] => Equal6.IN1
DISP_DATA[62] => Equal7.IN9
DISP_DATA[62] => Equal8.IN8
DISP_DATA[62] => Equal9.IN6
DISP_DATA[62] => Equal10.IN25
DISP_DATA[62] => Equal11.IN19
DISP_DATA[62] => Equal12.IN16
DISP_DATA[62] => Equal13.IN13
DISP_DATA[63] => LessThan7.IN9
DISP_DATA[63] => Mux8.IN8
DISP_DATA[63] => Equal2.IN10
DISP_DATA[63] => Equal3.IN13
DISP_DATA[63] => Equal4.IN14
DISP_DATA[63] => Equal5.IN17
DISP_DATA[63] => Equal6.IN0
DISP_DATA[63] => Equal7.IN8
DISP_DATA[63] => Equal8.IN7
DISP_DATA[63] => Equal9.IN5
DISP_DATA[63] => Equal10.IN24
DISP_DATA[63] => Equal11.IN18
DISP_DATA[63] => Equal12.IN0
DISP_DATA[63] => Equal13.IN12


|display|display_state:display_state_inst|random_num:random_num_inst
clk => ran_num[0]~reg0.CLK
clk => ran_num[1]~reg0.CLK
clk => ran_num[2]~reg0.CLK
clk => ran_num_reg[0].CLK
clk => ran_num_reg[1].CLK
clk => ran_num_reg[2].CLK
rst => ran_num[0]~reg0.ACLR
rst => ran_num[1]~reg0.ACLR
rst => ran_num[2]~reg0.ACLR
rst => ran_num_reg[0].PRESET
rst => ran_num_reg[1].ACLR
rst => ran_num_reg[2].ACLR
en_RESTARTdown => ran_num.OUTPUTSELECT
en_RESTARTdown => ran_num.OUTPUTSELECT
en_RESTARTdown => ran_num.OUTPUTSELECT
en_direction => ran_num.OUTPUTSELECT
en_direction => ran_num.OUTPUTSELECT
en_direction => ran_num.OUTPUTSELECT
ran_num[0] <= ran_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran_num[1] <= ran_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran_num[2] <= ran_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|display|display_state:display_state_inst|display_divider:divider_inst
clk => clk_p.CLK
clk => cnt_p[0].CLK
clk => cnt_p[1].CLK
clk => cnt_p[2].CLK
clk => cnt_p[3].CLK
clk => cnt_p[4].CLK
clk => cnt_p[5].CLK
clk => cnt_p[6].CLK
clk => cnt_p[7].CLK
clk => cnt_p[8].CLK
clk => cnt_p[9].CLK
clk => cnt_p[10].CLK
clk => cnt_p[11].CLK
clk => cnt_p[12].CLK
clk => cnt_p[13].CLK
clk => cnt_p[14].CLK
clk => cnt_p[15].CLK
clk => cnt_p[16].CLK
clk => cnt_p[17].CLK
clk => cnt_p[18].CLK
clk => cnt_p[19].CLK
clk => cnt_p[20].CLK
clk => cnt_p[21].CLK
clk => cnt_p[22].CLK
clk => cnt_p[23].CLK
clk => cnt_p[24].CLK
clk => cnt_p[25].CLK
clk => cnt_p[26].CLK
clk => cnt_p[27].CLK
clk => cnt_p[28].CLK
clk => cnt_p[29].CLK
clk => cnt_p[30].CLK
clk => cnt_p[31].CLK
rst_n => clk_p.ACLR
rst_n => cnt_p[0].ACLR
rst_n => cnt_p[1].ACLR
rst_n => cnt_p[2].ACLR
rst_n => cnt_p[3].ACLR
rst_n => cnt_p[4].ACLR
rst_n => cnt_p[5].ACLR
rst_n => cnt_p[6].ACLR
rst_n => cnt_p[7].ACLR
rst_n => cnt_p[8].ACLR
rst_n => cnt_p[9].ACLR
rst_n => cnt_p[10].ACLR
rst_n => cnt_p[11].ACLR
rst_n => cnt_p[12].ACLR
rst_n => cnt_p[13].ACLR
rst_n => cnt_p[14].ACLR
rst_n => cnt_p[15].ACLR
rst_n => cnt_p[16].ACLR
rst_n => cnt_p[17].ACLR
rst_n => cnt_p[18].ACLR
rst_n => cnt_p[19].ACLR
rst_n => cnt_p[20].ACLR
rst_n => cnt_p[21].ACLR
rst_n => cnt_p[22].ACLR
rst_n => cnt_p[23].ACLR
rst_n => cnt_p[24].ACLR
rst_n => cnt_p[25].ACLR
rst_n => cnt_p[26].ACLR
rst_n => cnt_p[27].ACLR
rst_n => cnt_p[28].ACLR
rst_n => cnt_p[29].ACLR
rst_n => cnt_p[30].ACLR
rst_n => cnt_p[31].ACLR
clkout <= clk_p.DB_MAX_OUTPUT_PORT_TYPE


|display|seg_led:seg_led_inst
clk => clk.IN1
rst_n => rst_n.IN1
bcd[0] => Mux3.IN7
bcd[0] => Equal2.IN3
bcd[1] => Mux2.IN7
bcd[1] => Equal2.IN2
bcd[2] => Mux1.IN7
bcd[2] => Equal2.IN1
bcd[3] => Mux0.IN7
bcd[3] => Equal2.IN0
bcd[4] => Mux3.IN6
bcd[4] => Equal0.IN3
bcd[5] => Mux2.IN6
bcd[5] => Equal0.IN2
bcd[6] => Mux1.IN6
bcd[6] => Equal0.IN1
bcd[7] => Mux0.IN6
bcd[7] => Equal0.IN0
X_signal => seg_led_r[6].DATAB
seg_sel[0] <= sel_r[0].DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= sel_r[1].DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= sel_r[2].DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= <VCC>
seg_sel[4] <= <VCC>
seg_sel[5] <= <VCC>
seg_sel[6] <= <VCC>
seg_sel[7] <= <VCC>
seg_led[0] <= seg_led_r[0].DB_MAX_OUTPUT_PORT_TYPE
seg_led[1] <= seg_led_r[1].DB_MAX_OUTPUT_PORT_TYPE
seg_led[2] <= seg_led_r[2].DB_MAX_OUTPUT_PORT_TYPE
seg_led[3] <= seg_led_r[3].DB_MAX_OUTPUT_PORT_TYPE
seg_led[4] <= seg_led_r[4].DB_MAX_OUTPUT_PORT_TYPE
seg_led[5] <= seg_led_r[5].DB_MAX_OUTPUT_PORT_TYPE
seg_led[6] <= seg_led_r[6].DB_MAX_OUTPUT_PORT_TYPE
seg_led[7] <= seg_led_r[7].DB_MAX_OUTPUT_PORT_TYPE


|display|seg_led:seg_led_inst|display_divider:divider_inst
clk => clk_p.CLK
clk => cnt_p[0].CLK
clk => cnt_p[1].CLK
clk => cnt_p[2].CLK
clk => cnt_p[3].CLK
clk => cnt_p[4].CLK
clk => cnt_p[5].CLK
clk => cnt_p[6].CLK
clk => cnt_p[7].CLK
clk => cnt_p[8].CLK
clk => cnt_p[9].CLK
clk => cnt_p[10].CLK
clk => cnt_p[11].CLK
clk => cnt_p[12].CLK
clk => cnt_p[13].CLK
clk => cnt_p[14].CLK
clk => cnt_p[15].CLK
clk => cnt_p[16].CLK
clk => cnt_p[17].CLK
clk => cnt_p[18].CLK
clk => cnt_p[19].CLK
clk => cnt_p[20].CLK
clk => cnt_p[21].CLK
clk => cnt_p[22].CLK
clk => cnt_p[23].CLK
clk => cnt_p[24].CLK
clk => cnt_p[25].CLK
clk => cnt_p[26].CLK
clk => cnt_p[27].CLK
clk => cnt_p[28].CLK
clk => cnt_p[29].CLK
clk => cnt_p[30].CLK
clk => cnt_p[31].CLK
rst_n => clk_p.ACLR
rst_n => cnt_p[0].ACLR
rst_n => cnt_p[1].ACLR
rst_n => cnt_p[2].ACLR
rst_n => cnt_p[3].ACLR
rst_n => cnt_p[4].ACLR
rst_n => cnt_p[5].ACLR
rst_n => cnt_p[6].ACLR
rst_n => cnt_p[7].ACLR
rst_n => cnt_p[8].ACLR
rst_n => cnt_p[9].ACLR
rst_n => cnt_p[10].ACLR
rst_n => cnt_p[11].ACLR
rst_n => cnt_p[12].ACLR
rst_n => cnt_p[13].ACLR
rst_n => cnt_p[14].ACLR
rst_n => cnt_p[15].ACLR
rst_n => cnt_p[16].ACLR
rst_n => cnt_p[17].ACLR
rst_n => cnt_p[18].ACLR
rst_n => cnt_p[19].ACLR
rst_n => cnt_p[20].ACLR
rst_n => cnt_p[21].ACLR
rst_n => cnt_p[22].ACLR
rst_n => cnt_p[23].ACLR
rst_n => cnt_p[24].ACLR
rst_n => cnt_p[25].ACLR
rst_n => cnt_p[26].ACLR
rst_n => cnt_p[27].ACLR
rst_n => cnt_p[28].ACLR
rst_n => cnt_p[29].ACLR
rst_n => cnt_p[30].ACLR
rst_n => cnt_p[31].ACLR
clkout <= clk_p.DB_MAX_OUTPUT_PORT_TYPE


|display|key_debounce:key_debounce_restart
clk => key_sec_pre[0].CLK
clk => key_sec[0].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => key_rst_pre[0].CLK
clk => key_rst[0].CLK
rst => key_sec_pre[0].PRESET
rst => key_sec[0].PRESET
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => key_rst_pre[0].PRESET
rst => key_rst[0].PRESET
key[0] => key_rst[0].DATAIN
key[0] => key_sec[0].DATAIN
key_pulse[0] <= key_pulse.DB_MAX_OUTPUT_PORT_TYPE


|display|key_debounce:key_debounce_u1
clk => key_sec_pre[0].CLK
clk => key_sec[0].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => key_rst_pre[0].CLK
clk => key_rst[0].CLK
rst => key_sec_pre[0].PRESET
rst => key_sec[0].PRESET
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => key_rst_pre[0].PRESET
rst => key_rst[0].PRESET
key[0] => key_rst[0].DATAIN
key[0] => key_sec[0].DATAIN
key_pulse[0] <= key_pulse.DB_MAX_OUTPUT_PORT_TYPE


|display|key_debounce:key_debounce_u2
clk => key_sec_pre[0].CLK
clk => key_sec[0].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => key_rst_pre[0].CLK
clk => key_rst[0].CLK
rst => key_sec_pre[0].PRESET
rst => key_sec[0].PRESET
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => key_rst_pre[0].PRESET
rst => key_rst[0].PRESET
key[0] => key_rst[0].DATAIN
key[0] => key_sec[0].DATAIN
key_pulse[0] <= key_pulse.DB_MAX_OUTPUT_PORT_TYPE


|display|key_debounce:key_debounce_u3
clk => key_sec_pre[0].CLK
clk => key_sec[0].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => key_rst_pre[0].CLK
clk => key_rst[0].CLK
rst => key_sec_pre[0].PRESET
rst => key_sec[0].PRESET
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => key_rst_pre[0].PRESET
rst => key_rst[0].PRESET
key[0] => key_rst[0].DATAIN
key[0] => key_sec[0].DATAIN
key_pulse[0] <= key_pulse.DB_MAX_OUTPUT_PORT_TYPE


|display|key_debounce:key_debounce_u4
clk => key_sec_pre[0].CLK
clk => key_sec[0].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => key_rst_pre[0].CLK
clk => key_rst[0].CLK
rst => key_sec_pre[0].PRESET
rst => key_sec[0].PRESET
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => key_rst_pre[0].PRESET
rst => key_rst[0].PRESET
key[0] => key_rst[0].DATAIN
key[0] => key_sec[0].DATAIN
key_pulse[0] <= key_pulse.DB_MAX_OUTPUT_PORT_TYPE


