Analysis & Synthesis report for hello_world
Mon Jun 30 17:24:19 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner|one_pulse:u2_one_pulse|current_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Signal Tap Logic Analyzer Settings
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 21. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 30 17:24:19 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; hello_world                                     ;
; Top-level Entity Name           ; TopLevelSchematic                               ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 712                                             ;
; Total pins                      ; 16                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 22,528                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopLevelSchematic  ; hello_world        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; button_conditioner.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/jandr/Git/ADSD/My Work/Lab2/button_conditioner.vhd                                             ;             ;
; TopLevelSchematic.bdf                                              ; yes             ; User Block Diagram/Schematic File            ; C:/Users/jandr/Git/ADSD/My Work/Lab2/TopLevelSchematic.bdf                                              ;             ;
; LED_patterns.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/jandr/Git/ADSD/My Work/Lab2/LED_patterns.vhd                                                   ;             ;
; one_pulse.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/jandr/Git/ADSD/My Work/Lab2/one_pulse.vhd                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_constant.inc                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/dffeea.inc                                       ;             ;
; aglobal241.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                     ;             ;
; db/altsyncram_qg84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/altsyncram_qg84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.tdf                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/others/maxplus2/memmodes.inc                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/a_hdffe.inc                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.inc                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/muxlut.inc                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altshift.inc                                     ;             ;
; db/mux_blc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/mux_blc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/declut.inc                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_compare.inc                                  ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/cmpconst.inc                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.inc                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                          ;             ;
; db/cntr_v8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cntr_v8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_q1j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cntr_q1j.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cntr_u8i.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_hub.vhd                                      ; altera_sld  ;
; db/ip/slded954572/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 405                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 374                      ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 82                       ;
;     -- 5 input functions                    ; 74                       ;
;     -- 4 input functions                    ; 40                       ;
;     -- <=3 input functions                  ; 177                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 712                      ;
;                                             ;                          ;
; I/O pins                                    ; 16                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 22528                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 423                      ;
; Total fan-out                               ; 4413                     ;
; Average fan-out                             ; 3.84                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopLevelSchematic                                                                                                                      ; 374 (0)             ; 712 (0)                   ; 22528             ; 0          ; 16   ; 0            ; |TopLevelSchematic                                                                                                                                                                                                                                                                                                                                            ; TopLevelSchematic                 ; work         ;
;    |LED_Patterns:inst|                                                                                                                  ; 29 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|LED_Patterns:inst                                                                                                                                                                                                                                                                                                                          ; LED_Patterns                      ; work         ;
;       |button_conditioner:u1_button_conditioner|                                                                                        ; 29 (26)             ; 28 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner                                                                                                                                                                                                                                                                                 ; button_conditioner                ; work         ;
;          |one_pulse:u2_one_pulse|                                                                                                       ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner|one_pulse:u2_one_pulse                                                                                                                                                                                                                                                          ; one_pulse                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 255 (2)             ; 594 (44)                  ; 22528             ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 253 (0)             ; 550 (0)                   ; 22528             ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 253 (67)            ; 550 (168)                 ; 22528             ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 22528             ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_qg84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 22528             ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qg84:auto_generated                                                                                                                                                 ; altsyncram_qg84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 28 (1)              ; 126 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 22 (0)              ; 110 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 22 (0)              ; 44 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5 (5)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (11)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_v8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_v8i:auto_generated                                                             ; cntr_v8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                      ; cntr_q1j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qg84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 22           ; 1024         ; 22           ; 22528 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner|one_pulse:u2_one_pulse|current_state ;
+-------------------------+-------------------------+-------------------------+------------------------------------------------------+
; Name                    ; current_state.S_PULSE_L ; current_state.S_PULSE_H ; current_state.S_IDLE                                 ;
+-------------------------+-------------------------+-------------------------+------------------------------------------------------+
; current_state.S_IDLE    ; 0                       ; 0                       ; 0                                                    ;
; current_state.S_PULSE_H ; 0                       ; 1                       ; 1                                                    ;
; current_state.S_PULSE_L ; 1                       ; 0                       ; 1                                                    ;
+-------------------------+-------------------------+-------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 24                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 712   ;
; Number of registers using Synchronous Clear  ; 133   ;
; Number of registers using Synchronous Load   ; 149   ;
; Number of registers using Asynchronous Clear ; 267   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 371   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |TopLevelSchematic|LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TopLevelSchematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |TopLevelSchematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 22                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 22                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                       ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 90                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 22                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 22                  ; 22               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 28                          ;
;     CLR               ; 5                           ;
;     CLR SCLR          ; 19                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 30                          ;
;     arith             ; 19                          ;
;         1 data inputs ; 19                          ;
;     normal            ; 11                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 3                           ;
; boundary_port         ; 35                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.16                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 594                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 62                                                     ;
;     ENA               ; 71                                                     ;
;     ENA CLR           ; 107                                                    ;
;     ENA CLR SCLR      ; 31                                                     ;
;     ENA SCLR          ; 33                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 34                                                     ;
;     SCLR SLD          ; 10                                                     ;
;     plain             ; 207                                                    ;
; arriav_lcell_comb     ; 255                                                    ;
;     arith             ; 87                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 82                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 168                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 11                                                     ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 10                                                     ;
;         4 data inputs ; 21                                                     ;
;         5 data inputs ; 50                                                     ;
;         6 data inputs ; 65                                                     ;
; boundary_port         ; 194                                                    ;
; stratixv_ram_block    ; 22                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.35                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 90                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 22                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------+---------+
; Name                                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                         ; Details ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------+---------+
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[0]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[0]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[10]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[10]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[11]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[11]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[12]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[12]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[13]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[13]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[14]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[14]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[15]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[15]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[16]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[16]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[17]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[17]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[18]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[18]                                    ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[1]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[1]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[2]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[2]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[3]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[3]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[4]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[4]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[5]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[5]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[6]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[6]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[7]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[7]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[8]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[8]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[9]                                     ; N/A     ;
; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|counter[9]                                     ; N/A     ;
; PB                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PB                                                                                                        ; N/A     ;
; PB                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PB                                                                                                        ; N/A     ;
; reset                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                                     ; N/A     ;
; reset                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                                     ; N/A     ;
; CLOCK_50~inputCLKENA0                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                  ; N/A     ;
; LEDR[0]                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|one_pulse:u2_one_pulse|current_state.S_PULSE_H ; N/A     ;
; LEDR[0]                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; LED_Patterns:inst|button_conditioner:u1_button_conditioner|one_pulse:u2_one_pulse|current_state.S_PULSE_H ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                       ; N/A     ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Jun 30 17:24:03 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (12021): Found 2 design units, including 1 entities, in source file button_conditioner.vhd
    Info (12022): Found design unit 1: button_conditioner-logic File: C:/Users/jandr/Git/ADSD/My Work/Lab2/button_conditioner.vhd Line: 15
    Info (12023): Found entity 1: button_conditioner File: C:/Users/jandr/Git/ADSD/My Work/Lab2/button_conditioner.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file toplevelschematic.bdf
    Info (12023): Found entity 1: TopLevelSchematic
Info (12021): Found 2 design units, including 1 entities, in source file led_patterns.vhd
    Info (12022): Found design unit 1: LED_Patterns-my_architecture File: C:/Users/jandr/Git/ADSD/My Work/Lab2/LED_patterns.vhd Line: 20
    Info (12023): Found entity 1: LED_Patterns File: C:/Users/jandr/Git/ADSD/My Work/Lab2/LED_patterns.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file one_pulse.vhd
    Info (12022): Found design unit 1: one_pulse-logic File: C:/Users/jandr/Git/ADSD/My Work/Lab2/one_pulse.vhd Line: 19
    Info (12023): Found entity 1: one_pulse File: C:/Users/jandr/Git/ADSD/My Work/Lab2/one_pulse.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file testbench1.vhd
Info (12127): Elaborating entity "TopLevelSchematic" for the top level hierarchy
Warning (275009): Pin "SW" not connected
Info (12128): Elaborating entity "LED_Patterns" for hierarchy "LED_Patterns:inst"
Warning (10873): Using initial value X (don't care) for net "LEDR[7..1]" at LED_patterns.vhd(16) File: C:/Users/jandr/Git/ADSD/My Work/Lab2/LED_patterns.vhd Line: 16
Info (12128): Elaborating entity "button_conditioner" for hierarchy "LED_Patterns:inst|button_conditioner:u1_button_conditioner" File: C:/Users/jandr/Git/ADSD/My Work/Lab2/LED_patterns.vhd Line: 28
Warning (10492): VHDL Process Statement warning at button_conditioner.vhd(84): signal "debounced" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/jandr/Git/ADSD/My Work/Lab2/button_conditioner.vhd Line: 84
Warning (10492): VHDL Process Statement warning at button_conditioner.vhd(91): signal "debounced" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/jandr/Git/ADSD/My Work/Lab2/button_conditioner.vhd Line: 91
Info (12128): Elaborating entity "one_pulse" for hierarchy "LED_Patterns:inst|button_conditioner:u1_button_conditioner|one_pulse:u2_one_pulse" File: C:/Users/jandr/Git/ADSD/My Work/Lab2/button_conditioner.vhd Line: 29
Warning (10492): VHDL Process Statement warning at one_pulse.vhd(55): signal "input_signal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/jandr/Git/ADSD/My Work/Lab2/one_pulse.vhd Line: 55
Warning (10492): VHDL Process Statement warning at one_pulse.vhd(55): signal "input_signal_prev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/jandr/Git/ADSD/My Work/Lab2/one_pulse.vhd Line: 55
Warning (10492): VHDL Process Statement warning at one_pulse.vhd(65): signal "input_signal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/jandr/Git/ADSD/My Work/Lab2/one_pulse.vhd Line: 65
Warning (10492): VHDL Process Statement warning at one_pulse.vhd(65): signal "input_signal_prev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/jandr/Git/ADSD/My Work/Lab2/one_pulse.vhd Line: 65
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qg84.tdf
    Info (12023): Found entity 1: altsyncram_qg84 File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/altsyncram_qg84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/mux_blc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cntr_v8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cntr_q1j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.30.17:24:11 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/jandr/Git/ADSD/My Work/Lab2/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "HPS_LED_control"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
Info (21057): Implemented 913 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 870 logic cells
    Info (21064): Implemented 22 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 5029 megabytes
    Info: Processing ended: Mon Jun 30 17:24:19 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


