// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xann.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XAnn_CfgInitialize(XAnn *InstancePtr, XAnn_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XAnn_Start(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_AP_CTRL) & 0x80;
    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XAnn_IsDone(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XAnn_IsIdle(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XAnn_IsReady(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XAnn_EnableAutoRestart(XAnn *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XAnn_DisableAutoRestart(XAnn *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_AP_CTRL, 0);
}

void XAnn_Set_P_mode(XAnn *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_MODE_DATA, Data);
}

u32 XAnn_Get_P_mode(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_MODE_DATA);
    return Data;
}

void XAnn_Set_P_index1(XAnn *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_INDEX1_DATA, Data);
}

u32 XAnn_Get_P_index1(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_INDEX1_DATA);
    return Data;
}

void XAnn_Set_P_index2(XAnn *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_INDEX2_DATA, Data);
}

u32 XAnn_Get_P_index2(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_INDEX2_DATA);
    return Data;
}

void XAnn_Set_P_intIn_index3(XAnn *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_INTIN_INDEX3_DATA, Data);
}

u32 XAnn_Get_P_intIn_index3(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_INTIN_INDEX3_DATA);
    return Data;
}

void XAnn_Set_P_floatIn(XAnn *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_FLOATIN_DATA, Data);
}

u32 XAnn_Get_P_floatIn(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_FLOATIN_DATA);
    return Data;
}

u32 XAnn_Get_P_floatOut(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_FLOATOUT_DATA);
    return Data;
}

u32 XAnn_Get_P_floatOut_vld(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_FLOATOUT_CTRL);
    return Data & 0x1;
}

u32 XAnn_Get_P_intOut(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_INTOUT_DATA);
    return Data;
}

u32 XAnn_Get_P_intOut_vld(XAnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_P_INTOUT_CTRL);
    return Data & 0x1;
}

void XAnn_InterruptGlobalEnable(XAnn *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_GIE, 1);
}

void XAnn_InterruptGlobalDisable(XAnn *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_GIE, 0);
}

void XAnn_InterruptEnable(XAnn *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_IER);
    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_IER, Register | Mask);
}

void XAnn_InterruptDisable(XAnn *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_IER);
    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_IER, Register & (~Mask));
}

void XAnn_InterruptClear(XAnn *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAnn_WriteReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_ISR, Mask);
}

u32 XAnn_InterruptGetEnabled(XAnn *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_IER);
}

u32 XAnn_InterruptGetStatus(XAnn *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAnn_ReadReg(InstancePtr->Axilites_BaseAddress, XANN_AXILITES_ADDR_ISR);
}

