<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › asi.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>asi.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _SPARC_ASI_H</span>
<span class="cp">#define _SPARC_ASI_H</span>

<span class="cm">/* asi.h:  Address Space Identifier values for the sparc.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1995,1996 David S. Miller (davem@caip.rutgers.edu)</span>
<span class="cm"> *</span>
<span class="cm"> * Pioneer work for sun4m: Paul Hatchman (paul@sfe.com.au)</span>
<span class="cm"> * Joint edition for sun4c+sun4m: Pete A. Zaitcev &lt;zaitcev@ipmce.su&gt;</span>
<span class="cm"> */</span>

<span class="cm">/* The first batch are for the sun4c. */</span>

<span class="cp">#define ASI_NULL1           0x00</span>
<span class="cp">#define ASI_NULL2           0x01</span>

<span class="cm">/* sun4c and sun4 control registers and mmu/vac ops */</span>
<span class="cp">#define ASI_CONTROL         0x02</span>
<span class="cp">#define ASI_SEGMAP          0x03</span>
<span class="cp">#define ASI_PTE             0x04</span>
<span class="cp">#define ASI_HWFLUSHSEG      0x05</span>
<span class="cp">#define ASI_HWFLUSHPAGE     0x06</span>
<span class="cp">#define ASI_REGMAP          0x06</span>
<span class="cp">#define ASI_HWFLUSHCONTEXT  0x07</span>

<span class="cp">#define ASI_USERTXT         0x08</span>
<span class="cp">#define ASI_KERNELTXT       0x09</span>
<span class="cp">#define ASI_USERDATA        0x0a</span>
<span class="cp">#define ASI_KERNELDATA      0x0b</span>

<span class="cm">/* VAC Cache flushing on sun4c and sun4 */</span>
<span class="cp">#define ASI_FLUSHSEG        0x0c</span>
<span class="cp">#define ASI_FLUSHPG         0x0d</span>
<span class="cp">#define ASI_FLUSHCTX        0x0e</span>

<span class="cm">/* SPARCstation-5: only 6 bits are decoded. */</span>
<span class="cm">/* wo = Write Only, rw = Read Write;        */</span>
<span class="cm">/* ss = Single Size, as = All Sizes;        */</span>
<span class="cp">#define ASI_M_RES00         0x00   </span><span class="cm">/* Don&#39;t touch... */</span><span class="cp"></span>
<span class="cp">#define ASI_M_UNA01         0x01   </span><span class="cm">/* Same here... */</span><span class="cp"></span>
<span class="cp">#define ASI_M_MXCC          0x02   </span><span class="cm">/* Access to TI VIKING MXCC registers */</span><span class="cp"></span>
<span class="cp">#define ASI_M_FLUSH_PROBE   0x03   </span><span class="cm">/* Reference MMU Flush/Probe; rw, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_MMUREGS       0x04   </span><span class="cm">/* MMU Registers; rw, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_TLBDIAG       0x05   </span><span class="cm">/* MMU TLB only Diagnostics */</span><span class="cp"></span>
<span class="cp">#define ASI_M_DIAGS         0x06   </span><span class="cm">/* Reference MMU Diagnostics */</span><span class="cp"></span>
<span class="cp">#define ASI_M_IODIAG        0x07   </span><span class="cm">/* MMU I/O TLB only Diagnostics */</span><span class="cp"></span>
<span class="cp">#define ASI_M_USERTXT       0x08   </span><span class="cm">/* Same as ASI_USERTXT; rw, as */</span><span class="cp"></span>
<span class="cp">#define ASI_M_KERNELTXT     0x09   </span><span class="cm">/* Same as ASI_KERNELTXT; rw, as */</span><span class="cp"></span>
<span class="cp">#define ASI_M_USERDATA      0x0A   </span><span class="cm">/* Same as ASI_USERDATA; rw, as */</span><span class="cp"></span>
<span class="cp">#define ASI_M_KERNELDATA    0x0B   </span><span class="cm">/* Same as ASI_KERNELDATA; rw, as */</span><span class="cp"></span>
<span class="cp">#define ASI_M_TXTC_TAG      0x0C   </span><span class="cm">/* Instruction Cache Tag; rw, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_TXTC_DATA     0x0D   </span><span class="cm">/* Instruction Cache Data; rw, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_DATAC_TAG     0x0E   </span><span class="cm">/* Data Cache Tag; rw, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_DATAC_DATA    0x0F   </span><span class="cm">/* Data Cache Data; rw, ss */</span><span class="cp"></span>

<span class="cm">/* The following cache flushing ASIs work only with the &#39;sta&#39;</span>
<span class="cm"> * instruction. Results are unpredictable for &#39;swap&#39; and &#39;ldstuba&#39;,</span>
<span class="cm"> * so don&#39;t do it.</span>
<span class="cm"> */</span>

<span class="cm">/* These ASI flushes affect external caches too. */</span>
<span class="cp">#define ASI_M_FLUSH_PAGE    0x10   </span><span class="cm">/* Flush I&amp;D Cache Line (page); wo, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_FLUSH_SEG     0x11   </span><span class="cm">/* Flush I&amp;D Cache Line (seg); wo, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_FLUSH_REGION  0x12   </span><span class="cm">/* Flush I&amp;D Cache Line (region); wo, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_FLUSH_CTX     0x13   </span><span class="cm">/* Flush I&amp;D Cache Line (context); wo, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_FLUSH_USER    0x14   </span><span class="cm">/* Flush I&amp;D Cache Line (user); wo, ss */</span><span class="cp"></span>

<span class="cm">/* Block-copy operations are available only on certain V8 cpus. */</span>
<span class="cp">#define ASI_M_BCOPY         0x17   </span><span class="cm">/* Block copy */</span><span class="cp"></span>

<span class="cm">/* These affect only the ICACHE and are Ross HyperSparc and TurboSparc specific. */</span>
<span class="cp">#define ASI_M_IFLUSH_PAGE   0x18   </span><span class="cm">/* Flush I Cache Line (page); wo, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_IFLUSH_SEG    0x19   </span><span class="cm">/* Flush I Cache Line (seg); wo, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_IFLUSH_REGION 0x1A   </span><span class="cm">/* Flush I Cache Line (region); wo, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_IFLUSH_CTX    0x1B   </span><span class="cm">/* Flush I Cache Line (context); wo, ss */</span><span class="cp"></span>
<span class="cp">#define ASI_M_IFLUSH_USER   0x1C   </span><span class="cm">/* Flush I Cache Line (user); wo, ss */</span><span class="cp"></span>

<span class="cm">/* Block-fill operations are available on certain V8 cpus */</span>
<span class="cp">#define ASI_M_BFILL         0x1F</span>

<span class="cm">/* This allows direct access to main memory, actually 0x20 to 0x2f are</span>
<span class="cm"> * the available ASI&#39;s for physical ram pass-through, but I don&#39;t have</span>
<span class="cm"> * any idea what the other ones do....</span>
<span class="cm"> */</span>

<span class="cp">#define ASI_M_BYPASS       0x20   </span><span class="cm">/* Reference MMU bypass; rw, as */</span><span class="cp"></span>
<span class="cp">#define ASI_M_FBMEM        0x29   </span><span class="cm">/* Graphics card frame buffer access */</span><span class="cp"></span>
<span class="cp">#define ASI_M_VMEUS        0x2A   </span><span class="cm">/* VME user 16-bit access */</span><span class="cp"></span>
<span class="cp">#define ASI_M_VMEPS        0x2B   </span><span class="cm">/* VME priv 16-bit access */</span><span class="cp"></span>
<span class="cp">#define ASI_M_VMEUT        0x2C   </span><span class="cm">/* VME user 32-bit access */</span><span class="cp"></span>
<span class="cp">#define ASI_M_VMEPT        0x2D   </span><span class="cm">/* VME priv 32-bit access */</span><span class="cp"></span>
<span class="cp">#define ASI_M_SBUS         0x2E   </span><span class="cm">/* Direct SBus access */</span><span class="cp"></span>
<span class="cp">#define ASI_M_CTL          0x2F   </span><span class="cm">/* Control Space (ECC and MXCC are here) */</span><span class="cp"></span>


<span class="cm">/* This is ROSS HyperSparc only. */</span>
<span class="cp">#define ASI_M_FLUSH_IWHOLE 0x31   </span><span class="cm">/* Flush entire ICACHE; wo, ss */</span><span class="cp"></span>

<span class="cm">/* Tsunami/Viking/TurboSparc i/d cache flash clear. */</span>
<span class="cp">#define ASI_M_IC_FLCLEAR   0x36</span>
<span class="cp">#define ASI_M_DC_FLCLEAR   0x37</span>

<span class="cp">#define ASI_M_DCDR         0x39   </span><span class="cm">/* Data Cache Diagnostics Register rw, ss */</span><span class="cp"></span>

<span class="cp">#define ASI_M_VIKING_TMP1  0x40	  </span><span class="cm">/* Emulation temporary 1 on Viking */</span><span class="cp"></span>
<span class="cm">/* only available on SuperSparc I */</span>
<span class="cm">/* #define ASI_M_VIKING_TMP2  0x41 */</span>  <span class="cm">/* Emulation temporary 2 on Viking */</span>

<span class="cp">#define ASI_M_ACTION       0x4c   </span><span class="cm">/* Breakpoint Action Register (GNU/Viking) */</span><span class="cp"></span>

<span class="cm">/* LEON ASI */</span>
<span class="cp">#define ASI_LEON_NOCACHE        0x01</span>

<span class="cp">#define ASI_LEON_DCACHE_MISS    0x01</span>

<span class="cp">#define ASI_LEON_CACHEREGS      0x02</span>
<span class="cp">#define ASI_LEON_IFLUSH         0x10</span>
<span class="cp">#define ASI_LEON_DFLUSH         0x11</span>

<span class="cp">#define ASI_LEON_MMUFLUSH       0x18</span>
<span class="cp">#define ASI_LEON_MMUREGS        0x19</span>
<span class="cp">#define ASI_LEON_BYPASS         0x1c</span>
<span class="cp">#define ASI_LEON_FLUSH_PAGE     0x10</span>

<span class="cm">/* V9 Architecture mandary ASIs. */</span>
<span class="cp">#define ASI_N			0x04 </span><span class="cm">/* Nucleus				*/</span><span class="cp"></span>
<span class="cp">#define ASI_NL			0x0c </span><span class="cm">/* Nucleus, little endian		*/</span><span class="cp"></span>
<span class="cp">#define ASI_AIUP		0x10 </span><span class="cm">/* Primary, user			*/</span><span class="cp"></span>
<span class="cp">#define ASI_AIUS		0x11 </span><span class="cm">/* Secondary, user			*/</span><span class="cp"></span>
<span class="cp">#define ASI_AIUPL		0x18 </span><span class="cm">/* Primary, user, little endian	*/</span><span class="cp"></span>
<span class="cp">#define ASI_AIUSL		0x19 </span><span class="cm">/* Secondary, user, little endian	*/</span><span class="cp"></span>
<span class="cp">#define ASI_P			0x80 </span><span class="cm">/* Primary, implicit		*/</span><span class="cp"></span>
<span class="cp">#define ASI_S			0x81 </span><span class="cm">/* Secondary, implicit		*/</span><span class="cp"></span>
<span class="cp">#define ASI_PNF			0x82 </span><span class="cm">/* Primary, no fault		*/</span><span class="cp"></span>
<span class="cp">#define ASI_SNF			0x83 </span><span class="cm">/* Secondary, no fault		*/</span><span class="cp"></span>
<span class="cp">#define ASI_PL			0x88 </span><span class="cm">/* Primary, implicit, l-endian	*/</span><span class="cp"></span>
<span class="cp">#define ASI_SL			0x89 </span><span class="cm">/* Secondary, implicit, l-endian	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PNFL		0x8a </span><span class="cm">/* Primary, no fault, l-endian	*/</span><span class="cp"></span>
<span class="cp">#define ASI_SNFL		0x8b </span><span class="cm">/* Secondary, no fault, l-endian	*/</span><span class="cp"></span>

<span class="cm">/* SpitFire and later extended ASIs.  The &quot;(III)&quot; marker designates</span>
<span class="cm"> * UltraSparc-III and later specific ASIs.  The &quot;(CMT)&quot; marker designates</span>
<span class="cm"> * Chip Multi Threading specific ASIs.  &quot;(NG)&quot; designates Niagara specific</span>
<span class="cm"> * ASIs, &quot;(4V)&quot; designates SUN4V specific ASIs.</span>
<span class="cm"> */</span>
<span class="cp">#define ASI_PHYS_USE_EC		0x14 </span><span class="cm">/* PADDR, E-cachable		*/</span><span class="cp"></span>
<span class="cp">#define ASI_PHYS_BYPASS_EC_E	0x15 </span><span class="cm">/* PADDR, E-bit			*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_AIUP_4V		0x16 </span><span class="cm">/* (4V) Prim, user, block ld/st	*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_AIUS_4V		0x17 </span><span class="cm">/* (4V) Sec, user, block ld/st	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PHYS_USE_EC_L	0x1c </span><span class="cm">/* PADDR, E-cachable, little endian*/</span><span class="cp"></span>
<span class="cp">#define ASI_PHYS_BYPASS_EC_E_L	0x1d </span><span class="cm">/* PADDR, E-bit, little endian	*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_AIUP_L_4V	0x1e </span><span class="cm">/* (4V) Prim, user, block, l-endian*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_AIUS_L_4V	0x1f </span><span class="cm">/* (4V) Sec, user, block, l-endian	*/</span><span class="cp"></span>
<span class="cp">#define ASI_SCRATCHPAD		0x20 </span><span class="cm">/* (4V) Scratch Pad Registers	*/</span><span class="cp"></span>
<span class="cp">#define ASI_MMU			0x21 </span><span class="cm">/* (4V) MMU Context Registers	*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_INIT_QUAD_LDD_AIUS 0x23 </span><span class="cm">/* (NG) init-store, twin load,</span>
<span class="cm">					 * secondary, user</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ASI_NUCLEUS_QUAD_LDD	0x24 </span><span class="cm">/* Cachable, qword load		*/</span><span class="cp"></span>
<span class="cp">#define ASI_QUEUE		0x25 </span><span class="cm">/* (4V) Interrupt Queue Registers	*/</span><span class="cp"></span>
<span class="cp">#define ASI_QUAD_LDD_PHYS_4V	0x26 </span><span class="cm">/* (4V) Physical, qword load	*/</span><span class="cp"></span>
<span class="cp">#define ASI_NUCLEUS_QUAD_LDD_L	0x2c </span><span class="cm">/* Cachable, qword load, l-endian 	*/</span><span class="cp"></span>
<span class="cp">#define ASI_QUAD_LDD_PHYS_L_4V	0x2e </span><span class="cm">/* (4V) Phys, qword load, l-endian	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PCACHE_DATA_STATUS	0x30 </span><span class="cm">/* (III) PCache data stat RAM diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PCACHE_DATA		0x31 </span><span class="cm">/* (III) PCache data RAM diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PCACHE_TAG		0x32 </span><span class="cm">/* (III) PCache tag RAM diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PCACHE_SNOOP_TAG	0x33 </span><span class="cm">/* (III) PCache snoop tag RAM diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_QUAD_LDD_PHYS	0x34 </span><span class="cm">/* (III+) PADDR, qword load	*/</span><span class="cp"></span>
<span class="cp">#define ASI_WCACHE_VALID_BITS	0x38 </span><span class="cm">/* (III) WCache Valid Bits diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_WCACHE_DATA		0x39 </span><span class="cm">/* (III) WCache data RAM diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_WCACHE_TAG		0x3a </span><span class="cm">/* (III) WCache tag RAM diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_WCACHE_SNOOP_TAG	0x3b </span><span class="cm">/* (III) WCache snoop tag RAM diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_QUAD_LDD_PHYS_L	0x3c </span><span class="cm">/* (III+) PADDR, qw-load, l-endian	*/</span><span class="cp"></span>
<span class="cp">#define ASI_SRAM_FAST_INIT	0x40 </span><span class="cm">/* (III+) Fast SRAM init		*/</span><span class="cp"></span>
<span class="cp">#define ASI_CORE_AVAILABLE	0x41 </span><span class="cm">/* (CMT) LP Available		*/</span><span class="cp"></span>
<span class="cp">#define ASI_CORE_ENABLE_STAT	0x41 </span><span class="cm">/* (CMT) LP Enable Status		*/</span><span class="cp"></span>
<span class="cp">#define ASI_CORE_ENABLE		0x41 </span><span class="cm">/* (CMT) LP Enable RW		*/</span><span class="cp"></span>
<span class="cp">#define ASI_XIR_STEERING	0x41 </span><span class="cm">/* (CMT) XIR Steering RW		*/</span><span class="cp"></span>
<span class="cp">#define ASI_CORE_RUNNING_RW	0x41 </span><span class="cm">/* (CMT) LP Running RW		*/</span><span class="cp"></span>
<span class="cp">#define ASI_CORE_RUNNING_W1S	0x41 </span><span class="cm">/* (CMT) LP Running Write-One Set	*/</span><span class="cp"></span>
<span class="cp">#define ASI_CORE_RUNNING_W1C	0x41 </span><span class="cm">/* (CMT) LP Running Write-One Clr	*/</span><span class="cp"></span>
<span class="cp">#define ASI_CORE_RUNNING_STAT	0x41 </span><span class="cm">/* (CMT) LP Running Status		*/</span><span class="cp"></span>
<span class="cp">#define ASI_CMT_ERROR_STEERING	0x41 </span><span class="cm">/* (CMT) Error Steering RW		*/</span><span class="cp"></span>
<span class="cp">#define ASI_DCACHE_INVALIDATE	0x42 </span><span class="cm">/* (III) DCache Invalidate diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_DCACHE_UTAG		0x43 </span><span class="cm">/* (III) DCache uTag diag		*/</span><span class="cp"></span>
<span class="cp">#define ASI_DCACHE_SNOOP_TAG	0x44 </span><span class="cm">/* (III) DCache snoop tag RAM diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_LSU_CONTROL		0x45 </span><span class="cm">/* Load-store control unit		*/</span><span class="cp"></span>
<span class="cp">#define ASI_DCU_CONTROL_REG	0x45 </span><span class="cm">/* (III) DCache Unit Control reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_DCACHE_DATA		0x46 </span><span class="cm">/* DCache data-ram diag access	*/</span><span class="cp"></span>
<span class="cp">#define ASI_DCACHE_TAG		0x47 </span><span class="cm">/* Dcache tag/valid ram diag access*/</span><span class="cp"></span>
<span class="cp">#define ASI_INTR_DISPATCH_STAT	0x48 </span><span class="cm">/* IRQ vector dispatch status	*/</span><span class="cp"></span>
<span class="cp">#define ASI_INTR_RECEIVE	0x49 </span><span class="cm">/* IRQ vector receive status	*/</span><span class="cp"></span>
<span class="cp">#define ASI_UPA_CONFIG		0x4a </span><span class="cm">/* UPA config space		*/</span><span class="cp"></span>
<span class="cp">#define ASI_JBUS_CONFIG		0x4a </span><span class="cm">/* (IIIi) JBUS Config Register	*/</span><span class="cp"></span>
<span class="cp">#define ASI_SAFARI_CONFIG	0x4a </span><span class="cm">/* (III) Safari Config Register	*/</span><span class="cp"></span>
<span class="cp">#define ASI_SAFARI_ADDRESS	0x4a </span><span class="cm">/* (III) Safari Address Register	*/</span><span class="cp"></span>
<span class="cp">#define ASI_ESTATE_ERROR_EN	0x4b </span><span class="cm">/* E-cache error enable space	*/</span><span class="cp"></span>
<span class="cp">#define ASI_AFSR		0x4c </span><span class="cm">/* Async fault status register	*/</span><span class="cp"></span>
<span class="cp">#define ASI_AFAR		0x4d </span><span class="cm">/* Async fault address register	*/</span><span class="cp"></span>
<span class="cp">#define ASI_EC_TAG_DATA		0x4e </span><span class="cm">/* E-cache tag/valid ram diag acc	*/</span><span class="cp"></span>
<span class="cp">#define ASI_IMMU		0x50 </span><span class="cm">/* Insn-MMU main register space	*/</span><span class="cp"></span>
<span class="cp">#define ASI_IMMU_TSB_8KB_PTR	0x51 </span><span class="cm">/* Insn-MMU 8KB TSB pointer reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_IMMU_TSB_64KB_PTR	0x52 </span><span class="cm">/* Insn-MMU 64KB TSB pointer reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_ITLB_DATA_IN	0x54 </span><span class="cm">/* Insn-MMU TLB data in reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_ITLB_DATA_ACCESS	0x55 </span><span class="cm">/* Insn-MMU TLB data access reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_ITLB_TAG_READ	0x56 </span><span class="cm">/* Insn-MMU TLB tag read reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_IMMU_DEMAP		0x57 </span><span class="cm">/* Insn-MMU TLB demap		*/</span><span class="cp"></span>
<span class="cp">#define ASI_DMMU		0x58 </span><span class="cm">/* Data-MMU main register space	*/</span><span class="cp"></span>
<span class="cp">#define ASI_DMMU_TSB_8KB_PTR	0x59 </span><span class="cm">/* Data-MMU 8KB TSB pointer reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_DMMU_TSB_64KB_PTR	0x5a </span><span class="cm">/* Data-MMU 16KB TSB pointer reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_DMMU_TSB_DIRECT_PTR	0x5b </span><span class="cm">/* Data-MMU TSB direct pointer reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_DTLB_DATA_IN	0x5c </span><span class="cm">/* Data-MMU TLB data in reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_DTLB_DATA_ACCESS	0x5d </span><span class="cm">/* Data-MMU TLB data access reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_DTLB_TAG_READ	0x5e </span><span class="cm">/* Data-MMU TLB tag read reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_DMMU_DEMAP		0x5f </span><span class="cm">/* Data-MMU TLB demap		*/</span><span class="cp"></span>
<span class="cp">#define ASI_IIU_INST_TRAP	0x60 </span><span class="cm">/* (III) Instruction Breakpoint	*/</span><span class="cp"></span>
<span class="cp">#define ASI_INTR_ID		0x63 </span><span class="cm">/* (CMT) Interrupt ID register	*/</span><span class="cp"></span>
<span class="cp">#define ASI_CORE_ID		0x63 </span><span class="cm">/* (CMT) LP ID register		*/</span><span class="cp"></span>
<span class="cp">#define ASI_CESR_ID		0x63 </span><span class="cm">/* (CMT) CESR ID register		*/</span><span class="cp"></span>
<span class="cp">#define ASI_IC_INSTR		0x66 </span><span class="cm">/* Insn cache instrucion ram diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_IC_TAG		0x67 </span><span class="cm">/* Insn cache tag/valid ram diag 	*/</span><span class="cp"></span>
<span class="cp">#define ASI_IC_STAG		0x68 </span><span class="cm">/* (III) Insn cache snoop tag ram	*/</span><span class="cp"></span>
<span class="cp">#define ASI_IC_PRE_DECODE	0x6e </span><span class="cm">/* Insn cache pre-decode ram diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_IC_NEXT_FIELD	0x6f </span><span class="cm">/* Insn cache next-field ram diag	*/</span><span class="cp"></span>
<span class="cp">#define ASI_BRPRED_ARRAY	0x6f </span><span class="cm">/* (III) Branch Prediction RAM diag*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_AIUP		0x70 </span><span class="cm">/* Primary, user, block load/store	*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_AIUS		0x71 </span><span class="cm">/* Secondary, user, block ld/st	*/</span><span class="cp"></span>
<span class="cp">#define ASI_MCU_CTRL_REG	0x72 </span><span class="cm">/* (III) Memory controller regs	*/</span><span class="cp"></span>
<span class="cp">#define ASI_EC_DATA		0x74 </span><span class="cm">/* (III) E-cache data staging reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_EC_CTRL		0x75 </span><span class="cm">/* (III) E-cache control reg	*/</span><span class="cp"></span>
<span class="cp">#define ASI_EC_W		0x76 </span><span class="cm">/* E-cache diag write access	*/</span><span class="cp"></span>
<span class="cp">#define ASI_UDB_ERROR_W		0x77 </span><span class="cm">/* External UDB error regs W	*/</span><span class="cp"></span>
<span class="cp">#define ASI_UDB_CONTROL_W	0x77 </span><span class="cm">/* External UDB control regs W	*/</span><span class="cp"></span>
<span class="cp">#define ASI_INTR_W		0x77 </span><span class="cm">/* IRQ vector dispatch write	*/</span><span class="cp"></span>
<span class="cp">#define ASI_INTR_DATAN_W	0x77 </span><span class="cm">/* (III) Out irq vector data reg N	*/</span><span class="cp"></span>
<span class="cp">#define ASI_INTR_DISPATCH_W	0x77 </span><span class="cm">/* (III) Interrupt vector dispatch	*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_AIUPL		0x78 </span><span class="cm">/* Primary, user, little, blk ld/st*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_AIUSL		0x79 </span><span class="cm">/* Secondary, user, little, blk ld/st*/</span><span class="cp"></span>
<span class="cp">#define ASI_EC_R		0x7e </span><span class="cm">/* E-cache diag read access	*/</span><span class="cp"></span>
<span class="cp">#define ASI_UDBH_ERROR_R	0x7f </span><span class="cm">/* External UDB error regs rd hi	*/</span><span class="cp"></span>
<span class="cp">#define ASI_UDBL_ERROR_R	0x7f </span><span class="cm">/* External UDB error regs rd low	*/</span><span class="cp"></span>
<span class="cp">#define ASI_UDBH_CONTROL_R	0x7f </span><span class="cm">/* External UDB control regs rd hi	*/</span><span class="cp"></span>
<span class="cp">#define ASI_UDBL_CONTROL_R	0x7f </span><span class="cm">/* External UDB control regs rd low*/</span><span class="cp"></span>
<span class="cp">#define ASI_INTR_R		0x7f </span><span class="cm">/* IRQ vector dispatch read	*/</span><span class="cp"></span>
<span class="cp">#define ASI_INTR_DATAN_R	0x7f </span><span class="cm">/* (III) In irq vector data reg N	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST8_P		0xc0 </span><span class="cm">/* Primary, 8 8-bit, partial	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST8_S		0xc1 </span><span class="cm">/* Secondary, 8 8-bit, partial	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST16_P		0xc2 </span><span class="cm">/* Primary, 4 16-bit, partial	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST16_S		0xc3 </span><span class="cm">/* Secondary, 4 16-bit, partial	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST32_P		0xc4 </span><span class="cm">/* Primary, 2 32-bit, partial	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST32_S		0xc5 </span><span class="cm">/* Secondary, 2 32-bit, partial	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST8_PL		0xc8 </span><span class="cm">/* Primary, 8 8-bit, partial, L	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST8_SL		0xc9 </span><span class="cm">/* Secondary, 8 8-bit, partial, L	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST16_PL		0xca </span><span class="cm">/* Primary, 4 16-bit, partial, L	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST16_SL		0xcb </span><span class="cm">/* Secondary, 4 16-bit, partial, L	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST32_PL		0xcc </span><span class="cm">/* Primary, 2 32-bit, partial, L	*/</span><span class="cp"></span>
<span class="cp">#define ASI_PST32_SL		0xcd </span><span class="cm">/* Secondary, 2 32-bit, partial, L	*/</span><span class="cp"></span>
<span class="cp">#define ASI_FL8_P		0xd0 </span><span class="cm">/* Primary, 1 8-bit, fpu ld/st	*/</span><span class="cp"></span>
<span class="cp">#define ASI_FL8_S		0xd1 </span><span class="cm">/* Secondary, 1 8-bit, fpu ld/st	*/</span><span class="cp"></span>
<span class="cp">#define ASI_FL16_P		0xd2 </span><span class="cm">/* Primary, 1 16-bit, fpu ld/st	*/</span><span class="cp"></span>
<span class="cp">#define ASI_FL16_S		0xd3 </span><span class="cm">/* Secondary, 1 16-bit, fpu ld/st	*/</span><span class="cp"></span>
<span class="cp">#define ASI_FL8_PL		0xd8 </span><span class="cm">/* Primary, 1 8-bit, fpu ld/st, L	*/</span><span class="cp"></span>
<span class="cp">#define ASI_FL8_SL		0xd9 </span><span class="cm">/* Secondary, 1 8-bit, fpu ld/st, L*/</span><span class="cp"></span>
<span class="cp">#define ASI_FL16_PL		0xda </span><span class="cm">/* Primary, 1 16-bit, fpu ld/st, L	*/</span><span class="cp"></span>
<span class="cp">#define ASI_FL16_SL		0xdb </span><span class="cm">/* Secondary, 1 16-bit, fpu ld/st,L*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_COMMIT_P	0xe0 </span><span class="cm">/* Primary, blk store commit	*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_COMMIT_S	0xe1 </span><span class="cm">/* Secondary, blk store commit	*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_INIT_QUAD_LDD_P	0xe2 </span><span class="cm">/* (NG) init-store, twin load,</span>
<span class="cm">				      * primary, implicit</span>
<span class="cm">				      */</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_P		0xf0 </span><span class="cm">/* Primary, blk ld/st		*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_S		0xf1 </span><span class="cm">/* Secondary, blk ld/st		*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_PL		0xf8 </span><span class="cm">/* Primary, blk ld/st, little	*/</span><span class="cp"></span>
<span class="cp">#define ASI_BLK_SL		0xf9 </span><span class="cm">/* Secondary, blk ld/st, little	*/</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _SPARC_ASI_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
