/* Generated by Yosys 0.3.0+ (git sha1 3b52121) */

(* src = "../../verilog/max6682mean.v:1" *)
module MAX6682Mean(Reset_n_i, Clk_i, Enable_i, CpuIntr_o, MAX6682CS_n_o, SPI_Data_i, SPI_Write_o, SPI_ReadNext_o, SPI_Data_o, SPI_FIFOFull_i, SPI_FIFOEmpty_i, SPI_Transmission_i, PauseCounterPreset_i, PeriodCounterPresetH_i, PeriodCounterPresetL_i, SensorValue_o, Threshold_i, SPI_CPOL_o, SPI_CPHA_o, SPI_LSBFE_o);
  (* src = "../../verilog/max6682mean.v:287" *)
  wire [15:0] \$0\Accumulator[15:0] ;
  (* src = "../../verilog/max6682mean.v:287" *)
  wire [15:0] \$0\LastValue[15:0] ;
  (* src = "../../verilog/max6682mean.v:231" *)
  wire [15:0] \$0\PauseTimer[15:0] ;
  (* src = "../../verilog/max6682mean.v:256" *)
  wire [31:0] \$0\SensorFSM_Timer[31:0] ;
  (* src = "../../verilog/max6682mean.v:112" *)
  wire \$2\PauseTimerPreset[0:0] ;
  (* src = "../../verilog/max6682mean.v:112" *)
  wire \$2\SPI_FSM_Start[0:0] ;
  (* src = "../../verilog/max6682mean.v:112" *)
  wire \$2\SensorFSM_TimerPreset[0:0] ;
  (* src = "../../verilog/max6682mean.v:303" *)
  wire [15:0] \$add$../../verilog/max6682mean.v:303$35_Y ;
  wire \$auto$opt_reduce.cc:126:opt_mux$2097 ;
  wire \$auto$opt_reduce.cc:126:opt_mux$2103 ;
  wire \$auto$opt_reduce.cc:126:opt_mux$2109 ;
  wire \$procmux$1019_CMP ;
  wire \$procmux$1024_CMP ;
  wire \$procmux$1027_CMP ;
  wire \$procmux$1121_CMP ;
  wire \$procmux$1188_CMP ;
  wire \$procmux$1325_CMP ;
  wire \$procmux$1392_CMP ;
  wire \$procmux$1529_CMP ;
  wire \$procmux$1596_CMP ;
  wire \$procmux$1663_CMP ;
  wire [15:0] \$procmux$1729_Y ;
  wire [31:0] \$procmux$1735_Y ;
  wire [15:0] \$procmux$1741_Y ;
  (* src = "../../verilog/max6682mean.v:245" *)
  wire [15:0] \$sub$../../verilog/max6682mean.v:245$25_Y ;
  (* src = "../../verilog/max6682mean.v:270" *)
  wire [31:0] \$sub$../../verilog/max6682mean.v:270$30_Y ;
  (* src = "../../verilog/max6682mean.v:283" *)
  wire [15:0] AbsDiffResult;
  (* src = "../../verilog/max6682mean.v:281" *)
  wire [15:0] Accumulator;
  (* src = "../../verilog/max6682mean.v:54" *)
  wire [7:0] Byte0;
  (* src = "../../verilog/max6682mean.v:55" *)
  wire [7:0] Byte1;
  (* intersynth_port = "Clk_i" *)
  (* src = "../../verilog/max6682mean.v:5" *)
  input Clk_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "ReconfModuleIRQs_s" *)
  (* src = "../../verilog/max6682mean.v:9" *)
  output CpuIntr_o;
  (* src = "../../verilog/max6682mean.v:313" *)
  wire [16:0] DiffAB;
  (* src = "../../verilog/max6682mean.v:314" *)
  wire [15:0] DiffBA;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "ReconfModuleIn_s" *)
  (* src = "../../verilog/max6682mean.v:7" *)
  input Enable_i;
  (* src = "../../verilog/max6682mean.v:282" *)
  wire [15:0] LastValue;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "Outputs_o" *)
  (* src = "../../verilog/max6682mean.v:11" *)
  output MAX6682CS_n_o;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "PauseCounterPreset_i" *)
  (* src = "../../verilog/max6682mean.v:27" *)
  input [15:0] PauseCounterPreset_i;
  (* src = "../../verilog/max6682mean.v:229" *)
  wire [15:0] PauseTimer;
  (* src = "../../verilog/max6682mean.v:89" *)
  wire PauseTimerEnable;
  (* src = "../../verilog/max6682mean.v:90" *)
  wire PauseTimerOvfl;
  (* src = "../../verilog/max6682mean.v:88" *)
  wire PauseTimerPreset;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "PeriodCounterPresetH_i" *)
  (* src = "../../verilog/max6682mean.v:29" *)
  input [15:0] PeriodCounterPresetH_i;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "PeriodCounterPresetL_i" *)
  (* src = "../../verilog/max6682mean.v:31" *)
  input [15:0] PeriodCounterPresetL_i;
  (* intersynth_port = "Reset_n_i" *)
  (* src = "../../verilog/max6682mean.v:3" *)
  input Reset_n_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_CPHA" *)
  (* src = "../../verilog/max6682mean.v:39" *)
  output SPI_CPHA_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_CPOL" *)
  (* src = "../../verilog/max6682mean.v:37" *)
  output SPI_CPOL_o;
  (* intersynth_conntype = "Byte" *)
  (* intersynth_port = "SPI_DataOut" *)
  (* src = "../../verilog/max6682mean.v:13" *)
  input [7:0] SPI_Data_i;
  (* intersynth_conntype = "Byte" *)
  (* intersynth_port = "SPI_DataIn" *)
  (* src = "../../verilog/max6682mean.v:19" *)
  output [7:0] SPI_Data_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_FIFOEmpty" *)
  (* src = "../../verilog/max6682mean.v:23" *)
  input SPI_FIFOEmpty_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_FIFOFull" *)
  (* src = "../../verilog/max6682mean.v:21" *)
  input SPI_FIFOFull_i;
  (* src = "../../verilog/max6682mean.v:53" *)
  wire SPI_FSM_Done;
  (* src = "../../verilog/max6682mean.v:52" *)
  wire SPI_FSM_Start;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_LSBFE" *)
  (* src = "../../verilog/max6682mean.v:41" *)
  output SPI_LSBFE_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_ReadNext" *)
  (* src = "../../verilog/max6682mean.v:17" *)
  output SPI_ReadNext_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_Transmission" *)
  (* src = "../../verilog/max6682mean.v:25" *)
  input SPI_Transmission_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "SPI_Write" *)
  (* src = "../../verilog/max6682mean.v:15" *)
  output SPI_Write_o;
  (* src = "../../verilog/max6682mean.v:96" *)
  wire SensorFSM_AddValue;
  (* src = "../../verilog/max6682mean.v:94" *)
  wire SensorFSM_DiffTooLarge;
  (* src = "../../verilog/max6682mean.v:97" *)
  wire SensorFSM_StoreNewValue;
  (* src = "../../verilog/max6682mean.v:95" *)
  wire SensorFSM_StoreValue;
  (* src = "../../verilog/max6682mean.v:254" *)
  wire [31:0] SensorFSM_Timer;
  (* src = "../../verilog/max6682mean.v:93" *)
  wire SensorFSM_TimerEnable;
  (* src = "../../verilog/max6682mean.v:91" *)
  wire SensorFSM_TimerOvfl;
  (* src = "../../verilog/max6682mean.v:92" *)
  wire SensorFSM_TimerPreset;
  (* src = "../../verilog/max6682mean.v:280" *)
  wire [15:0] SensorValue;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "SensorValue_o" *)
  (* src = "../../verilog/max6682mean.v:33" *)
  output [15:0] SensorValue_o;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "Threshold_i" *)
  (* src = "../../verilog/max6682mean.v:35" *)
  input [15:0] Threshold_i;
  (* src = "../../verilog/max6682mean.v:303" *)
  \$add  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000010000),
    .Y_WIDTH(32'b00000000000000000000000000010000)
  ) \$add$../../verilog/max6682mean.v:303$35  (
    .A(Accumulator),
    .B({ 5'b00000, Byte1, Byte0[7:5] }),
    .Y(\$add$../../verilog/max6682mean.v:303$35_Y )
  );
  \$reduce_or  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000011),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$auto$opt_reduce.cc:130:opt_mux$2098  (
    .A({ \$procmux$1529_CMP , \$procmux$1325_CMP , \$procmux$1121_CMP  }),
    .Y(\$auto$opt_reduce.cc:126:opt_mux$2097 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000011),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$auto$opt_reduce.cc:130:opt_mux$2104  (
    .A({ \$procmux$1392_CMP , \$procmux$1188_CMP , \$procmux$1019_CMP  }),
    .Y(\$auto$opt_reduce.cc:126:opt_mux$2103 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000011),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$auto$opt_reduce.cc:130:opt_mux$2110  (
    .A({ \$procmux$1596_CMP , \$procmux$1392_CMP , \$procmux$1188_CMP  }),
    .Y(\$auto$opt_reduce.cc:126:opt_mux$2109 )
  );
  (* src = "../../verilog/max6682mean.v:250" *)
  \$eq  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000010000),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$eq$../../verilog/max6682mean.v:250$26  (
    .A(PauseTimer),
    .B(16'b0000000000000000),
    .Y(PauseTimerOvfl)
  );
  (* src = "../../verilog/max6682mean.v:275" *)
  \$eq  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000100000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000100000),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$eq$../../verilog/max6682mean.v:275$31  (
    .A(SensorFSM_Timer),
    .B(0),
    .Y(SensorFSM_TimerOvfl)
  );
  (* fsm_encoding = "auto" *)
  (* src = "../../verilog/max6682mean.v:86" *)
  \$fsm  #(
    .ARST_POLARITY(1'b0),
    .CLK_POLARITY(1'b1),
    .CTRL_IN_WIDTH(32'b00000000000000000000000000000100),
    .CTRL_OUT_WIDTH(32'b00000000000000000000000000001010),
    .NAME("\\SensorFSM_State"),
    .STATE_BITS(32'b00000000000000000000000000000100),
    .STATE_NUM(32'b00000000000000000000000000001010),
    .STATE_NUM_LOG2(32'b00000000000000000000000000000100),
    .STATE_RST(32'b00000000000000000000000000000000),
    .STATE_TABLE(40'b0111001101011001000101100010010010000000),
    .TRANS_NUM(32'b00000000000000000000000000010100),
    .TRANS_TABLE(440'b1001zz0z100100100000001001zz1z000100100000001000zz0z100000000010001000zz1z001000000010000111zz0z011100001000000111zz1z010000001000000110zzzz0101100000000001010zz10101000000001001011zz1001100000000100101zzz0000000000000100100z1zz100100010000000100z0zz010000010000000011z1zz100000000000010011z0zz001100000000010010z1zz011100000100000010z0zz001000000100000001z1zz011001000000000001z0zz000101000000000000zzz1010100000001000000zzz000000000000100)
  ) \$fsm$\SensorFSM_State$2115  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .CTRL_IN({ SensorFSM_TimerOvfl, SPI_FSM_Done, PauseTimerOvfl, Enable_i }),
    .CTRL_OUT({ \$procmux$1663_CMP , \$procmux$1596_CMP , \$procmux$1529_CMP , \$procmux$1392_CMP , \$procmux$1325_CMP , \$procmux$1188_CMP , \$procmux$1121_CMP , \$procmux$1027_CMP , \$procmux$1024_CMP , \$procmux$1019_CMP  })
  );
  (* src = "../../verilog/max6682mean.v:319" *)
  \$gt  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000010000),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$gt$../../verilog/max6682mean.v:319$39  (
    .A(AbsDiffResult),
    .B(Threshold_i),
    .Y(SensorFSM_DiffTooLarge)
  );
  (* src = "../../verilog/max6682mean.v:231" *)
  \$adff  #(
    .ARST_POLARITY(1'b0),
    .ARST_VALUE(16'b0000000000000000),
    .CLK_POLARITY(1'b1),
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procdff$2089  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .D(\$0\PauseTimer[15:0] ),
    .Q(PauseTimer)
  );
  (* src = "../../verilog/max6682mean.v:256" *)
  \$adff  #(
    .ARST_POLARITY(1'b0),
    .ARST_VALUE(32'b00000000000000000000000000000000),
    .CLK_POLARITY(1'b1),
    .WIDTH(32'b00000000000000000000000000100000)
  ) \$procdff$2090  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .D(\$0\SensorFSM_Timer[31:0] ),
    .Q(SensorFSM_Timer)
  );
  (* src = "../../verilog/max6682mean.v:287" *)
  \$adff  #(
    .ARST_POLARITY(1'b0),
    .ARST_VALUE(16'b0000000000000000),
    .CLK_POLARITY(1'b1),
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procdff$2091  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .D(\$0\Accumulator[15:0] ),
    .Q(Accumulator)
  );
  (* src = "../../verilog/max6682mean.v:287" *)
  \$adff  #(
    .ARST_POLARITY(1'b0),
    .ARST_VALUE(16'b0000000000000000),
    .CLK_POLARITY(1'b1),
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procdff$2092  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .D(\$0\LastValue[15:0] ),
    .Q(LastValue)
  );
  \$not  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$1051  (
    .A(SPI_FSM_Done),
    .Y(\$2\PauseTimerPreset[0:0] )
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procmux$1729  (
    .A(PauseTimer),
    .B(\$sub$../../verilog/max6682mean.v:245$25_Y ),
    .S(PauseTimerEnable),
    .Y(\$procmux$1729_Y )
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procmux$1732  (
    .A(\$procmux$1729_Y ),
    .B(PauseCounterPreset_i),
    .S(PauseTimerPreset),
    .Y(\$0\PauseTimer[15:0] )
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000100000)
  ) \$procmux$1735  (
    .A(SensorFSM_Timer),
    .B(\$sub$../../verilog/max6682mean.v:270$30_Y ),
    .S(SensorFSM_TimerEnable),
    .Y(\$procmux$1735_Y )
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000100000)
  ) \$procmux$1738  (
    .A(\$procmux$1735_Y ),
    .B({ PeriodCounterPresetH_i, PeriodCounterPresetL_i }),
    .S(SensorFSM_TimerPreset),
    .Y(\$0\SensorFSM_Timer[31:0] )
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procmux$1741  (
    .A(Accumulator),
    .B(\$add$../../verilog/max6682mean.v:303$35_Y ),
    .S(SensorFSM_AddValue),
    .Y(\$procmux$1741_Y )
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procmux$1744  (
    .A(\$procmux$1741_Y ),
    .B({ 5'b00000, Byte1, Byte0[7:5] }),
    .S(SensorFSM_StoreValue),
    .Y(\$0\Accumulator[15:0] )
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procmux$1753  (
    .A(LastValue),
    .B(Accumulator),
    .S(CpuIntr_o),
    .Y(\$0\LastValue[15:0] )
  );
  \$and  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$374  (
    .A(\$procmux$1663_CMP ),
    .B(SensorFSM_DiffTooLarge),
    .Y(CpuIntr_o)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$414  (
    .A(1'b0),
    .B({ SPI_FSM_Done, 1'b1 }),
    .S({ \$auto$opt_reduce.cc:126:opt_mux$2103 , \$auto$opt_reduce.cc:126:opt_mux$2097  }),
    .Y(PauseTimerEnable)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$448  (
    .A(1'b1),
    .B({ \$2\PauseTimerPreset[0:0] , 1'b0 }),
    .S({ \$auto$opt_reduce.cc:126:opt_mux$2103 , \$auto$opt_reduce.cc:126:opt_mux$2097  }),
    .Y(PauseTimerPreset)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$482  (
    .A(1'b0),
    .B({ \$2\SPI_FSM_Start[0:0] , PauseTimerOvfl }),
    .S({ \$procmux$1024_CMP , \$auto$opt_reduce.cc:126:opt_mux$2097  }),
    .Y(SPI_FSM_Start)
  );
  \$and  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$513  (
    .A(\$auto$opt_reduce.cc:126:opt_mux$2109 ),
    .B(SPI_FSM_Done),
    .Y(SensorFSM_AddValue)
  );
  \$and  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$599  (
    .A(\$procmux$1019_CMP ),
    .B(SPI_FSM_Done),
    .Y(SensorFSM_StoreValue)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$672  (
    .A(1'b0),
    .B({ Enable_i, 1'b1 }),
    .S({ \$procmux$1027_CMP , \$procmux$1024_CMP  }),
    .Y(SensorFSM_TimerEnable)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$706  (
    .A(1'b1),
    .B({ \$2\SensorFSM_TimerPreset[0:0] , 1'b0 }),
    .S({ \$procmux$1027_CMP , \$procmux$1024_CMP  }),
    .Y(SensorFSM_TimerPreset)
  );
  \$not  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$777  (
    .A(Enable_i),
    .Y(\$2\SensorFSM_TimerPreset[0:0] )
  );
  \$and  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$844  (
    .A(Enable_i),
    .B(SensorFSM_TimerOvfl),
    .Y(\$2\SPI_FSM_Start[0:0] )
  );
  (* src = "../../verilog/max6682mean.v:245" *)
  \$sub  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000010000)
  ) \$sub$../../verilog/max6682mean.v:245$25  (
    .A(PauseTimer),
    .B(1'b1),
    .Y(\$sub$../../verilog/max6682mean.v:245$25_Y )
  );
  (* src = "../../verilog/max6682mean.v:270" *)
  \$sub  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000100000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000100000)
  ) \$sub$../../verilog/max6682mean.v:270$30  (
    .A(SensorFSM_Timer),
    .B(1'b1),
    .Y(\$sub$../../verilog/max6682mean.v:270$30_Y )
  );
  (* src = "../../verilog/max6682mean.v:315" *)
  \$sub  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000010001),
    .Y_WIDTH(32'b00000000000000000000000000010001)
  ) \$sub$../../verilog/max6682mean.v:315$36  (
    .A({ 1'b0, LastValue }),
    .B({ 1'b0, Accumulator }),
    .Y(DiffAB)
  );
  (* src = "../../verilog/max6682mean.v:316" *)
  \$sub  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000010000),
    .Y_WIDTH(32'b00000000000000000000000000010000)
  ) \$sub$../../verilog/max6682mean.v:316$37  (
    .A(Accumulator),
    .B(LastValue),
    .Y(DiffBA)
  );
  (* src = "../../verilog/max6682mean.v:317" *)
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$ternary$../../verilog/max6682mean.v:317$38  (
    .A(DiffAB[15:0]),
    .B(DiffBA),
    .S(DiffAB[16]),
    .Y(AbsDiffResult)
  );
  (* src = "../../verilog/max6682mean.v:57" *)
  SPI_FSM SPI_FSM_1 (
    .Byte0(Byte0),
    .Byte1(Byte1),
    .Clk_i(Clk_i),
    .MAX6682CS_n_o(MAX6682CS_n_o),
    .Reset_n_i(Reset_n_i),
    .SPI_Data_i(SPI_Data_i),
    .SPI_FSM_Done(SPI_FSM_Done),
    .SPI_FSM_Start(SPI_FSM_Start),
    .SPI_ReadNext_o(SPI_ReadNext_o),
    .SPI_Transmission_i(SPI_Transmission_i),
    .SPI_Write_o(SPI_Write_o)
  );
  assign SPI_CPHA_o = 1'b0;
  assign SPI_CPOL_o = 1'b0;
  assign SPI_Data_o = 8'b00000000;
  assign SPI_LSBFE_o = 1'b0;
  assign SensorFSM_StoreNewValue = CpuIntr_o;
  assign SensorValue = { 5'b00000, Byte1, Byte0[7:5] };
  assign SensorValue_o = LastValue;
endmodule

(* src = "../../verilog/spifsm.v:1" *)
module SPI_FSM(Reset_n_i, Clk_i, SPI_FSM_Start, SPI_Transmission_i, MAX6682CS_n_o, SPI_Write_o, SPI_ReadNext_o, SPI_FSM_Done, SPI_Data_i, Byte0, Byte1);
  (* src = "../../verilog/spifsm.v:117" *)
  wire [7:0] \$0\Byte0[7:0] ;
  (* src = "../../verilog/spifsm.v:117" *)
  wire [7:0] \$0\Byte1[7:0] ;
  (* src = "../../verilog/spifsm.v:50" *)
  wire \$2\MAX6682CS_n_o[0:0] ;
  (* src = "../../verilog/spifsm.v:50" *)
  wire \$2\SPI_FSM_Wr1[0:0] ;
  wire \$auto$opt_reduce.cc:126:opt_mux$2101 ;
  wire \$auto$opt_reduce.cc:126:opt_mux$2111 ;
  wire \$procmux$1864_CMP ;
  wire \$procmux$1865_CMP ;
  wire \$procmux$1866_CMP ;
  wire \$procmux$1869_CMP ;
  (* src = "../../verilog/spifsm.v:11" *)
  output [7:0] Byte0;
  (* src = "../../verilog/spifsm.v:12" *)
  output [7:0] Byte1;
  (* src = "../../verilog/spifsm.v:3" *)
  input Clk_i;
  (* src = "../../verilog/spifsm.v:6" *)
  output MAX6682CS_n_o;
  (* src = "../../verilog/spifsm.v:2" *)
  input Reset_n_i;
  (* src = "../../verilog/spifsm.v:10" *)
  input [7:0] SPI_Data_i;
  (* src = "../../verilog/spifsm.v:9" *)
  output SPI_FSM_Done;
  (* src = "../../verilog/spifsm.v:4" *)
  input SPI_FSM_Start;
  (* src = "../../verilog/spifsm.v:24" *)
  wire SPI_FSM_Wr0;
  (* src = "../../verilog/spifsm.v:23" *)
  wire SPI_FSM_Wr1;
  (* src = "../../verilog/spifsm.v:8" *)
  output SPI_ReadNext_o;
  (* src = "../../verilog/spifsm.v:5" *)
  input SPI_Transmission_i;
  (* src = "../../verilog/spifsm.v:7" *)
  output SPI_Write_o;
  \$reduce_or  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000100),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$auto$opt_reduce.cc:130:opt_mux$2102  (
    .A({ SPI_FSM_Wr0, \$procmux$1866_CMP , \$procmux$1865_CMP , \$procmux$1864_CMP  }),
    .Y(\$auto$opt_reduce.cc:126:opt_mux$2101 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000010),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$auto$opt_reduce.cc:130:opt_mux$2112  (
    .A({ SPI_FSM_Done, \$procmux$1869_CMP  }),
    .Y(\$auto$opt_reduce.cc:126:opt_mux$2111 )
  );
  (* fsm_encoding = "auto" *)
  (* src = "../../verilog/spifsm.v:21" *)
  \$fsm  #(
    .ARST_POLARITY(1'b0),
    .CLK_POLARITY(1'b1),
    .CTRL_IN_WIDTH(32'b00000000000000000000000000000010),
    .CTRL_OUT_WIDTH(32'b00000000000000000000000000000110),
    .NAME("\\SPI_FSM_State"),
    .STATE_BITS(32'b00000000000000000000000000000011),
    .STATE_NUM(32'b00000000000000000000000000000110),
    .STATE_NUM_LOG2(32'b00000000000000000000000000000011),
    .STATE_RST(32'b00000000000000000000000000000000),
    .STATE_TABLE(18'b011101001010100000),
    .TRANS_NUM(32'b00000000000000000000000000001001),
    .TRANS_TABLE(126'b1011z1010000011010z001000001100z1011010000100z0000010000011zz010000100010zz101000010001zz100100000000z1011001000000z0000001000)
  ) \$fsm$\SPI_FSM_State$2127  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .CTRL_IN({ SPI_Transmission_i, SPI_FSM_Start }),
    .CTRL_OUT({ SPI_FSM_Wr0, SPI_FSM_Done, \$procmux$1869_CMP , \$procmux$1866_CMP , \$procmux$1865_CMP , \$procmux$1864_CMP  })
  );
  (* src = "../../verilog/spifsm.v:117" *)
  \$adff  #(
    .ARST_POLARITY(1'b0),
    .ARST_VALUE(8'b00000000),
    .CLK_POLARITY(1'b1),
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$procdff$2094  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .D(\$0\Byte0[7:0] ),
    .Q(Byte0)
  );
  (* src = "../../verilog/spifsm.v:117" *)
  \$adff  #(
    .ARST_POLARITY(1'b0),
    .ARST_VALUE(8'b00000000),
    .CLK_POLARITY(1'b1),
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$procdff$2095  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .D(\$0\Byte1[7:0] ),
    .Q(Byte1)
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$procmux$1756  (
    .A(Byte0),
    .B(SPI_Data_i),
    .S(SPI_FSM_Wr0),
    .Y(\$0\Byte0[7:0] )
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000001000)
  ) \$procmux$1763  (
    .A(Byte1),
    .B(SPI_Data_i),
    .S(SPI_FSM_Wr1),
    .Y(\$0\Byte1[7:0] )
  );
  \$and  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$1891  (
    .A(\$procmux$1864_CMP ),
    .B(\$2\SPI_FSM_Wr1[0:0] ),
    .Y(SPI_FSM_Wr1)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$1902  (
    .A(1'b0),
    .B({ \$2\SPI_FSM_Wr1[0:0] , 1'b1 }),
    .S({ \$procmux$1864_CMP , SPI_FSM_Wr0 }),
    .Y(SPI_ReadNext_o)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$1915  (
    .A(1'b1),
    .B({ 1'b0, \$2\MAX6682CS_n_o[0:0]  }),
    .S({ \$auto$opt_reduce.cc:126:opt_mux$2101 , \$auto$opt_reduce.cc:126:opt_mux$2111  }),
    .Y(MAX6682CS_n_o)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$1943  (
    .A(1'b0),
    .B({ 1'b1, SPI_FSM_Start }),
    .S({ \$procmux$1866_CMP , \$auto$opt_reduce.cc:126:opt_mux$2111  }),
    .Y(SPI_Write_o)
  );
  \$not  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$1980  (
    .A(SPI_FSM_Start),
    .Y(\$2\MAX6682CS_n_o[0:0] )
  );
  \$not  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$2020  (
    .A(SPI_Transmission_i),
    .Y(\$2\SPI_FSM_Wr1[0:0] )
  );
endmodule
