INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_4/project_4.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_4/project_4.srcs/sim_1/new/buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_tb
