Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Dec 11 10:54:23 2018
| Host             : eee-cmp-52 running 64-bit major release  (build 9200)
| Command          : report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.805        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.675        |
| Device Static (W)        | 0.130        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.2         |
| Junction Temperature (C) | 45.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.017 |       11 |       --- |             --- |
| Slice Logic    |     0.012 |     4525 |       --- |             --- |
|   LUT as Logic |     0.010 |     2084 |     17600 |           11.84 |
|   CARRY4       |     0.001 |      186 |      4400 |            4.23 |
|   Register     |    <0.001 |     1816 |     35200 |            5.16 |
|   F7/F8 Muxes  |    <0.001 |       50 |     17600 |            0.28 |
|   Others       |     0.000 |      185 |       --- |             --- |
| Signals        |     0.015 |     3945 |       --- |             --- |
| Block RAM      |     0.035 |     16.5 |        60 |           27.50 |
| PLL            |     0.102 |        1 |         2 |           50.00 |
| DSPs           |     0.013 |       11 |        80 |           13.75 |
| I/O            |     0.199 |       49 |       100 |           49.00 |
| PS7            |     1.283 |        1 |       --- |             --- |
| Static Power   |     0.130 |          |           |                 |
| Total          |     1.805 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.106 |       0.098 |      0.008 |
| Vccaux    |       1.800 |     0.065 |       0.056 |      0.008 |
| Vcco33    |       3.300 |     0.058 |       0.057 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.700 |       0.669 |      0.031 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------+-------------------------------------------------------------------------+-----------------+
| Clock        | Domain                                                                  | Constraint (ns) |
+--------------+-------------------------------------------------------------------------+-----------------+
| adc_clk      | adc_clk_p_i                                                             |             8.0 |
| clk_fpga_0   | i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             8.0 |
| dac_2clk_out | i_analog/dac_2clk_out                                                   |             4.0 |
| dac_2ph_out  | i_analog/dac_2ph_out                                                    |             4.0 |
| dac_clk_fb   | i_analog/dac_clk_fb                                                     |             8.0 |
| dac_clk_out  | i_analog/dac_clk_out                                                    |             8.0 |
+--------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| red_pitaya_top               |     1.675 |
|   LIA                        |     0.005 |
|   i_analog                   |     0.110 |
|   i_pid                      |     0.002 |
|     i_bridge_pid             |    <0.001 |
|   i_ps                       |     1.289 |
|     i_gp0_slave              |     0.001 |
|     i_hp0_dmaster            |     0.005 |
|     system_i                 |     1.283 |
|       system_i               |     1.283 |
|         processing_system7_0 |     1.283 |
|           inst               |     1.283 |
|         xlconcat_0           |     0.000 |
|   i_scope                    |     0.070 |
|     adc_a_buffer             |    <0.001 |
|     adc_b_buffer             |    <0.001 |
|     i_bridge_scope           |    <0.001 |
|     i_dfilt1_cha             |     0.009 |
|     i_dfilt1_chb             |     0.009 |
|   sigGen                     |     0.002 |
+------------------------------+-----------+


