Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 11 16:42:36 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       36          
HPDR-1     Warning           Port pin direction inconsistency  16          
LUTAR-1    Warning           LUT drives async reset alert      2           
TIMING-20  Warning           Non-clocked latch                 16          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (26)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_COMM_RW (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/o_SET_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arm_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: w_ADC_TRIG_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.879        0.000                      0                  345        0.161        0.000                      0                  345        2.000        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.879        0.000                      0                  345        0.161        0.000                      0                  345        2.000        0.000                       0                   177  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.828ns (24.801%)  route 2.511ns (75.199%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.564    -0.929    clk_out1
    SLICE_X9Y35          FDRE                                         r  v_TrigCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  v_TrigCount_reg[1]/Q
                         net (fo=3, routed)           0.847     0.374    v_TrigCount_reg[1]
    SLICE_X11Y36         LUT5 (Prop_lut5_I2_O)        0.124     0.498 f  FSM_onehot_s_byte[1]_i_15/O
                         net (fo=1, routed)           0.574     1.073    FSM_onehot_s_byte[1]_i_15_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I2_O)        0.124     1.197 r  FSM_onehot_s_byte[1]_i_3/O
                         net (fo=6, routed)           0.438     1.634    FSM_onehot_s_byte[1]_i_3_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  count[15]_i_1/O
                         net (fo=16, routed)          0.651     2.410    count[15]_i_1_n_0
    SLICE_X10Y39         FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.449     3.473    clk_out1
    SLICE_X10Y39         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.563     4.036    
                         clock uncertainty           -0.224     3.812    
    SLICE_X10Y39         FDRE (Setup_fdre_C_R)       -0.524     3.288    count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.828ns (24.801%)  route 2.511ns (75.199%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.564    -0.929    clk_out1
    SLICE_X9Y35          FDRE                                         r  v_TrigCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  v_TrigCount_reg[1]/Q
                         net (fo=3, routed)           0.847     0.374    v_TrigCount_reg[1]
    SLICE_X11Y36         LUT5 (Prop_lut5_I2_O)        0.124     0.498 f  FSM_onehot_s_byte[1]_i_15/O
                         net (fo=1, routed)           0.574     1.073    FSM_onehot_s_byte[1]_i_15_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I2_O)        0.124     1.197 r  FSM_onehot_s_byte[1]_i_3/O
                         net (fo=6, routed)           0.438     1.634    FSM_onehot_s_byte[1]_i_3_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  count[15]_i_1/O
                         net (fo=16, routed)          0.651     2.410    count[15]_i_1_n_0
    SLICE_X10Y39         FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.449     3.473    clk_out1
    SLICE_X10Y39         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.563     4.036    
                         clock uncertainty           -0.224     3.812    
    SLICE_X10Y39         FDRE (Setup_fdre_C_R)       -0.524     3.288    count_reg[14]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.828ns (24.801%)  route 2.511ns (75.199%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.564    -0.929    clk_out1
    SLICE_X9Y35          FDRE                                         r  v_TrigCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  v_TrigCount_reg[1]/Q
                         net (fo=3, routed)           0.847     0.374    v_TrigCount_reg[1]
    SLICE_X11Y36         LUT5 (Prop_lut5_I2_O)        0.124     0.498 f  FSM_onehot_s_byte[1]_i_15/O
                         net (fo=1, routed)           0.574     1.073    FSM_onehot_s_byte[1]_i_15_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I2_O)        0.124     1.197 r  FSM_onehot_s_byte[1]_i_3/O
                         net (fo=6, routed)           0.438     1.634    FSM_onehot_s_byte[1]_i_3_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  count[15]_i_1/O
                         net (fo=16, routed)          0.651     2.410    count[15]_i_1_n_0
    SLICE_X10Y39         FDRE                                         r  count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.449     3.473    clk_out1
    SLICE_X10Y39         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.563     4.036    
                         clock uncertainty           -0.224     3.812    
    SLICE_X10Y39         FDRE (Setup_fdre_C_R)       -0.524     3.288    count_reg[15]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 v_DelCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.353ns (35.000%)  route 2.513ns (65.000%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.631    -0.862    clk_out1
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.443 r  v_DelCount_reg[9]/Q
                         net (fo=3, routed)           1.334     0.891    v_DelCount_reg_n_0_[9]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.297     1.188 r  FSM_onehot_s_byte[1]_i_12/O
                         net (fo=1, routed)           0.000     1.188    FSM_onehot_s_byte[1]_i_12_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.701 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.179     2.880    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.124     3.004 r  v_DelCount[0]_i_1/O
                         net (fo=1, routed)           0.000     3.004    v_DelCount[0]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446     3.470    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[0]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.224     3.809    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.077     3.886    v_DelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          3.886    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 v_DelCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.353ns (35.277%)  route 2.482ns (64.723%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.631    -0.862    clk_out1
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.443 r  v_DelCount_reg[9]/Q
                         net (fo=3, routed)           1.334     0.891    v_DelCount_reg_n_0_[9]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.297     1.188 r  FSM_onehot_s_byte[1]_i_12/O
                         net (fo=1, routed)           0.000     1.188    FSM_onehot_s_byte[1]_i_12_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.701 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.149     2.849    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.124     2.973 r  v_DelCount[7]_i_1/O
                         net (fo=1, routed)           0.000     2.973    v_DelCount[7]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446     3.470    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[7]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.224     3.809    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.079     3.888    v_DelCount_reg[7]
  -------------------------------------------------------------------
                         required time                          3.888    
                         arrival time                          -2.973    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 v_DelCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.353ns (35.314%)  route 2.478ns (64.686%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.631    -0.862    clk_out1
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.443 r  v_DelCount_reg[9]/Q
                         net (fo=3, routed)           1.334     0.891    v_DelCount_reg_n_0_[9]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.297     1.188 r  FSM_onehot_s_byte[1]_i_12/O
                         net (fo=1, routed)           0.000     1.188    FSM_onehot_s_byte[1]_i_12_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.701 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.145     2.845    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.124     2.969 r  v_DelCount[3]_i_1/O
                         net (fo=1, routed)           0.000     2.969    v_DelCount[3]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446     3.470    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[3]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.224     3.809    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.079     3.888    v_DelCount_reg[3]
  -------------------------------------------------------------------
                         required time                          3.888    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 v_DelCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.345ns (34.865%)  route 2.513ns (65.135%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.631    -0.862    clk_out1
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.443 r  v_DelCount_reg[9]/Q
                         net (fo=3, routed)           1.334     0.891    v_DelCount_reg_n_0_[9]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.297     1.188 r  FSM_onehot_s_byte[1]_i_12/O
                         net (fo=1, routed)           0.000     1.188    FSM_onehot_s_byte[1]_i_12_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.701 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.179     2.880    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.116     2.996 r  v_DelCount[5]_i_1/O
                         net (fo=1, routed)           0.000     2.996    v_DelCount[5]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446     3.470    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[5]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.224     3.809    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.118     3.927    v_DelCount_reg[5]
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 v_DelCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.348ns (35.193%)  route 2.482ns (64.807%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.631    -0.862    clk_out1
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.443 r  v_DelCount_reg[9]/Q
                         net (fo=3, routed)           1.334     0.891    v_DelCount_reg_n_0_[9]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.297     1.188 r  FSM_onehot_s_byte[1]_i_12/O
                         net (fo=1, routed)           0.000     1.188    FSM_onehot_s_byte[1]_i_12_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.701 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.149     2.849    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.119     2.968 r  v_DelCount[8]_i_1/O
                         net (fo=1, routed)           0.000     2.968    v_DelCount[8]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446     3.470    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[8]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.224     3.809    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.118     3.927    v_DelCount_reg[8]
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 v_DelCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.346ns (35.196%)  route 2.478ns (64.804%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.631    -0.862    clk_out1
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.443 r  v_DelCount_reg[9]/Q
                         net (fo=3, routed)           1.334     0.891    v_DelCount_reg_n_0_[9]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.297     1.188 r  FSM_onehot_s_byte[1]_i_12/O
                         net (fo=1, routed)           0.000     1.188    FSM_onehot_s_byte[1]_i_12_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.701 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.145     2.845    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.117     2.962 r  v_DelCount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.962    v_DelCount[4]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446     3.470    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[4]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.224     3.809    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.118     3.927    v_DelCount_reg[4]
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -2.962    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.569%)  route 2.410ns (74.431%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.564    -0.929    clk_out1
    SLICE_X9Y35          FDRE                                         r  v_TrigCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  v_TrigCount_reg[1]/Q
                         net (fo=3, routed)           0.847     0.374    v_TrigCount_reg[1]
    SLICE_X11Y36         LUT5 (Prop_lut5_I2_O)        0.124     0.498 f  FSM_onehot_s_byte[1]_i_15/O
                         net (fo=1, routed)           0.574     1.073    FSM_onehot_s_byte[1]_i_15_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I2_O)        0.124     1.197 r  FSM_onehot_s_byte[1]_i_3/O
                         net (fo=6, routed)           0.438     1.634    FSM_onehot_s_byte[1]_i_3_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.758 r  count[15]_i_1/O
                         net (fo=16, routed)          0.551     2.309    count[15]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.447     3.471    clk_out1
    SLICE_X10Y37         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.563     4.034    
                         clock uncertainty           -0.224     3.810    
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524     3.286    count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                  0.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            w_ADC_DATA_SIM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.562    -0.602    clk_out1
    SLICE_X11Y36         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  count_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.351    count_reg_n_0_[0]
    SLICE_X11Y35         FDRE                                         r  w_ADC_DATA_SIM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.831    -0.840    clk_out1
    SLICE_X11Y35         FDRE                                         r  w_ADC_DATA_SIM_reg[0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.075    -0.512    w_ADC_DATA_SIM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            w_ADC_DATA_SIM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.562    -0.602    clk_out1
    SLICE_X10Y36         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  count_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.328    count_reg_n_0_[4]
    SLICE_X11Y35         FDRE                                         r  w_ADC_DATA_SIM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.831    -0.840    clk_out1
    SLICE_X11Y35         FDRE                                         r  w_ADC_DATA_SIM_reg[4]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.078    -0.509    w_ADC_DATA_SIM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            w_ADC_DATA_SIM_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.564    -0.600    clk_out1
    SLICE_X10Y38         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  count_reg[9]/Q
                         net (fo=1, routed)           0.112    -0.324    count_reg_n_0_[9]
    SLICE_X11Y37         FDRE                                         r  w_ADC_DATA_SIM_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.832    -0.839    clk_out1
    SLICE_X11Y37         FDRE                                         r  w_ADC_DATA_SIM_reg[9]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.076    -0.510    w_ADC_DATA_SIM_reg[9]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            w_ADC_DATA_SIM_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.564    -0.600    clk_out1
    SLICE_X10Y39         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  count_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.324    count_reg_n_0_[13]
    SLICE_X11Y38         FDRE                                         r  w_ADC_DATA_SIM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.834    -0.837    clk_out1
    SLICE_X11Y38         FDRE                                         r  w_ADC_DATA_SIM_reg[13]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.070    -0.514    w_ADC_DATA_SIM_reg[13]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            w_ADC_DATA_SIM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.562    -0.602    clk_out1
    SLICE_X10Y36         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  count_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.326    count_reg_n_0_[1]
    SLICE_X11Y35         FDRE                                         r  w_ADC_DATA_SIM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.831    -0.840    clk_out1
    SLICE_X11Y35         FDRE                                         r  w_ADC_DATA_SIM_reg[1]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.071    -0.516    w_ADC_DATA_SIM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 v_TrigCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.250ns (64.908%)  route 0.135ns (35.092%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.564    -0.600    clk_out1
    SLICE_X9Y38          FDRE                                         r  v_TrigCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  v_TrigCount_reg[12]/Q
                         net (fo=3, routed)           0.135    -0.324    v_TrigCount_reg[12]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.215 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.215    count_reg[12]_i_1_n_4
    SLICE_X10Y38         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.834    -0.837    clk_out1
    SLICE_X10Y38         FDRE                                         r  count_reg[12]/C
                         clock pessimism              0.273    -0.564    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.134    -0.430    count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.558    -0.606    ext_memRW/CLK
    SLICE_X14Y30         FDRE                                         r  ext_memRW/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  ext_memRW/o_DATA_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.316    MEM_DIST1/w_iLoBYTE_reg[7]_0[2]
    SLICE_X14Y32         FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.828    -0.843    MEM_DIST1/CLK
    SLICE_X14Y32         FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.059    -0.531    MEM_DIST1/o_DATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 v_TrigCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.250ns (64.908%)  route 0.135ns (35.092%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.563    -0.601    clk_out1
    SLICE_X9Y37          FDRE                                         r  v_TrigCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  v_TrigCount_reg[8]/Q
                         net (fo=3, routed)           0.135    -0.325    v_TrigCount_reg[8]
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.216 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.216    count_reg[8]_i_1_n_4
    SLICE_X10Y37         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.832    -0.839    clk_out1
    SLICE_X10Y37         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.273    -0.566    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.134    -0.432    count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 v_TrigCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.252ns (64.865%)  route 0.137ns (35.135%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.563    -0.601    clk_out1
    SLICE_X9Y37          FDRE                                         r  v_TrigCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  v_TrigCount_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.323    v_TrigCount_reg[10]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.212 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.212    count_reg[12]_i_1_n_6
    SLICE_X10Y38         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.834    -0.837    clk_out1
    SLICE_X10Y38         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.273    -0.564    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.134    -0.430    count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 v_TrigCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.175%)  route 0.135ns (34.825%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.562    -0.602    clk_out1
    SLICE_X9Y35          FDRE                                         r  v_TrigCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  v_TrigCount_reg[2]/Q
                         net (fo=3, routed)           0.135    -0.326    v_TrigCount_reg[2]
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.215 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.215    count_reg[4]_i_1_n_6
    SLICE_X10Y36         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.831    -0.840    clk_out1
    SLICE_X10Y36         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.273    -0.567    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.134    -0.433    count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y37     CMPLT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y35     FSM_onehot_s_byte_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y35     FSM_onehot_s_byte_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y30      SETTLE_MEM.v_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y37     CMPLT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y37     CMPLT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y35     FSM_onehot_s_byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y35     FSM_onehot_s_byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y35     FSM_onehot_s_byte_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y35     FSM_onehot_s_byte_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y37     CMPLT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y37     CMPLT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y35     FSM_onehot_s_byte_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y35     FSM_onehot_s_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y35     FSM_onehot_s_byte_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y35     FSM_onehot_s_byte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y30      SETTLE_MEM.v_Count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[2]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.769ns  (logic 4.664ns (53.190%)  route 4.105ns (46.810%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[2]_inst_i_2/G
    SLICE_X15Y32         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[2]_inst_i_2/Q
                         net (fo=1, routed)           0.971     1.530    io_COMM_BUS_OBUFT[2]_inst_i_2_n_0
    SLICE_X15Y26         LUT1 (Prop_lut1_I0_O)        0.124     1.654 f  io_COMM_BUS_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           3.134     4.788    io_COMM_BUS_TRI[2]
    W6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.981     8.769 r  io_COMM_BUS_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     8.769    io_COMM_BUS[2]
    W6                                                                r  io_COMM_BUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[6]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.705ns  (logic 4.706ns (54.059%)  route 3.999ns (45.941%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[6]_inst_i_2/G
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[6]_inst_i_2/Q
                         net (fo=1, routed)           0.655     1.280    io_COMM_BUS_OBUFT[6]_inst_i_2_n_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     1.404 f  io_COMM_BUS_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           3.344     4.748    io_COMM_BUS_TRI[6]
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.957     8.705 r  io_COMM_BUS_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     8.705    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[0]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.692ns  (logic 4.733ns (54.447%)  route 3.960ns (45.553%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[0]_inst_i_2/G
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[0]_inst_i_2/Q
                         net (fo=1, routed)           0.521     1.146    io_COMM_BUS_OBUFT[0]_inst_i_2_n_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     1.270 f  io_COMM_BUS_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           3.439     4.709    io_COMM_BUS_TRI[0]
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.984     8.692 r  io_COMM_BUS_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     8.692    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[4]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.592ns  (logic 4.655ns (54.184%)  route 3.936ns (45.816%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[4]_inst_i_2/G
    SLICE_X15Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[4]_inst_i_2/Q
                         net (fo=1, routed)           0.574     1.133    io_COMM_BUS_OBUFT[4]_inst_i_2_n_0
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124     1.257 f  io_COMM_BUS_OBUFT[4]_inst_i_1/O
                         net (fo=1, routed)           3.362     4.619    io_COMM_BUS_TRI[4]
    U5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.972     8.592 r  io_COMM_BUS_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     8.592    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[15]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.551ns  (logic 4.714ns (55.131%)  route 3.837ns (44.869%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[15]_inst_i_2/G
    SLICE_X12Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[15]_inst_i_2/Q
                         net (fo=1, routed)           1.115     1.740    io_COMM_BUS_OBUFT[15]_inst_i_2_n_0
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.864 f  io_COMM_BUS_OBUFT[15]_inst_i_1/O
                         net (fo=1, routed)           2.721     4.586    io_COMM_BUS_TRI[15]
    T2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.965     8.551 r  io_COMM_BUS_OBUFT[15]_inst/O
                         net (fo=0)                   0.000     8.551    io_COMM_BUS[15]
    T2                                                                r  io_COMM_BUS[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[11]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.543ns  (logic 4.727ns (55.330%)  route 3.816ns (44.670%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[11]_inst_i_2/G
    SLICE_X14Y41         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[11]_inst_i_2/Q
                         net (fo=1, routed)           0.661     1.286    io_COMM_BUS_OBUFT[11]_inst_i_2_n_0
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.410 f  io_COMM_BUS_OBUFT[11]_inst_i_1/O
                         net (fo=1, routed)           3.155     4.565    io_COMM_BUS_TRI[11]
    W3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.978     8.543 r  io_COMM_BUS_OBUFT[11]_inst/O
                         net (fo=0)                   0.000     8.543    io_COMM_BUS[11]
    W3                                                                r  io_COMM_BUS[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[12]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.489ns  (logic 4.711ns (55.489%)  route 3.779ns (44.511%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[12]_inst_i_2/G
    SLICE_X14Y41         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[12]_inst_i_2/Q
                         net (fo=1, routed)           0.708     1.333    io_COMM_BUS_OBUFT[12]_inst_i_2_n_0
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.457 f  io_COMM_BUS_OBUFT[12]_inst_i_1/O
                         net (fo=1, routed)           3.070     4.528    io_COMM_BUS_TRI[12]
    V2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.962     8.489 r  io_COMM_BUS_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     8.489    io_COMM_BUS[12]
    V2                                                                r  io_COMM_BUS[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[13]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 4.725ns (55.786%)  route 3.745ns (44.214%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[13]_inst_i_2/G
    SLICE_X12Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[13]_inst_i_2/Q
                         net (fo=1, routed)           0.663     1.288    io_COMM_BUS_OBUFT[13]_inst_i_2_n_0
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.412 f  io_COMM_BUS_OBUFT[13]_inst_i_1/O
                         net (fo=1, routed)           3.081     4.494    io_COMM_BUS_TRI[13]
    W2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.976     8.469 r  io_COMM_BUS_OBUFT[13]_inst/O
                         net (fo=0)                   0.000     8.469    io_COMM_BUS[13]
    W2                                                                r  io_COMM_BUS[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 3.968ns (46.955%)  route 4.483ns (53.045%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE                         0.000     0.000 r  arm_reg_lopt_replica/C
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  arm_reg_lopt_replica/Q
                         net (fo=1, routed)           4.483     4.939    arm_reg_lopt_replica_1
    M3                   OBUF (Prop_obuf_I_O)         3.512     8.451 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.451    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[5]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.435ns  (logic 4.712ns (55.858%)  route 3.723ns (44.142%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[5]_inst_i_2/G
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[5]_inst_i_2/Q
                         net (fo=1, routed)           0.653     1.278    io_COMM_BUS_OBUFT[5]_inst_i_2_n_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     1.402 f  io_COMM_BUS_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           3.070     4.472    io_COMM_BUS_TRI[5]
    W4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.963     8.435 r  io_COMM_BUS_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     8.435    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.254ns (66.105%)  route 0.130ns (33.895%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[15]/C
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[15]/Q
                         net (fo=3, routed)           0.130     0.276    IV_SAVER/sample_count_reg[15]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.384 r  IV_SAVER/sample_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.384    IV_SAVER/sample_count_reg[12]_i_1_n_4
    SLICE_X13Y38         FDCE                                         r  IV_SAVER/sample_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[10]/C
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[10]/Q
                         net (fo=2, routed)           0.127     0.294    ext_ram/out[10]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.404 r  ext_ram/r_ADDR_COUNT_u32_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    ext_ram/r_ADDR_COUNT_u32_reg[8]_i_1_n_5
    SLICE_X14Y36         FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[2]/C
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[2]/Q
                         net (fo=2, routed)           0.127     0.294    ext_ram/out[2]
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.404 r  ext_ram/r_ADDR_COUNT_u32_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    ext_ram/r_ADDR_COUNT_u32_reg[0]_i_1_n_5
    SLICE_X14Y34         FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.277ns (68.647%)  route 0.127ns (31.353%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[6]/C
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[6]/Q
                         net (fo=2, routed)           0.127     0.294    ext_ram/out[6]
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.404 r  ext_ram/r_ADDR_COUNT_u32_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    ext_ram/r_ADDR_COUNT_u32_reg[4]_i_1_n_5
    SLICE_X14Y35         FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.277ns (68.636%)  route 0.127ns (31.364%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[14]/C
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[14]/Q
                         net (fo=2, routed)           0.127     0.294    ext_ram/out[14]
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.404 r  ext_ram/r_ADDR_COUNT_u32_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    ext_ram/r_ADDR_COUNT_u32_reg[12]_i_1_n_5
    SLICE_X14Y37         FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.261ns (60.981%)  route 0.167ns (39.019%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[12]/C
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[12]/Q
                         net (fo=3, routed)           0.167     0.313    IV_SAVER/sample_count_reg[12]
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  IV_SAVER/sample_count[12]_i_4/O
                         net (fo=1, routed)           0.000     0.358    IV_SAVER/sample_count[12]_i_4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.428 r  IV_SAVER/sample_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.428    IV_SAVER/sample_count_reg[12]_i_1_n_7
    SLICE_X13Y38         FDCE                                         r  IV_SAVER/sample_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.261ns (60.796%)  route 0.168ns (39.204%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[4]/C
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[4]/Q
                         net (fo=3, routed)           0.168     0.314    IV_SAVER/sample_count_reg[4]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  IV_SAVER/sample_count[4]_i_5/O
                         net (fo=1, routed)           0.000     0.359    IV_SAVER/sample_count[4]_i_5_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  IV_SAVER/sample_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    IV_SAVER/sample_count_reg[4]_i_1_n_7
    SLICE_X13Y36         FDCE                                         r  IV_SAVER/sample_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.254ns (58.372%)  route 0.181ns (41.628%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[11]/C
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[11]/Q
                         net (fo=3, routed)           0.181     0.327    IV_SAVER/sample_count_reg[11]
    SLICE_X13Y37         LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  IV_SAVER/sample_count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.372    IV_SAVER/sample_count[8]_i_2_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.435 r  IV_SAVER/sample_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    IV_SAVER/sample_count_reg[8]_i_1_n_4
    SLICE_X13Y37         FDCE                                         r  IV_SAVER/sample_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.254ns (58.336%)  route 0.181ns (41.664%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[3]/C
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[3]/Q
                         net (fo=3, routed)           0.181     0.327    IV_SAVER/sample_count_reg[3]
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  IV_SAVER/sample_count[0]_i_3/O
                         net (fo=1, routed)           0.000     0.372    IV_SAVER/sample_count[0]_i_3_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.435 r  IV_SAVER/sample_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    IV_SAVER/sample_count_reg[0]_i_1_n_4
    SLICE_X13Y35         FDCE                                         r  IV_SAVER/sample_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.254ns (58.207%)  route 0.182ns (41.793%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[7]/C
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[7]/Q
                         net (fo=3, routed)           0.182     0.328    IV_SAVER/sample_count_reg[7]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.373 r  IV_SAVER/sample_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.373    IV_SAVER/sample_count[4]_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.436 r  IV_SAVER/sample_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.436    IV_SAVER/sample_count_reg[4]_i_1_n_4
    SLICE_X13Y36         FDCE                                         r  IV_SAVER/sample_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_RUN_COUNT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.370ns  (logic 4.407ns (59.797%)  route 2.963ns (40.203%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.561    -0.932    MEM_DIST1/CLK
    SLICE_X10Y33         FDRE                                         r  MEM_DIST1/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  MEM_DIST1/w_CMPLT_reg/Q
                         net (fo=3, routed)           0.817     0.403    MEM_DIST1/w_CMPLT_reg_n_0
    SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.153     0.556 r  MEM_DIST1/o_RUN_COUNT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.146     2.702    o_RUN_COUNT_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.736     6.438 r  o_RUN_COUNT_OBUF_inst/O
                         net (fo=0)                   0.000     6.438    o_RUN_COUNT
    G17                                                               r  o_RUN_COUNT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 3.507ns (48.790%)  route 3.681ns (51.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.556    -0.937    ext_memRW/CLK
    SLICE_X14Y29         FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518    -0.419 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.681     3.263    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.989     6.252 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.252    io_Mem_IO_ext[7]
    U14                                                               r  io_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_EMEM_HOLD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.041ns  (logic 4.104ns (58.280%)  route 2.938ns (41.720%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.560    -0.933    ext_memRW/CLK
    SLICE_X13Y32         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  ext_memRW/w_CMPLT_reg/Q
                         net (fo=7, routed)           0.791     0.314    ext_memRW/w_CMPLT_reg_0
    SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.438 r  ext_memRW/o_EMEM_HOLD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.147     2.585    o_EMEM_HOLD_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524     6.109 r  o_EMEM_HOLD_OBUF_inst/O
                         net (fo=0)                   0.000     6.109    o_EMEM_HOLD
    G19                                                               r  o_EMEM_HOLD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 3.502ns (49.720%)  route 3.541ns (50.280%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.556    -0.937    ext_memRW/CLK
    SLICE_X14Y29         FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518    -0.419 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.541     3.123    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.984     6.106 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.106    io_Mem_IO_ext[6]
    V14                                                               r  io_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 3.505ns (50.826%)  route 3.391ns (49.174%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.556    -0.937    ext_memRW/CLK
    SLICE_X14Y29         FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518    -0.419 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.391     2.973    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.987     5.960 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.960    io_Mem_IO_ext[5]
    V13                                                               r  io_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.887ns  (logic 3.506ns (50.906%)  route 3.381ns (49.094%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.556    -0.937    ext_memRW/CLK
    SLICE_X14Y29         FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518    -0.419 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.381     2.962    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.988     5.950 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.950    io_Mem_IO_ext[4]
    U16                                                               r  io_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 3.516ns (52.032%)  route 3.241ns (47.968%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.556    -0.937    ext_memRW/CLK
    SLICE_X14Y29         FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518    -0.419 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.241     2.822    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.998     5.820 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.820    io_Mem_IO_ext[3]
    U15                                                               r  io_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 3.506ns (53.222%)  route 3.081ns (46.778%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.556    -0.937    ext_memRW/CLK
    SLICE_X14Y29         FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518    -0.419 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.081     2.662    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.988     5.650 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.650    io_Mem_IO_ext[2]
    W14                                                               r  io_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 3.515ns (54.526%)  route 2.931ns (45.474%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.556    -0.937    ext_memRW/CLK
    SLICE_X14Y29         FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518    -0.419 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           2.931     2.513    gen_io_port_extRam[1].IOBUF_inst/T
    W13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.997     5.510 r  gen_io_port_extRam[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.510    io_Mem_IO_ext[1]
    W13                                                               r  io_Mem_IO_ext[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.288ns  (logic 3.507ns (55.767%)  route 2.781ns (44.233%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.556    -0.937    ext_memRW/CLK
    SLICE_X14Y29         FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518    -0.419 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           2.781     2.363    gen_io_port_extRam[0].IOBUF_inst/T
    W15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.989     5.352 r  gen_io_port_extRam[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.352    io_Mem_IO_ext[0]
    W15                                                               r  io_Mem_IO_ext[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arm_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.036ns  (logic 0.367ns (35.430%)  route 0.669ns (64.570%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.447    -1.529    clk_out1
    SLICE_X11Y37         FDRE                                         r  CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.367    -1.162 f  CMPLT_reg/Q
                         net (fo=3, routed)           0.669    -0.493    CMPLT
    SLICE_X8Y37          FDCE                                         f  arm_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[0]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.265ns  (logic 0.518ns (40.954%)  route 0.747ns (59.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.440    -1.536    MEM_DIST1/CLK
    SLICE_X14Y31         FDRE                                         r  MEM_DIST1/o_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.118 f  MEM_DIST1/o_DATA_reg[0]/Q
                         net (fo=1, routed)           0.345    -0.772    MEM_DIST1/o_DATA_reg_n_0_[0]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.100    -0.672 r  MEM_DIST1/io_COMM_BUS_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.402    -0.271    MEM_DIST1_n_17
    SLICE_X14Y26         LDCE                                         r  io_COMM_BUS_OBUFT[0]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[8]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.512ns (39.350%)  route 0.789ns (60.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.440    -1.536    MEM_DIST1/CLK
    SLICE_X14Y31         FDRE                                         r  MEM_DIST1/o_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.118 f  MEM_DIST1/o_DATA_reg[8]/Q
                         net (fo=1, routed)           0.350    -0.767    MEM_DIST1/o_DATA_reg_n_0_[8]
    SLICE_X14Y29         LUT3 (Prop_lut3_I0_O)        0.094    -0.673 r  MEM_DIST1/io_COMM_BUS_OBUFT[8]_inst_i_3/O
                         net (fo=1, routed)           0.439    -0.234    MEM_DIST1_n_9
    SLICE_X15Y29         LDCE                                         r  io_COMM_BUS_OBUFT[8]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[1]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.352ns  (logic 0.518ns (38.319%)  route 0.834ns (61.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.443    -1.533    MEM_DIST1/CLK
    SLICE_X14Y33         FDRE                                         r  MEM_DIST1/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.418    -1.115 f  MEM_DIST1/o_DATA_reg[1]/Q
                         net (fo=1, routed)           0.423    -0.691    MEM_DIST1/o_DATA_reg_n_0_[1]
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.100    -0.591 r  MEM_DIST1/io_COMM_BUS_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.411    -0.181    MEM_DIST1_n_16
    SLICE_X15Y32         LDCE                                         r  io_COMM_BUS_OBUFT[1]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[14]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.375ns  (logic 0.463ns (33.681%)  route 0.912ns (66.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.440    -1.536    MEM_DIST1/CLK
    SLICE_X13Y31         FDRE                                         r  MEM_DIST1/o_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.169 f  MEM_DIST1/o_DATA_reg[14]/Q
                         net (fo=1, routed)           0.335    -0.833    MEM_DIST1/o_DATA_reg_n_0_[14]
    SLICE_X13Y32         LUT3 (Prop_lut3_I0_O)        0.096    -0.737 r  MEM_DIST1/io_COMM_BUS_OBUFT[14]_inst_i_3/O
                         net (fo=1, routed)           0.576    -0.161    MEM_DIST1_n_3
    SLICE_X14Y41         LDCE                                         r  io_COMM_BUS_OBUFT[14]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[3]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.379ns  (logic 0.518ns (37.566%)  route 0.861ns (62.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.440    -1.536    MEM_DIST1/CLK
    SLICE_X14Y31         FDRE                                         r  MEM_DIST1/o_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.118 f  MEM_DIST1/o_DATA_reg[3]/Q
                         net (fo=1, routed)           0.702    -0.416    MEM_DIST1/o_DATA_reg_n_0_[3]
    SLICE_X14Y29         LUT3 (Prop_lut3_I0_O)        0.100    -0.316 r  MEM_DIST1/io_COMM_BUS_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           0.159    -0.157    MEM_DIST1_n_14
    SLICE_X15Y29         LDCE                                         r  io_COMM_BUS_OBUFT[3]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[2]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.472ns  (logic 0.540ns (36.685%)  route 0.932ns (63.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.443    -1.533    MEM_DIST1/CLK
    SLICE_X14Y33         FDRE                                         r  MEM_DIST1/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.418    -1.115 f  MEM_DIST1/o_DATA_reg[2]/Q
                         net (fo=1, routed)           0.531    -0.583    MEM_DIST1/o_DATA_reg_n_0_[2]
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.122    -0.461 r  MEM_DIST1/io_COMM_BUS_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.401    -0.061    MEM_DIST1_n_15
    SLICE_X15Y32         LDCE                                         r  io_COMM_BUS_OBUFT[2]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/w_RUN_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.485ns  (logic 0.464ns (31.249%)  route 1.021ns (68.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.442    -1.534    ext_memRW/CLK
    SLICE_X13Y32         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.167 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=7, routed)           0.536    -0.630    ext_memRW/w_CMPLT_reg_0
    SLICE_X13Y33         LUT2 (Prop_lut2_I1_O)        0.097    -0.533 f  ext_memRW/w_RUN_i_1/O
                         net (fo=1, routed)           0.485    -0.049    ext_memRW/w_RUN0
    SLICE_X12Y32         FDCE                                         f  ext_memRW/w_RUN_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[13]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.506ns  (logic 0.467ns (31.005%)  route 1.039ns (68.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.440    -1.536    MEM_DIST1/CLK
    SLICE_X13Y31         FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.169 f  MEM_DIST1/o_DATA_reg[13]/Q
                         net (fo=1, routed)           0.523    -0.645    MEM_DIST1/o_DATA_reg_n_0_[13]
    SLICE_X13Y32         LUT3 (Prop_lut3_I0_O)        0.100    -0.545 r  MEM_DIST1/io_COMM_BUS_OBUFT[13]_inst_i_3/O
                         net (fo=1, routed)           0.516    -0.029    MEM_DIST1_n_4
    SLICE_X12Y37         LDCE                                         r  io_COMM_BUS_OBUFT[13]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[10]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.505ns  (logic 0.518ns (34.412%)  route 0.987ns (65.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.442    -1.534    MEM_DIST1/CLK
    SLICE_X14Y32         FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.418    -1.116 f  MEM_DIST1/o_DATA_reg[10]/Q
                         net (fo=1, routed)           0.425    -0.690    MEM_DIST1/o_DATA_reg_n_0_[10]
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.100    -0.590 r  MEM_DIST1/io_COMM_BUS_OBUFT[10]_inst_i_3/O
                         net (fo=1, routed)           0.562    -0.028    MEM_DIST1_n_7
    SLICE_X14Y41         LDCE                                         r  io_COMM_BUS_OBUFT[10]_inst_i_2/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_SAMPLE_F[7]
                            (input port)
  Destination:            v_DelCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.805ns  (logic 2.202ns (28.215%)  route 5.603ns (71.785%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_SAMPLE_F[7] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SAMPLE_F_IBUF[7]_inst/O
                         net (fo=2, routed)           4.424     5.885    i_SAMPLE_F_IBUF[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.009 r  FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     6.009    FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.385 r  FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.385    FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.502 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.179     7.681    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.805 r  v_DelCount[0]_i_1/O
                         net (fo=1, routed)           0.000     7.805    v_DelCount[0]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446    -1.530    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[0]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[7]
                            (input port)
  Destination:            v_DelCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.797ns  (logic 2.194ns (28.141%)  route 5.603ns (71.859%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_SAMPLE_F[7] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SAMPLE_F_IBUF[7]_inst/O
                         net (fo=2, routed)           4.424     5.885    i_SAMPLE_F_IBUF[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.009 r  FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     6.009    FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.385 r  FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.385    FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.502 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.179     7.681    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.116     7.797 r  v_DelCount[5]_i_1/O
                         net (fo=1, routed)           0.000     7.797    v_DelCount[5]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446    -1.530    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[5]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[7]
                            (input port)
  Destination:            v_DelCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.775ns  (logic 2.202ns (28.325%)  route 5.573ns (71.675%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_SAMPLE_F[7] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SAMPLE_F_IBUF[7]_inst/O
                         net (fo=2, routed)           4.424     5.885    i_SAMPLE_F_IBUF[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.009 r  FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     6.009    FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.385 r  FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.385    FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.502 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.149     7.651    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.775 r  v_DelCount[7]_i_1/O
                         net (fo=1, routed)           0.000     7.775    v_DelCount[7]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446    -1.530    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[7]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[7]
                            (input port)
  Destination:            v_DelCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.771ns  (logic 2.202ns (28.340%)  route 5.569ns (71.660%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_SAMPLE_F[7] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SAMPLE_F_IBUF[7]_inst/O
                         net (fo=2, routed)           4.424     5.885    i_SAMPLE_F_IBUF[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.009 r  FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     6.009    FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.385 r  FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.385    FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.502 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.145     7.647    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.771 r  v_DelCount[3]_i_1/O
                         net (fo=1, routed)           0.000     7.771    v_DelCount[3]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446    -1.530    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[3]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[7]
                            (input port)
  Destination:            v_DelCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.770ns  (logic 2.197ns (28.279%)  route 5.573ns (71.721%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_SAMPLE_F[7] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SAMPLE_F_IBUF[7]_inst/O
                         net (fo=2, routed)           4.424     5.885    i_SAMPLE_F_IBUF[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.009 r  FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     6.009    FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.385 r  FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.385    FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.502 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.149     7.651    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.119     7.770 r  v_DelCount[8]_i_1/O
                         net (fo=1, routed)           0.000     7.770    v_DelCount[8]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446    -1.530    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[8]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[7]
                            (input port)
  Destination:            v_DelCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.768ns  (logic 2.202ns (28.350%)  route 5.566ns (71.650%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_SAMPLE_F[7] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SAMPLE_F_IBUF[7]_inst/O
                         net (fo=2, routed)           4.424     5.885    i_SAMPLE_F_IBUF[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.009 r  FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     6.009    FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.385 r  FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.385    FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.502 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.142     7.644    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.124     7.768 r  v_DelCount[14]_i_1/O
                         net (fo=1, routed)           0.000     7.768    v_DelCount[14]
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.513    -1.463    clk_out1
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[14]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[7]
                            (input port)
  Destination:            v_DelCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.764ns  (logic 2.202ns (28.365%)  route 5.562ns (71.635%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_SAMPLE_F[7] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SAMPLE_F_IBUF[7]_inst/O
                         net (fo=2, routed)           4.424     5.885    i_SAMPLE_F_IBUF[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.009 r  FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     6.009    FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.385 r  FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.385    FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.502 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.138     7.640    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  v_DelCount[10]_i_1/O
                         net (fo=1, routed)           0.000     7.764    v_DelCount[10]
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.513    -1.463    clk_out1
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[10]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[7]
                            (input port)
  Destination:            v_DelCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.764ns  (logic 2.195ns (28.275%)  route 5.569ns (71.725%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_SAMPLE_F[7] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SAMPLE_F_IBUF[7]_inst/O
                         net (fo=2, routed)           4.424     5.885    i_SAMPLE_F_IBUF[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.009 r  FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     6.009    FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.385 r  FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.385    FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.502 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.145     7.647    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.117     7.764 r  v_DelCount[4]_i_1/O
                         net (fo=1, routed)           0.000     7.764    v_DelCount[4]
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.446    -1.530    clk_out1
    SLICE_X10Y35         FDRE                                         r  v_DelCount_reg[4]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[7]
                            (input port)
  Destination:            v_DelCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.763ns  (logic 2.197ns (28.304%)  route 5.566ns (71.696%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_SAMPLE_F[7] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SAMPLE_F_IBUF[7]_inst/O
                         net (fo=2, routed)           4.424     5.885    i_SAMPLE_F_IBUF[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.009 r  FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     6.009    FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.385 r  FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.385    FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.502 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.142     7.644    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.119     7.763 r  v_DelCount[15]_i_3/O
                         net (fo=1, routed)           0.000     7.763    v_DelCount[15]
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.513    -1.463    clk_out1
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[15]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[7]
                            (input port)
  Destination:            v_DelCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.758ns  (logic 2.196ns (28.310%)  route 5.562ns (71.690%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_SAMPLE_F[7] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_SAMPLE_F_IBUF[7]_inst/O
                         net (fo=2, routed)           4.424     5.885    i_SAMPLE_F_IBUF[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.009 r  FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     6.009    FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.385 r  FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.385    FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.502 f  FSM_onehot_s_byte_reg[1]_i_2/CO[3]
                         net (fo=18, routed)          1.138     7.640    FSM_onehot_s_byte_reg[1]_i_2_n_0
    SLICE_X7Y37          LUT3 (Prop_lut3_I2_O)        0.118     7.758 r  v_DelCount[13]_i_1/O
                         net (fo=1, routed)           0.000     7.758    v_DelCount[13]
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         1.513    -1.463    clk_out1
    SLICE_X7Y37          FDRE                                         r  v_DelCount_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.819%)  route 0.105ns (33.181%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[0]/C
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[0]/Q
                         net (fo=2, routed)           0.105     0.272    IV_SAVER/out[0]
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.317 r  IV_SAVER/o_ADDR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    MEM_DIST1/D[0]
    SLICE_X13Y34         FDRE                                         r  MEM_DIST1/o_ADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.830    -0.841    MEM_DIST1/CLK
    SLICE_X13Y34         FDRE                                         r  MEM_DIST1/o_ADDR_reg[0]/C

Slack:                    inf
  Source:                 MEM_DIST1/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/DistributeDATA.v_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE                         0.000     0.000 r  MEM_DIST1/w_RUN_reg/C
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MEM_DIST1/w_RUN_reg/Q
                         net (fo=9, routed)           0.134     0.275    MEM_DIST1/w_RUN_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.320 r  MEM_DIST1/DistributeDATA.v_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    MEM_DIST1/DistributeDATA.v_Count[0]_i_1_n_0
    SLICE_X12Y33         FDRE                                         r  MEM_DIST1/DistributeDATA.v_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.829    -0.842    MEM_DIST1/CLK
    SLICE_X12Y33         FDRE                                         r  MEM_DIST1/DistributeDATA.v_Count_reg[0]/C

Slack:                    inf
  Source:                 MEM_DIST1/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/DistributeDATA.v_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE                         0.000     0.000 r  MEM_DIST1/w_RUN_reg/C
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MEM_DIST1/w_RUN_reg/Q
                         net (fo=9, routed)           0.138     0.279    MEM_DIST1/w_RUN_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.324 r  MEM_DIST1/DistributeDATA.v_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    MEM_DIST1/DistributeDATA.v_Count[1]_i_1_n_0
    SLICE_X12Y33         FDRE                                         r  MEM_DIST1/DistributeDATA.v_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.829    -0.842    MEM_DIST1/CLK
    SLICE_X12Y33         FDRE                                         r  MEM_DIST1/DistributeDATA.v_Count_reg[1]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.216ns (61.279%)  route 0.136ns (38.721%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[4]/C
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[4]/Q
                         net (fo=2, routed)           0.136     0.303    IV_SAVER/out[4]
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.049     0.352 r  IV_SAVER/o_ADDR[4]_i_1/O
                         net (fo=1, routed)           0.000     0.352    MEM_DIST1/D[4]
    SLICE_X13Y34         FDRE                                         r  MEM_DIST1/o_ADDR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.830    -0.841    MEM_DIST1/CLK
    SLICE_X13Y34         FDRE                                         r  MEM_DIST1/o_ADDR_reg[4]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.215ns (60.481%)  route 0.140ns (39.519%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[11]/C
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[11]/Q
                         net (fo=2, routed)           0.140     0.307    IV_SAVER/out[11]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.048     0.355 r  IV_SAVER/o_ADDR[11]_i_1/O
                         net (fo=1, routed)           0.000     0.355    MEM_DIST1/D[11]
    SLICE_X12Y36         FDRE                                         r  MEM_DIST1/o_ADDR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.831    -0.840    MEM_DIST1/CLK
    SLICE_X12Y36         FDRE                                         r  MEM_DIST1/o_ADDR_reg[11]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.215ns (59.466%)  route 0.147ns (40.534%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[8]/C
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[8]/Q
                         net (fo=2, routed)           0.147     0.314    IV_SAVER/out[8]
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.362 r  IV_SAVER/o_ADDR[8]_i_1/O
                         net (fo=1, routed)           0.000     0.362    MEM_DIST1/D[8]
    SLICE_X12Y35         FDRE                                         r  MEM_DIST1/o_ADDR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.831    -0.840    MEM_DIST1/CLK
    SLICE_X12Y35         FDRE                                         r  MEM_DIST1/o_ADDR_reg[8]/C

Slack:                    inf
  Source:                 MEM_DIST1/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/DistributeDATA.v_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE                         0.000     0.000 r  MEM_DIST1/w_RUN_reg/C
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MEM_DIST1/w_RUN_reg/Q
                         net (fo=9, routed)           0.182     0.323    MEM_DIST1/w_RUN_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.368 r  MEM_DIST1/DistributeDATA.v_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    MEM_DIST1/DistributeDATA.v_Count[2]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  MEM_DIST1/DistributeDATA.v_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.828    -0.843    MEM_DIST1/CLK
    SLICE_X13Y32         FDRE                                         r  MEM_DIST1/DistributeDATA.v_Count_reg[2]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.212ns (52.727%)  route 0.190ns (47.273%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[1]/C
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[1]/Q
                         net (fo=2, routed)           0.190     0.357    IV_SAVER/out[1]
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.402 r  IV_SAVER/o_ADDR[1]_i_1/O
                         net (fo=1, routed)           0.000     0.402    MEM_DIST1/D[1]
    SLICE_X13Y34         FDRE                                         r  MEM_DIST1/o_ADDR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.830    -0.841    MEM_DIST1/CLK
    SLICE_X13Y34         FDRE                                         r  MEM_DIST1/o_ADDR_reg[1]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.212ns (52.079%)  route 0.195ns (47.921%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[10]/C
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[10]/Q
                         net (fo=2, routed)           0.195     0.362    IV_SAVER/out[10]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.407 r  IV_SAVER/o_ADDR[10]_i_1/O
                         net (fo=1, routed)           0.000     0.407    MEM_DIST1/D[10]
    SLICE_X12Y36         FDRE                                         r  MEM_DIST1/o_ADDR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.831    -0.840    MEM_DIST1/CLK
    SLICE_X12Y36         FDRE                                         r  MEM_DIST1/o_ADDR_reg[10]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.213ns (52.197%)  route 0.195ns (47.803%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[6]/C
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ext_ram/r_ADDR_COUNT_u32_reg[6]/Q
                         net (fo=2, routed)           0.195     0.362    IV_SAVER/out[6]
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.046     0.408 r  IV_SAVER/o_ADDR[6]_i_1/O
                         net (fo=1, routed)           0.000     0.408    MEM_DIST1/D[6]
    SLICE_X12Y35         FDRE                                         r  MEM_DIST1/o_ADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=175, routed)         0.831    -0.840    MEM_DIST1/CLK
    SLICE_X12Y35         FDRE                                         r  MEM_DIST1/o_ADDR_reg[6]/C





