;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-49
	MOV -7, <-20
	DJN -1, @-20
	SLT -107, -20
	JMZ @127, <106
	MOV -1, <-49
	SUB @120, 106
	MOV -7, <-20
	SUB #270, 66
	MOV -7, <-20
	SUB @127, 106
	ADD 10, 8
	ADD #570, 66
	MOV -7, <-20
	CMP 110, 9
	JMZ -7, @-20
	SUB @127, 106
	SUB #72, @200
	SPL 0, <922
	MOV @0, @52
	ADD 1, 20
	MOV -7, <-20
	SUB @127, 106
	SUB @1, 2
	SUB #300, 90
	JMN 0, #2
	CMP 1, 20
	SUB @127, 106
	SPL <0, #2
	MOV -7, <-20
	SUB @127, 106
	MOV @0, @52
	SUB @1, 2
	SUB #300, 90
	SUB @127, 106
	ADD 1, 20
	SLT 0, 0
	MOV -77, <-20
	SUB #0, -92
	SUB 1, 20
	JMN 0, #2
	JMZ -7, @-20
	MOV 0, @2
	MOV 0, 922
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD 1, 20
	MOV @0, @-52
