

================================================================
== Vitis HLS Report for 'uart_data_read_1'
================================================================
* Date:           Thu Dec 15 12:14:17 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      387|  10.000 ns|  3.870 us|    1|  387|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ddr_write_1_fu_381  |ddr_write_1  |      138|      359|  1.380 us|  3.590 us|  138|  359|       no|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    451|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     845|   1467|    0|
|Memory           |        1|    -|      92|     13|    0|
|Multiplexer      |        -|    -|       -|    586|    -|
|Register         |        -|    -|     318|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|    1255|   2517|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+------+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------+--------------------+---------+----+-----+------+-----+
    |grp_ddr_write_1_fu_381  |ddr_write_1         |        0|   1|  845|  1417|    0|
    |mul_3ns_9ns_11_1_1_U28  |mul_3ns_9ns_11_1_1  |        0|   0|    0|    50|    0|
    +------------------------+--------------------+---------+----+-----+------+-----+
    |Total                   |                    |        0|   1|  845|  1467|    0|
    +------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                         Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |PL_Ctrl_fifo_index_U       |uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W       |        0|  11|   2|    0|     8|   11|     1|           88|
    |PL_Ctrl_first_time_U       |uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W       |        0|   1|   1|    0|     8|    1|     1|            8|
    |PL_Ctrl_first_timestamp_U  |uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W  |        0|  64|   8|    0|     8|   64|     1|          512|
    |PL_Header_pkt_len_bytes_U  |uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W  |        0|  16|   2|    0|     8|   16|     1|          128|
    |uart_fifo_U                |uart_data_read_1_uart_fifo_RAM_AUTO_1R1W                |        1|   0|   0|    0|  1632|    8|     1|        13056|
    +---------------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                        |        1|  92|  13|    0|  1664|  100|     5|        13792|
    +---------------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln176_fu_581_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln192_fu_457_p2               |         +|   0|  0|  11|          11|           3|
    |add_ln193_fu_468_p2               |         +|   0|  0|  11|          11|           3|
    |add_ln194_fu_479_p2               |         +|   0|  0|  11|          11|           3|
    |add_ln195_fu_490_p2               |         +|   0|  0|  11|          11|           3|
    |add_ln196_fu_501_p2               |         +|   0|  0|  11|          11|           4|
    |add_ln197_fu_512_p2               |         +|   0|  0|  11|          11|           4|
    |add_ln200_fu_726_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln203_fu_633_p2               |         +|   0|  0|  11|          11|          11|
    |add_ln204_fu_741_p2               |         +|   0|  0|  11|          11|           1|
    |add_ln205_fu_765_p2               |         +|   0|  0|  16|          16|           1|
    |add_ln206_fu_523_p2               |         +|   0|  0|  11|          11|           4|
    |add_ln207_1_fu_534_p2             |         +|   0|  0|  11|          11|           4|
    |add_ln207_fu_783_p2               |         +|   0|  0|   8|           8|           1|
    |add_ln211_fu_826_p2               |         +|   0|  0|  32|          32|           1|
    |sub_ln209_fu_790_p2               |         -|   0|  0|  64|          64|          64|
    |and_ln173_fu_551_p2               |       and|   0|  0|   8|           8|           8|
    |and_ln210_fu_813_p2               |       and|   0|  0|   1|           1|           1|
    |ap_block_state29_on_subcall_done  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op178_call_state29   |       and|   0|  0|   1|           1|           1|
    |icmp_ln173_fu_557_p2              |      icmp|   0|  0|   4|           8|           1|
    |icmp_ln177_fu_627_p2              |      icmp|   0|  0|   2|           5|           1|
    |icmp_ln210_1_fu_801_p2            |      icmp|   0|  0|  23|          64|          20|
    |icmp_ln210_2_fu_807_p2            |      icmp|   0|  0|  23|          64|           1|
    |icmp_ln210_fu_795_p2              |      icmp|   0|  0|   5|          11|           8|
    |or_ln176_fu_571_p2                |        or|   0|  0|  19|          19|          13|
    |or_ln189_fu_424_p2                |        or|   0|  0|  11|          11|           1|
    |or_ln190_fu_435_p2                |        or|   0|  0|  11|          11|           2|
    |or_ln191_fu_446_p2                |        or|   0|  0|  11|          11|           2|
    |or_ln200_fu_717_p2                |        or|   0|  0|  19|          19|          15|
    |or_ln210_fu_817_p2                |        or|   0|  0|   1|           1|           1|
    |enable_fu_545_p2                  |       shl|   0|  0|  17|           1|           8|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 451|         530|         255|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |PL_Ctrl_fifo_index_address0       |   17|          4|    3|         12|
    |PL_Ctrl_fifo_index_ce0            |   13|          3|    1|          3|
    |PL_Ctrl_fifo_index_d0             |   13|          3|   11|         33|
    |PL_Ctrl_fifo_index_we0            |   13|          3|    1|          3|
    |PL_Ctrl_first_time_address0       |   17|          4|    3|         12|
    |PL_Ctrl_first_time_ce0            |   13|          3|    1|          3|
    |PL_Ctrl_first_time_d0             |   13|          3|    1|          3|
    |PL_Ctrl_first_time_we0            |   13|          3|    1|          3|
    |PL_Ctrl_first_timestamp_address0  |   17|          4|    3|         12|
    |PL_Ctrl_first_timestamp_ce0       |   13|          3|    1|          3|
    |PL_Ctrl_first_timestamp_d0        |   13|          3|   64|        192|
    |PL_Ctrl_first_timestamp_we0       |   13|          3|    1|          3|
    |PL_Header_pkt_len_bytes_address0  |   17|          4|    3|         12|
    |PL_Header_pkt_len_bytes_ce0       |   13|          3|    1|          3|
    |PL_Header_pkt_len_bytes_d0        |   13|          3|   16|         48|
    |PL_Header_pkt_len_bytes_we0       |   13|          3|    1|          3|
    |ap_NS_fsm                         |  145|         30|    1|         30|
    |clu_addr_blk_n_AR                 |    9|          2|    1|          2|
    |clu_addr_blk_n_R                  |    9|          2|    1|          2|
    |m_axi_clu_addr_ARADDR             |   13|          3|   32|         96|
    |m_axi_ps_ddr_ARVALID              |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID              |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY               |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY               |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID               |    9|          2|    1|          2|
    |uart_fifo_address0                |   37|          9|   11|         99|
    |uart_fifo_address1                |   29|          7|   11|         77|
    |uart_fifo_ce0                     |   13|          3|    1|          3|
    |uart_fifo_d0                      |   33|          8|    8|         64|
    |uart_fifo_d1                      |   29|          7|    8|         56|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  586|        133|  191|        787|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |EN_cast8_reg_868                       |   3|   0|    8|          5|
    |PL_Ctrl_fifo_index_addr_reg_981        |   3|   0|    3|          0|
    |PL_Ctrl_first_time_addr_reg_986        |   3|   0|    3|          0|
    |PL_Ctrl_first_time_load_reg_1001       |   1|   0|    1|          0|
    |PL_Header_pkt_len_bytes_addr_reg_1021  |   3|   0|    3|          0|
    |ap_CS_fsm                              |  29|   0|   29|          0|
    |grp_ddr_write_1_fu_381_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln173_reg_947                     |   1|   0|    1|          0|
    |icmp_ln177_reg_977                     |   1|   0|    1|          0|
    |icmp_ln210_1_reg_1036                  |   1|   0|    1|          0|
    |icmp_ln210_2_reg_1041                  |   1|   0|    1|          0|
    |icmp_ln210_reg_1031                    |   1|   0|    1|          0|
    |internal_uart_counter                  |  32|   0|   32|          0|
    |mul_ln188_reg_882                      |  11|   0|   11|          0|
    |or_ln210_reg_1046                      |   1|   0|    1|          0|
    |rxData_reg_1016                        |   8|   0|    8|          0|
    |shl_ln_reg_951                         |   3|   0|   19|         16|
    |single_index_reg_991                   |  11|   0|   11|          0|
    |tmp_reg_967                            |   1|   0|    1|          0|
    |trunc_ln177_reg_972                    |   1|   0|    1|          0|
    |trunc_ln9_reg_1005                     |  30|   0|   30|          0|
    |trunc_ln_reg_956                       |  30|   0|   30|          0|
    |uart_fifo_addr_10_reg_996              |  11|   0|   11|          0|
    |uart_fifo_addr_11_reg_937              |  11|   0|   11|          0|
    |uart_fifo_addr_12_reg_942              |  11|   0|   11|          0|
    |uart_fifo_addr_1_reg_892               |  10|   0|   11|          1|
    |uart_fifo_addr_2_reg_897               |  10|   0|   11|          1|
    |uart_fifo_addr_3_reg_902               |   9|   0|   11|          2|
    |uart_fifo_addr_4_reg_907               |  11|   0|   11|          0|
    |uart_fifo_addr_5_reg_912               |  11|   0|   11|          0|
    |uart_fifo_addr_6_reg_917               |  11|   0|   11|          0|
    |uart_fifo_addr_7_reg_922               |  11|   0|   11|          0|
    |uart_fifo_addr_8_reg_927               |  11|   0|   11|          0|
    |uart_fifo_addr_9_reg_932               |  11|   0|   11|          0|
    |uart_fifo_addr_reg_887                 |  11|   0|   11|          0|
    |zext_ln171_reg_873                     |   3|   0|   32|         29|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 318|   0|  372|         54|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   32|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   32|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|            ps_ddr|       pointer|
|ddr                      |   in|   32|     ap_none|               ddr|        scalar|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   32|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|   32|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   32|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|   32|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RFIFONUM  |   in|    9|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|          clu_addr|       pointer|
|uartbase                 |   in|   32|     ap_none|          uartbase|        scalar|
|ts_in                    |   in|   64|     ap_none|             ts_in|        scalar|
|init_device_read         |   in|    8|     ap_none|  init_device_read|        scalar|
|EN                       |   in|    3|     ap_none|                EN|        scalar|
|received_uart            |  out|   32|      ap_vld|     received_uart|       pointer|
|received_uart_ap_vld     |  out|    1|      ap_vld|     received_uart|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 29 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 25 
11 --> 12 15 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 29 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%EN_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %EN"   --->   Operation 30 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%init_device_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %init_device_read"   --->   Operation 31 'read' 'init_device_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ts_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ts_in"   --->   Operation 32 'read' 'ts_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%uartbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %uartbase"   --->   Operation 33 'read' 'uartbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ddr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr"   --->   Operation 34 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%EN_cast8 = zext i3 %EN_read"   --->   Operation 35 'zext' 'EN_cast8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_29, i32 0, i32 0, void @empty_30, i32 0, i32 10, void @empty, void @empty_32, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_29, i32 0, i32 0, void @empty_30, i32 0, i32 1, void @empty_31, void @empty_32, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i3 %EN_read" [uart.c:171]   --->   Operation 38 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i3 %EN_read" [uart.c:188]   --->   Operation 39 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.59ns)   --->   "%mul_ln188 = mul i11 %zext_ln188, i11 204" [uart.c:188]   --->   Operation 40 'mul' 'mul_ln188' <Predicate = true> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i11 %mul_ln188" [uart.c:188]   --->   Operation 41 'zext' 'zext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%uart_fifo_addr = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln188_1" [uart.c:188]   --->   Operation 42 'getelementptr' 'uart_fifo_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln189 = or i11 %mul_ln188, i11 1" [uart.c:189]   --->   Operation 43 'or' 'or_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i11 %or_ln189" [uart.c:189]   --->   Operation 44 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%uart_fifo_addr_1 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln189" [uart.c:189]   --->   Operation 45 'getelementptr' 'uart_fifo_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln190 = or i11 %mul_ln188, i11 2" [uart.c:190]   --->   Operation 46 'or' 'or_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i11 %or_ln190" [uart.c:190]   --->   Operation 47 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%uart_fifo_addr_2 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln190" [uart.c:190]   --->   Operation 48 'getelementptr' 'uart_fifo_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln191 = or i11 %mul_ln188, i11 3" [uart.c:191]   --->   Operation 49 'or' 'or_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i11 %or_ln191" [uart.c:191]   --->   Operation 50 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%uart_fifo_addr_3 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln191" [uart.c:191]   --->   Operation 51 'getelementptr' 'uart_fifo_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.48ns)   --->   "%add_ln192 = add i11 %mul_ln188, i11 4" [uart.c:192]   --->   Operation 52 'add' 'add_ln192' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i11 %add_ln192" [uart.c:192]   --->   Operation 53 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%uart_fifo_addr_4 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln192" [uart.c:192]   --->   Operation 54 'getelementptr' 'uart_fifo_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.48ns)   --->   "%add_ln193 = add i11 %mul_ln188, i11 5" [uart.c:193]   --->   Operation 55 'add' 'add_ln193' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i11 %add_ln193" [uart.c:193]   --->   Operation 56 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%uart_fifo_addr_5 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln193" [uart.c:193]   --->   Operation 57 'getelementptr' 'uart_fifo_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.48ns)   --->   "%add_ln194 = add i11 %mul_ln188, i11 6" [uart.c:194]   --->   Operation 58 'add' 'add_ln194' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i11 %add_ln194" [uart.c:194]   --->   Operation 59 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%uart_fifo_addr_6 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln194" [uart.c:194]   --->   Operation 60 'getelementptr' 'uart_fifo_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.48ns)   --->   "%add_ln195 = add i11 %mul_ln188, i11 7" [uart.c:195]   --->   Operation 61 'add' 'add_ln195' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i11 %add_ln195" [uart.c:195]   --->   Operation 62 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%uart_fifo_addr_7 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln195" [uart.c:195]   --->   Operation 63 'getelementptr' 'uart_fifo_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.48ns)   --->   "%add_ln196 = add i11 %mul_ln188, i11 8" [uart.c:196]   --->   Operation 64 'add' 'add_ln196' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i11 %add_ln196" [uart.c:196]   --->   Operation 65 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%uart_fifo_addr_8 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln196" [uart.c:196]   --->   Operation 66 'getelementptr' 'uart_fifo_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.48ns)   --->   "%add_ln197 = add i11 %mul_ln188, i11 9" [uart.c:197]   --->   Operation 67 'add' 'add_ln197' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i11 %add_ln197" [uart.c:197]   --->   Operation 68 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%uart_fifo_addr_9 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln197" [uart.c:197]   --->   Operation 69 'getelementptr' 'uart_fifo_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.48ns)   --->   "%add_ln206 = add i11 %mul_ln188, i11 10" [uart.c:206]   --->   Operation 70 'add' 'add_ln206' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i11 %add_ln206" [uart.c:206]   --->   Operation 71 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%uart_fifo_addr_11 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln206" [uart.c:206]   --->   Operation 72 'getelementptr' 'uart_fifo_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.48ns)   --->   "%add_ln207_1 = add i11 %mul_ln188, i11 11" [uart.c:207]   --->   Operation 73 'add' 'add_ln207_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i11 %add_ln207_1" [uart.c:207]   --->   Operation 74 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%uart_fifo_addr_12 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln207" [uart.c:207]   --->   Operation 75 'getelementptr' 'uart_fifo_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln173)   --->   "%enable = shl i8 1, i8 %EN_cast8" [uart.c:171]   --->   Operation 76 'shl' 'enable' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln173)   --->   "%and_ln173 = and i8 %enable, i8 %init_device_read_1" [uart.c:173]   --->   Operation 77 'and' 'and_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.72ns) (out node of the LUT)   --->   "%icmp_ln173 = icmp_eq  i8 %and_ln173, i8 0" [uart.c:173]   --->   Operation 78 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 1.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %if.then, void %if.end166" [uart.c:173]   --->   Operation 79 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i3.i16, i3 %EN_read, i16 0" [uart.c:176]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%or_ln176 = or i19 %shl_ln, i19 4116" [uart.c:176]   --->   Operation 81 'or' 'or_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%zext_ln176 = zext i19 %or_ln176" [uart.c:176]   --->   Operation 82 'zext' 'zext_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln176 = add i32 %zext_ln176, i32 %uartbase_read" [uart.c:176]   --->   Operation 83 'add' 'add_ln176' <Predicate = (!icmp_ln173)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln176, i32 2, i32 31" [uart.c:176]   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = (!icmp_ln173)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i30 %trunc_ln" [uart.c:176]   --->   Operation 85 'sext' 'sext_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i32 %sext_ln176" [uart.c:176]   --->   Operation 86 'getelementptr' 'clu_addr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [7/7] (7.30ns)   --->   "%LSRREG_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [uart.c:176]   --->   Operation 87 'readreq' 'LSRREG_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 88 [6/7] (7.30ns)   --->   "%LSRREG_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [uart.c:176]   --->   Operation 88 'readreq' 'LSRREG_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 89 [5/7] (7.30ns)   --->   "%LSRREG_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [uart.c:176]   --->   Operation 89 'readreq' 'LSRREG_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 90 [4/7] (7.30ns)   --->   "%LSRREG_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [uart.c:176]   --->   Operation 90 'readreq' 'LSRREG_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 91 [3/7] (7.30ns)   --->   "%LSRREG_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [uart.c:176]   --->   Operation 91 'readreq' 'LSRREG_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 92 [2/7] (7.30ns)   --->   "%LSRREG_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [uart.c:176]   --->   Operation 92 'readreq' 'LSRREG_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 93 [1/7] (7.30ns)   --->   "%LSRREG_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [uart.c:176]   --->   Operation 93 'readreq' 'LSRREG_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 94 [1/1] (7.30ns)   --->   "%LSRREG = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr" [uart.c:176]   --->   Operation 94 'read' 'LSRREG' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %LSRREG, i32 4" [uart.c:177]   --->   Operation 95 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i32 %LSRREG" [uart.c:177]   --->   Operation 96 'trunc' 'trunc_ln177' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.75>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %tmp, i3 0, i1 %trunc_ln177" [uart.c:177]   --->   Operation 97 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.97ns)   --->   "%icmp_ln177 = icmp_eq  i5 %and_ln, i5 0" [uart.c:177]   --->   Operation 98 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%PL_Ctrl_fifo_index_addr = getelementptr i11 %PL_Ctrl_fifo_index, i32 0, i32 %zext_ln171" [uart.c:210]   --->   Operation 99 'getelementptr' 'PL_Ctrl_fifo_index_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %if.then10, void %if.end148" [uart.c:177]   --->   Operation 100 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [2/2] (1.75ns)   --->   "%single_index = load i3 %PL_Ctrl_fifo_index_addr" [uart.c:179]   --->   Operation 101 'load' 'single_index' <Predicate = (!icmp_ln177)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%PL_Ctrl_first_time_addr = getelementptr i1 %PL_Ctrl_first_time, i32 0, i32 %zext_ln171" [uart.c:185]   --->   Operation 102 'getelementptr' 'PL_Ctrl_first_time_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (1.75ns)   --->   "%PL_Ctrl_first_time_load = load i3 %PL_Ctrl_first_time_addr" [uart.c:185]   --->   Operation 103 'load' 'PL_Ctrl_first_time_load' <Predicate = (!icmp_ln177)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 4.52>
ST_11 : Operation 104 [1/2] (1.75ns)   --->   "%single_index = load i3 %PL_Ctrl_fifo_index_addr" [uart.c:179]   --->   Operation 104 'load' 'single_index' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_11 : Operation 105 [1/1] (1.48ns)   --->   "%add_ln203 = add i11 %mul_ln188, i11 %single_index" [uart.c:203]   --->   Operation 105 'add' 'add_ln203' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i11 %add_ln203" [uart.c:203]   --->   Operation 106 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%uart_fifo_addr_10 = getelementptr i8 %uart_fifo, i32 0, i32 %zext_ln203" [uart.c:203]   --->   Operation 107 'getelementptr' 'uart_fifo_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/2] (1.75ns)   --->   "%PL_Ctrl_first_time_load = load i3 %PL_Ctrl_first_time_addr" [uart.c:185]   --->   Operation 108 'load' 'PL_Ctrl_first_time_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %PL_Ctrl_first_time_load, void %if.end, void %if.then20" [uart.c:185]   --->   Operation 109 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%PL_Ctrl_first_timestamp_addr = getelementptr i64 %PL_Ctrl_first_timestamp, i32 0, i32 %zext_ln171" [uart.c:186]   --->   Operation 110 'getelementptr' 'PL_Ctrl_first_timestamp_addr' <Predicate = (PL_Ctrl_first_time_load)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.75ns)   --->   "%store_ln186 = store i64 %ts_in_read, i3 %PL_Ctrl_first_timestamp_addr" [uart.c:186]   --->   Operation 111 'store' 'store_ln186' <Predicate = (PL_Ctrl_first_time_load)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 112 [1/1] (1.75ns)   --->   "%store_ln187 = store i1 0, i3 %PL_Ctrl_first_time_addr" [uart.c:187]   --->   Operation 112 'store' 'store_ln187' <Predicate = (PL_Ctrl_first_time_load)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ts_in_read, i32 56, i32 63" [uart.c:188]   --->   Operation 113 'partselect' 'trunc_ln1' <Predicate = (PL_Ctrl_first_time_load)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (2.77ns)   --->   "%store_ln188 = store i8 %trunc_ln1, i11 %uart_fifo_addr" [uart.c:188]   --->   Operation 114 'store' 'store_ln188' <Predicate = (PL_Ctrl_first_time_load)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ts_in_read, i32 48, i32 55" [uart.c:189]   --->   Operation 115 'partselect' 'trunc_ln2' <Predicate = (PL_Ctrl_first_time_load)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (2.77ns)   --->   "%store_ln189 = store i8 %trunc_ln2, i11 %uart_fifo_addr_1" [uart.c:189]   --->   Operation 116 'store' 'store_ln189' <Predicate = (PL_Ctrl_first_time_load)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ts_in_read, i32 40, i32 47" [uart.c:190]   --->   Operation 117 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (2.77ns)   --->   "%store_ln190 = store i8 %trunc_ln3, i11 %uart_fifo_addr_2" [uart.c:190]   --->   Operation 118 'store' 'store_ln190' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ts_in_read, i32 32, i32 39" [uart.c:191]   --->   Operation 119 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (2.77ns)   --->   "%store_ln191 = store i8 %trunc_ln4, i11 %uart_fifo_addr_3" [uart.c:191]   --->   Operation 120 'store' 'store_ln191' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ts_in_read, i32 24, i32 31" [uart.c:192]   --->   Operation 121 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (2.77ns)   --->   "%store_ln192 = store i8 %trunc_ln5, i11 %uart_fifo_addr_4" [uart.c:192]   --->   Operation 122 'store' 'store_ln192' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ts_in_read, i32 16, i32 23" [uart.c:193]   --->   Operation 123 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (2.77ns)   --->   "%store_ln193 = store i8 %trunc_ln6, i11 %uart_fifo_addr_5" [uart.c:193]   --->   Operation 124 'store' 'store_ln193' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ts_in_read, i32 8, i32 15" [uart.c:194]   --->   Operation 125 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (2.77ns)   --->   "%store_ln194 = store i8 %trunc_ln7, i11 %uart_fifo_addr_6" [uart.c:194]   --->   Operation 126 'store' 'store_ln194' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %ts_in_read" [uart.c:195]   --->   Operation 127 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (2.77ns)   --->   "%store_ln195 = store i8 %trunc_ln195, i11 %uart_fifo_addr_7" [uart.c:195]   --->   Operation 128 'store' 'store_ln195' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>

State 15 <SV = 14> <Delay = 3.23>
ST_15 : Operation 129 [1/1] (2.77ns)   --->   "%store_ln196 = store i8 4, i11 %uart_fifo_addr_8" [uart.c:196]   --->   Operation 129 'store' 'store_ln196' <Predicate = (PL_Ctrl_first_time_load)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>
ST_15 : Operation 130 [1/1] (2.77ns)   --->   "%store_ln197 = store i8 %EN_cast8, i11 %uart_fifo_addr_9" [uart.c:197]   --->   Operation 130 'store' 'store_ln197' <Predicate = (PL_Ctrl_first_time_load)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln198 = br void %if.end" [uart.c:198]   --->   Operation 131 'br' 'br_ln198' <Predicate = (PL_Ctrl_first_time_load)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln200)   --->   "%or_ln200 = or i19 %shl_ln, i19 16384" [uart.c:200]   --->   Operation 132 'or' 'or_ln200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln200)   --->   "%zext_ln200 = zext i19 %or_ln200" [uart.c:200]   --->   Operation 133 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln200 = add i32 %zext_ln200, i32 %uartbase_read" [uart.c:200]   --->   Operation 134 'add' 'add_ln200' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln200, i32 2, i32 31" [uart.c:200]   --->   Operation 135 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.48ns)   --->   "%add_ln204 = add i11 %single_index, i11 1" [uart.c:204]   --->   Operation 136 'add' 'add_ln204' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (1.75ns)   --->   "%store_ln204 = store i11 %add_ln204, i3 %PL_Ctrl_fifo_index_addr" [uart.c:204]   --->   Operation 137 'store' 'store_ln204' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i30 %trunc_ln9" [uart.c:200]   --->   Operation 138 'sext' 'sext_ln200' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%clu_addr_addr_1 = getelementptr i32 %clu_addr, i32 %sext_ln200" [uart.c:200]   --->   Operation 139 'getelementptr' 'clu_addr_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [7/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_1, i32 1" [uart.c:200]   --->   Operation 140 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 141 [6/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_1, i32 1" [uart.c:200]   --->   Operation 141 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 142 [5/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_1, i32 1" [uart.c:200]   --->   Operation 142 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 143 [4/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_1, i32 1" [uart.c:200]   --->   Operation 143 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 144 [3/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_1, i32 1" [uart.c:200]   --->   Operation 144 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 145 [2/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_1, i32 1" [uart.c:200]   --->   Operation 145 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 146 [1/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_1, i32 1" [uart.c:200]   --->   Operation 146 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 147 [1/1] (7.30ns)   --->   "%clu_addr_addr_1_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr_1" [uart.c:200]   --->   Operation 147 'read' 'clu_addr_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%rxData = trunc i32 %clu_addr_addr_1_read" [uart.c:200]   --->   Operation 148 'trunc' 'rxData' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.77>
ST_24 : Operation 149 [1/1] (2.77ns)   --->   "%store_ln203 = store i8 %rxData, i11 %uart_fifo_addr_10" [uart.c:203]   --->   Operation 149 'store' 'store_ln203' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%PL_Header_pkt_len_bytes_addr = getelementptr i16 %PL_Header_pkt_len_bytes, i32 0, i32 %zext_ln171" [uart.c:205]   --->   Operation 150 'getelementptr' 'PL_Header_pkt_len_bytes_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 151 [2/2] (1.75ns)   --->   "%PL_Header_pkt_len_bytes_load = load i3 %PL_Header_pkt_len_bytes_addr" [uart.c:205]   --->   Operation 151 'load' 'PL_Header_pkt_len_bytes_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 152 [1/2] (1.75ns)   --->   "%PL_Header_pkt_len_bytes_load = load i3 %PL_Header_pkt_len_bytes_addr" [uart.c:205]   --->   Operation 152 'load' 'PL_Header_pkt_len_bytes_load' <Predicate = (!icmp_ln177)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln205 = trunc i16 %PL_Header_pkt_len_bytes_load" [uart.c:205]   --->   Operation 153 'trunc' 'trunc_ln205' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (1.54ns)   --->   "%add_ln205 = add i16 %PL_Header_pkt_len_bytes_load, i16 1" [uart.c:205]   --->   Operation 154 'add' 'add_ln205' <Predicate = (!icmp_ln177)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 155 [1/1] (1.75ns)   --->   "%store_ln205 = store i16 %add_ln205, i3 %PL_Header_pkt_len_bytes_addr" [uart.c:205]   --->   Operation 155 'store' 'store_ln205' <Predicate = (!icmp_ln177)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln205, i32 8, i32 15" [uart.c:206]   --->   Operation 156 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (2.77ns)   --->   "%store_ln206 = store i8 %trunc_ln8, i11 %uart_fifo_addr_11" [uart.c:206]   --->   Operation 157 'store' 'store_ln206' <Predicate = (!icmp_ln177)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>
ST_25 : Operation 158 [1/1] (1.30ns)   --->   "%add_ln207 = add i8 %trunc_ln205, i8 1" [uart.c:207]   --->   Operation 158 'add' 'add_ln207' <Predicate = (!icmp_ln177)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 159 [1/1] (2.77ns)   --->   "%store_ln207 = store i8 %add_ln207, i11 %uart_fifo_addr_12" [uart.c:207]   --->   Operation 159 'store' 'store_ln207' <Predicate = (!icmp_ln177)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1632> <RAM>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln208 = br void %if.end148" [uart.c:208]   --->   Operation 160 'br' 'br_ln208' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%PL_Ctrl_first_timestamp_addr_1 = getelementptr i64 %PL_Ctrl_first_timestamp, i32 0, i32 %zext_ln171" [uart.c:209]   --->   Operation 161 'getelementptr' 'PL_Ctrl_first_timestamp_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [2/2] (1.75ns)   --->   "%PL_Ctrl_first_timestamp_load = load i3 %PL_Ctrl_first_timestamp_addr_1" [uart.c:209]   --->   Operation 162 'load' 'PL_Ctrl_first_timestamp_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 163 [2/2] (1.75ns)   --->   "%PL_Ctrl_fifo_index_load = load i3 %PL_Ctrl_fifo_index_addr" [uart.c:210]   --->   Operation 163 'load' 'PL_Ctrl_fifo_index_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>

State 26 <SV = 25> <Delay = 6.71>
ST_26 : Operation 164 [1/2] (1.75ns)   --->   "%PL_Ctrl_first_timestamp_load = load i3 %PL_Ctrl_first_timestamp_addr_1" [uart.c:209]   --->   Operation 164 'load' 'PL_Ctrl_first_timestamp_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 165 [1/1] (2.69ns)   --->   "%sub_ln209 = sub i64 %ts_in_read, i64 %PL_Ctrl_first_timestamp_load" [uart.c:209]   --->   Operation 165 'sub' 'sub_ln209' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/2] (1.75ns)   --->   "%PL_Ctrl_fifo_index_load = load i3 %PL_Ctrl_fifo_index_addr" [uart.c:210]   --->   Operation 166 'load' 'PL_Ctrl_fifo_index_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_26 : Operation 167 [1/1] (1.88ns)   --->   "%icmp_ln210 = icmp_eq  i11 %PL_Ctrl_fifo_index_load, i11 204" [uart.c:210]   --->   Operation 167 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (2.26ns)   --->   "%icmp_ln210_1 = icmp_sgt  i64 %sub_ln209, i64 1000000" [uart.c:210]   --->   Operation 168 'icmp' 'icmp_ln210_1' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (2.26ns)   --->   "%icmp_ln210_2 = icmp_ne  i64 %PL_Ctrl_first_timestamp_load, i64 0" [uart.c:210]   --->   Operation 169 'icmp' 'icmp_ln210_2' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 0.80>
ST_27 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln210)   --->   "%and_ln210 = and i1 %icmp_ln210_1, i1 %icmp_ln210_2" [uart.c:210]   --->   Operation 170 'and' 'and_ln210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 171 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln210 = or i1 %icmp_ln210, i1 %and_ln210" [uart.c:210]   --->   Operation 171 'or' 'or_ln210' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %or_ln210, void %if.end165, void %if.then164" [uart.c:210]   --->   Operation 172 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 173 [1/1] (0.00ns)   --->   "%internal_uart_counter_load = load i32 %internal_uart_counter" [uart.c:211]   --->   Operation 173 'load' 'internal_uart_counter_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 174 [1/1] (1.89ns)   --->   "%add_ln211 = add i32 %internal_uart_counter_load, i32 1" [uart.c:211]   --->   Operation 174 'add' 'add_ln211' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln211 = store i32 %add_ln211, i32 %internal_uart_counter" [uart.c:211]   --->   Operation 175 'store' 'store_ln211' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln212 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_uart, i32 %add_ln211" [uart.c:212]   --->   Operation 176 'write' 'write_ln212' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 177 [2/2] (7.30ns)   --->   "%call_ln213 = call void @ddr_write.1, i8 %ps_ddr, i32 %ddr_read, i3 %EN_read, i16 %dropped_uart_counter, i8 %uart_fifo, i11 %PL_Ctrl_fifo_index, i16 %PL_Header_pkt_len_bytes, i1 %PL_Ctrl_first_time, i64 %PL_Ctrl_first_timestamp" [uart.c:213]   --->   Operation 177 'call' 'call_ln213' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln213 = call void @ddr_write.1, i8 %ps_ddr, i32 %ddr_read, i3 %EN_read, i16 %dropped_uart_counter, i8 %uart_fifo, i11 %PL_Ctrl_fifo_index, i16 %PL_Header_pkt_len_bytes, i1 %PL_Ctrl_first_time, i64 %PL_Ctrl_first_timestamp" [uart.c:213]   --->   Operation 178 'call' 'call_ln213' <Predicate = (!icmp_ln173 & or_ln210)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln214 = br void %if.end165" [uart.c:214]   --->   Operation 179 'br' 'br_ln214' <Predicate = (!icmp_ln173 & or_ln210)> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln215 = br void %if.end166" [uart.c:215]   --->   Operation 180 'br' 'br_ln215' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln217 = ret" [uart.c:217]   --->   Operation 181 'ret' 'ret_ln217' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clu_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ uartbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ts_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_device_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ received_uart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ PL_Ctrl_fifo_index]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ PL_Ctrl_first_time]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ PL_Ctrl_first_timestamp]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ uart_fifo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ PL_Header_pkt_len_bytes]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ internal_uart_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dropped_uart_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
EN_read                        (read          ) [ 001111111111111111111111111111]
init_device_read_1             (read          ) [ 000000000000000000000000000000]
ts_in_read                     (read          ) [ 001111111111111111111111111000]
uartbase_read                  (read          ) [ 001111111111111100000000000000]
ddr_read                       (read          ) [ 001111111111111111111111111111]
EN_cast8                       (zext          ) [ 001111111111111100000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000]
zext_ln171                     (zext          ) [ 001111111111111111111111110000]
zext_ln188                     (zext          ) [ 000000000000000000000000000000]
mul_ln188                      (mul           ) [ 001111111111000000000000000000]
zext_ln188_1                   (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr                 (getelementptr ) [ 001111111111000000000000000000]
or_ln189                       (or            ) [ 000000000000000000000000000000]
zext_ln189                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_1               (getelementptr ) [ 001111111111000000000000000000]
or_ln190                       (or            ) [ 000000000000000000000000000000]
zext_ln190                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_2               (getelementptr ) [ 001111111111100000000000000000]
or_ln191                       (or            ) [ 000000000000000000000000000000]
zext_ln191                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_3               (getelementptr ) [ 001111111111100000000000000000]
add_ln192                      (add           ) [ 000000000000000000000000000000]
zext_ln192                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_4               (getelementptr ) [ 001111111111110000000000000000]
add_ln193                      (add           ) [ 000000000000000000000000000000]
zext_ln193                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_5               (getelementptr ) [ 001111111111110000000000000000]
add_ln194                      (add           ) [ 000000000000000000000000000000]
zext_ln194                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_6               (getelementptr ) [ 001111111111111000000000000000]
add_ln195                      (add           ) [ 000000000000000000000000000000]
zext_ln195                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_7               (getelementptr ) [ 001111111111111000000000000000]
add_ln196                      (add           ) [ 000000000000000000000000000000]
zext_ln196                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_8               (getelementptr ) [ 001111111111111100000000000000]
add_ln197                      (add           ) [ 000000000000000000000000000000]
zext_ln197                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_9               (getelementptr ) [ 001111111111111100000000000000]
add_ln206                      (add           ) [ 000000000000000000000000000000]
zext_ln206                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_11              (getelementptr ) [ 001111111111111111111111110000]
add_ln207_1                    (add           ) [ 000000000000000000000000000000]
zext_ln207                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_12              (getelementptr ) [ 001111111111111111111111110000]
enable                         (shl           ) [ 000000000000000000000000000000]
and_ln173                      (and           ) [ 000000000000000000000000000000]
icmp_ln173                     (icmp          ) [ 011111111111111111111111111111]
br_ln173                       (br            ) [ 000000000000000000000000000000]
shl_ln                         (bitconcatenate) [ 001111111111111100000000000000]
or_ln176                       (or            ) [ 000000000000000000000000000000]
zext_ln176                     (zext          ) [ 000000000000000000000000000000]
add_ln176                      (add           ) [ 000000000000000000000000000000]
trunc_ln                       (partselect    ) [ 001000000000000000000000000000]
sext_ln176                     (sext          ) [ 000000000000000000000000000000]
clu_addr_addr                  (getelementptr ) [ 000111111100000000000000000000]
LSRREG_req                     (readreq       ) [ 000000000000000000000000000000]
LSRREG                         (read          ) [ 000000000000000000000000000000]
tmp                            (bitselect     ) [ 000000000010000000000000000000]
trunc_ln177                    (trunc         ) [ 000000000010000000000000000000]
and_ln                         (bitconcatenate) [ 000000000000000000000000000000]
icmp_ln177                     (icmp          ) [ 000000000011111111111111110000]
PL_Ctrl_fifo_index_addr        (getelementptr ) [ 000000000001111111111111111000]
br_ln177                       (br            ) [ 000000000000000000000000000000]
PL_Ctrl_first_time_addr        (getelementptr ) [ 000000000001000000000000000000]
single_index                   (load          ) [ 000000000000111100000000000000]
add_ln203                      (add           ) [ 000000000000000000000000000000]
zext_ln203                     (zext          ) [ 000000000000000000000000000000]
uart_fifo_addr_10              (getelementptr ) [ 000000000000111111111111100000]
PL_Ctrl_first_time_load        (load          ) [ 000000000001111100000000000000]
br_ln185                       (br            ) [ 000000000000000000000000000000]
PL_Ctrl_first_timestamp_addr   (getelementptr ) [ 000000000000000000000000000000]
store_ln186                    (store         ) [ 000000000000000000000000000000]
store_ln187                    (store         ) [ 000000000000000000000000000000]
trunc_ln1                      (partselect    ) [ 000000000000000000000000000000]
store_ln188                    (store         ) [ 000000000000000000000000000000]
trunc_ln2                      (partselect    ) [ 000000000000000000000000000000]
store_ln189                    (store         ) [ 000000000000000000000000000000]
trunc_ln3                      (partselect    ) [ 000000000000000000000000000000]
store_ln190                    (store         ) [ 000000000000000000000000000000]
trunc_ln4                      (partselect    ) [ 000000000000000000000000000000]
store_ln191                    (store         ) [ 000000000000000000000000000000]
trunc_ln5                      (partselect    ) [ 000000000000000000000000000000]
store_ln192                    (store         ) [ 000000000000000000000000000000]
trunc_ln6                      (partselect    ) [ 000000000000000000000000000000]
store_ln193                    (store         ) [ 000000000000000000000000000000]
trunc_ln7                      (partselect    ) [ 000000000000000000000000000000]
store_ln194                    (store         ) [ 000000000000000000000000000000]
trunc_ln195                    (trunc         ) [ 000000000000000000000000000000]
store_ln195                    (store         ) [ 000000000000000000000000000000]
store_ln196                    (store         ) [ 000000000000000000000000000000]
store_ln197                    (store         ) [ 000000000000000000000000000000]
br_ln198                       (br            ) [ 000000000000000000000000000000]
or_ln200                       (or            ) [ 000000000000000000000000000000]
zext_ln200                     (zext          ) [ 000000000000000000000000000000]
add_ln200                      (add           ) [ 000000000000000000000000000000]
trunc_ln9                      (partselect    ) [ 000000000000000010000000000000]
add_ln204                      (add           ) [ 000000000000000000000000000000]
store_ln204                    (store         ) [ 000000000000000000000000000000]
sext_ln200                     (sext          ) [ 000000000000000000000000000000]
clu_addr_addr_1                (getelementptr ) [ 000000000000000001111111000000]
clu_addr_load_req              (readreq       ) [ 000000000000000000000000000000]
clu_addr_addr_1_read           (read          ) [ 000000000000000000000000000000]
rxData                         (trunc         ) [ 000000000000000000000000100000]
store_ln203                    (store         ) [ 000000000000000000000000000000]
PL_Header_pkt_len_bytes_addr   (getelementptr ) [ 000000000000000000000000010000]
PL_Header_pkt_len_bytes_load   (load          ) [ 000000000000000000000000000000]
trunc_ln205                    (trunc         ) [ 000000000000000000000000000000]
add_ln205                      (add           ) [ 000000000000000000000000000000]
store_ln205                    (store         ) [ 000000000000000000000000000000]
trunc_ln8                      (partselect    ) [ 000000000000000000000000000000]
store_ln206                    (store         ) [ 000000000000000000000000000000]
add_ln207                      (add           ) [ 000000000000000000000000000000]
store_ln207                    (store         ) [ 000000000000000000000000000000]
br_ln208                       (br            ) [ 000000000000000000000000000000]
PL_Ctrl_first_timestamp_addr_1 (getelementptr ) [ 000000000000000000000000001000]
PL_Ctrl_first_timestamp_load   (load          ) [ 000000000000000000000000000000]
sub_ln209                      (sub           ) [ 000000000000000000000000000000]
PL_Ctrl_fifo_index_load        (load          ) [ 000000000000000000000000000000]
icmp_ln210                     (icmp          ) [ 000000000000000000000000000100]
icmp_ln210_1                   (icmp          ) [ 000000000000000000000000000100]
icmp_ln210_2                   (icmp          ) [ 000000000000000000000000000100]
and_ln210                      (and           ) [ 000000000000000000000000000000]
or_ln210                       (or            ) [ 000000000000000000000000000111]
br_ln210                       (br            ) [ 000000000000000000000000000000]
internal_uart_counter_load     (load          ) [ 000000000000000000000000000000]
add_ln211                      (add           ) [ 000000000000000000000000000000]
store_ln211                    (store         ) [ 000000000000000000000000000000]
write_ln212                    (write         ) [ 000000000000000000000000000000]
call_ln213                     (call          ) [ 000000000000000000000000000000]
br_ln214                       (br            ) [ 000000000000000000000000000000]
br_ln215                       (br            ) [ 000000000000000000000000000000]
ret_ln217                      (ret           ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ps_ddr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="clu_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clu_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="uartbase">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uartbase"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ts_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ts_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="init_device_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_device_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="EN">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="received_uart">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_uart"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="PL_Ctrl_fifo_index">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Ctrl_fifo_index"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="PL_Ctrl_first_time">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Ctrl_first_time"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="PL_Ctrl_first_timestamp">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Ctrl_first_timestamp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="uart_fifo">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_fifo"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="PL_Header_pkt_len_bytes">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Header_pkt_len_bytes"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="internal_uart_counter">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_uart_counter"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dropped_uart_counter">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_uart_counter"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i3.i16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_write.1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="EN_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EN_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="init_device_read_1_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_device_read_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ts_in_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ts_in_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="uartbase_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uartbase_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="ddr_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="27"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="LSRREG_req/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="LSRREG_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="7"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LSRREG/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_readreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="clu_addr_load_req/16 "/>
</bind>
</comp>

<comp id="207" class="1004" name="clu_addr_addr_1_read_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="7"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="clu_addr_addr_1_read/23 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln212_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln212/28 "/>
</bind>
</comp>

<comp id="219" class="1004" name="uart_fifo_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="11" slack="0"/>
<pin id="223" dir="1" index="3" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="uart_fifo_addr_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="1" index="3" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_1/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="uart_fifo_addr_2_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="11" slack="0"/>
<pin id="237" dir="1" index="3" bw="11" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="uart_fifo_addr_3_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="11" slack="0"/>
<pin id="244" dir="1" index="3" bw="11" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_3/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="uart_fifo_addr_4_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="11" slack="0"/>
<pin id="251" dir="1" index="3" bw="11" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_4/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="uart_fifo_addr_5_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="1" index="3" bw="11" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_5/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="uart_fifo_addr_6_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_6/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="uart_fifo_addr_7_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="11" slack="0"/>
<pin id="272" dir="1" index="3" bw="11" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_7/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="uart_fifo_addr_8_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="11" slack="0"/>
<pin id="279" dir="1" index="3" bw="11" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_8/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="uart_fifo_addr_9_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="11" slack="0"/>
<pin id="286" dir="1" index="3" bw="11" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_9/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="uart_fifo_addr_11_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="11" slack="0"/>
<pin id="293" dir="1" index="3" bw="11" slack="24"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_11/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="uart_fifo_addr_12_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="11" slack="0"/>
<pin id="300" dir="1" index="3" bw="11" slack="24"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_12/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="PL_Ctrl_fifo_index_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="9"/>
<pin id="307" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PL_Ctrl_fifo_index_addr/10 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="11" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="single_index/10 store_ln204/15 PL_Ctrl_fifo_index_load/25 "/>
</bind>
</comp>

<comp id="316" class="1004" name="PL_Ctrl_first_time_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="9"/>
<pin id="320" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PL_Ctrl_first_time_addr/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="PL_Ctrl_first_time_load/10 store_ln187/11 "/>
</bind>
</comp>

<comp id="329" class="1004" name="uart_fifo_addr_10_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="11" slack="0"/>
<pin id="333" dir="1" index="3" bw="11" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uart_fifo_addr_10/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="PL_Ctrl_first_timestamp_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="10"/>
<pin id="340" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PL_Ctrl_first_timestamp_addr/11 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="10"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln186/11 PL_Ctrl_first_timestamp_load/25 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="10"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="0" slack="10"/>
<pin id="355" dir="0" index="4" bw="11" slack="0"/>
<pin id="356" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="357" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="358" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/11 store_ln189/11 store_ln190/12 store_ln191/12 store_ln192/13 store_ln193/13 store_ln194/14 store_ln195/14 store_ln196/15 store_ln197/15 store_ln203/24 store_ln206/25 store_ln207/25 "/>
</bind>
</comp>

<comp id="360" class="1004" name="PL_Header_pkt_len_bytes_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="3" slack="23"/>
<pin id="364" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PL_Header_pkt_len_bytes_addr/24 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="PL_Header_pkt_len_bytes_load/24 store_ln205/25 "/>
</bind>
</comp>

<comp id="373" class="1004" name="PL_Ctrl_first_timestamp_addr_1_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="3" slack="24"/>
<pin id="377" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PL_Ctrl_first_timestamp_addr_1/25 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_ddr_write_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="0" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="27"/>
<pin id="385" dir="0" index="3" bw="3" slack="27"/>
<pin id="386" dir="0" index="4" bw="16" slack="0"/>
<pin id="387" dir="0" index="5" bw="8" slack="0"/>
<pin id="388" dir="0" index="6" bw="11" slack="0"/>
<pin id="389" dir="0" index="7" bw="16" slack="0"/>
<pin id="390" dir="0" index="8" bw="1" slack="0"/>
<pin id="391" dir="0" index="9" bw="64" slack="0"/>
<pin id="392" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln213/28 "/>
</bind>
</comp>

<comp id="401" class="1004" name="EN_cast8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="EN_cast8/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln171_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln188_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="mul_ln188_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln188/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln188_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188_1/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln189_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="0"/>
<pin id="426" dir="0" index="1" bw="11" slack="0"/>
<pin id="427" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln189/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln189_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln190_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="11" slack="0"/>
<pin id="437" dir="0" index="1" bw="11" slack="0"/>
<pin id="438" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln190/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln190_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="or_ln191_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="0" index="1" bw="11" slack="0"/>
<pin id="449" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln191/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln191_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln192_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="11" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln192_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln193_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln193/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln193_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln194_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="11" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln194_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln195_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="0" index="1" bw="4" slack="0"/>
<pin id="493" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln195_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln195/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln196_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="0"/>
<pin id="503" dir="0" index="1" bw="5" slack="0"/>
<pin id="504" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln196_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="11" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln197_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="0" index="1" bw="5" slack="0"/>
<pin id="515" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln197_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln206_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="11" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln206_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln207_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="0"/>
<pin id="537" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln207_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="enable_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="3" slack="0"/>
<pin id="548" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="enable/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="and_ln173_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln173_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="shl_ln_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="19" slack="0"/>
<pin id="565" dir="0" index="1" bw="3" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln176_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="19" slack="0"/>
<pin id="573" dir="0" index="1" bw="19" slack="0"/>
<pin id="574" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln176/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln176_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="19" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln176_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="19" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="30" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="3" slack="0"/>
<pin id="591" dir="0" index="3" bw="6" slack="0"/>
<pin id="592" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln176_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="30" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln176/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="clu_addr_addr_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="4" slack="0"/>
<pin id="611" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln177_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln177/9 "/>
</bind>
</comp>

<comp id="619" class="1004" name="and_ln_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="1"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="0" index="3" bw="1" slack="1"/>
<pin id="624" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln177_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="0" index="1" bw="5" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln203_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="10"/>
<pin id="635" dir="0" index="1" bw="11" slack="0"/>
<pin id="636" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln203_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="11" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/11 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="64" slack="10"/>
<pin id="646" dir="0" index="2" bw="7" slack="0"/>
<pin id="647" dir="0" index="3" bw="7" slack="0"/>
<pin id="648" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="64" slack="10"/>
<pin id="656" dir="0" index="2" bw="7" slack="0"/>
<pin id="657" dir="0" index="3" bw="7" slack="0"/>
<pin id="658" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/11 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="11"/>
<pin id="666" dir="0" index="2" bw="7" slack="0"/>
<pin id="667" dir="0" index="3" bw="7" slack="0"/>
<pin id="668" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/12 "/>
</bind>
</comp>

<comp id="673" class="1004" name="trunc_ln4_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="0" index="1" bw="64" slack="11"/>
<pin id="676" dir="0" index="2" bw="7" slack="0"/>
<pin id="677" dir="0" index="3" bw="7" slack="0"/>
<pin id="678" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/12 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln5_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="64" slack="12"/>
<pin id="686" dir="0" index="2" bw="6" slack="0"/>
<pin id="687" dir="0" index="3" bw="6" slack="0"/>
<pin id="688" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/13 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="64" slack="12"/>
<pin id="696" dir="0" index="2" bw="6" slack="0"/>
<pin id="697" dir="0" index="3" bw="6" slack="0"/>
<pin id="698" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="trunc_ln7_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="64" slack="13"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="0" index="3" bw="5" slack="0"/>
<pin id="708" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/14 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln195_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="13"/>
<pin id="715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln195/14 "/>
</bind>
</comp>

<comp id="717" class="1004" name="or_ln200_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="19" slack="14"/>
<pin id="719" dir="0" index="1" bw="19" slack="0"/>
<pin id="720" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln200/15 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln200_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="19" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/15 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln200_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="19" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="14"/>
<pin id="729" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/15 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln9_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="30" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="3" slack="0"/>
<pin id="735" dir="0" index="3" bw="6" slack="0"/>
<pin id="736" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/15 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln204_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="4"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/15 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln200_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="30" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln200/16 "/>
</bind>
</comp>

<comp id="750" class="1004" name="clu_addr_addr_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr_1/16 "/>
</bind>
</comp>

<comp id="757" class="1004" name="rxData_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rxData/23 "/>
</bind>
</comp>

<comp id="761" class="1004" name="trunc_ln205_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="0"/>
<pin id="763" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln205/25 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln205_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205/25 "/>
</bind>
</comp>

<comp id="772" class="1004" name="trunc_ln8_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="16" slack="0"/>
<pin id="775" dir="0" index="2" bw="5" slack="0"/>
<pin id="776" dir="0" index="3" bw="5" slack="0"/>
<pin id="777" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/25 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln207_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/25 "/>
</bind>
</comp>

<comp id="790" class="1004" name="sub_ln209_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="25"/>
<pin id="792" dir="0" index="1" bw="64" slack="0"/>
<pin id="793" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln209/26 "/>
</bind>
</comp>

<comp id="795" class="1004" name="icmp_ln210_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="11" slack="0"/>
<pin id="797" dir="0" index="1" bw="11" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210/26 "/>
</bind>
</comp>

<comp id="801" class="1004" name="icmp_ln210_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="0"/>
<pin id="803" dir="0" index="1" bw="64" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210_1/26 "/>
</bind>
</comp>

<comp id="807" class="1004" name="icmp_ln210_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="0"/>
<pin id="809" dir="0" index="1" bw="64" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210_2/26 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln210_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="0" index="1" bw="1" slack="1"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln210/27 "/>
</bind>
</comp>

<comp id="817" class="1004" name="or_ln210_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln210/27 "/>
</bind>
</comp>

<comp id="822" class="1004" name="internal_uart_counter_load_load_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="internal_uart_counter_load/28 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln211_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/28 "/>
</bind>
</comp>

<comp id="833" class="1004" name="store_ln211_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/28 "/>
</bind>
</comp>

<comp id="839" class="1005" name="EN_read_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="3" slack="27"/>
<pin id="841" dir="1" index="1" bw="3" slack="27"/>
</pin_list>
<bind>
<opset="EN_read "/>
</bind>
</comp>

<comp id="844" class="1005" name="ts_in_read_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="10"/>
<pin id="846" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="ts_in_read "/>
</bind>
</comp>

<comp id="858" class="1005" name="uartbase_read_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="14"/>
<pin id="860" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="uartbase_read "/>
</bind>
</comp>

<comp id="863" class="1005" name="ddr_read_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="27"/>
<pin id="865" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="ddr_read "/>
</bind>
</comp>

<comp id="868" class="1005" name="EN_cast8_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="14"/>
<pin id="870" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="EN_cast8 "/>
</bind>
</comp>

<comp id="873" class="1005" name="zext_ln171_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="9"/>
<pin id="875" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln171 "/>
</bind>
</comp>

<comp id="882" class="1005" name="mul_ln188_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="11" slack="10"/>
<pin id="884" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="mul_ln188 "/>
</bind>
</comp>

<comp id="887" class="1005" name="uart_fifo_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="11" slack="10"/>
<pin id="889" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="uart_fifo_addr "/>
</bind>
</comp>

<comp id="892" class="1005" name="uart_fifo_addr_1_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="11" slack="10"/>
<pin id="894" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="uart_fifo_addr_2_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="11"/>
<pin id="899" dir="1" index="1" bw="11" slack="11"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_2 "/>
</bind>
</comp>

<comp id="902" class="1005" name="uart_fifo_addr_3_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="11" slack="11"/>
<pin id="904" dir="1" index="1" bw="11" slack="11"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_3 "/>
</bind>
</comp>

<comp id="907" class="1005" name="uart_fifo_addr_4_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="11" slack="12"/>
<pin id="909" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_4 "/>
</bind>
</comp>

<comp id="912" class="1005" name="uart_fifo_addr_5_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="11" slack="12"/>
<pin id="914" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_5 "/>
</bind>
</comp>

<comp id="917" class="1005" name="uart_fifo_addr_6_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="13"/>
<pin id="919" dir="1" index="1" bw="11" slack="13"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_6 "/>
</bind>
</comp>

<comp id="922" class="1005" name="uart_fifo_addr_7_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="11" slack="13"/>
<pin id="924" dir="1" index="1" bw="11" slack="13"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_7 "/>
</bind>
</comp>

<comp id="927" class="1005" name="uart_fifo_addr_8_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="11" slack="14"/>
<pin id="929" dir="1" index="1" bw="11" slack="14"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_8 "/>
</bind>
</comp>

<comp id="932" class="1005" name="uart_fifo_addr_9_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="11" slack="14"/>
<pin id="934" dir="1" index="1" bw="11" slack="14"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_9 "/>
</bind>
</comp>

<comp id="937" class="1005" name="uart_fifo_addr_11_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="11" slack="24"/>
<pin id="939" dir="1" index="1" bw="11" slack="24"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_11 "/>
</bind>
</comp>

<comp id="942" class="1005" name="uart_fifo_addr_12_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="11" slack="24"/>
<pin id="944" dir="1" index="1" bw="11" slack="24"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_12 "/>
</bind>
</comp>

<comp id="947" class="1005" name="icmp_ln173_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="28"/>
<pin id="949" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln173 "/>
</bind>
</comp>

<comp id="951" class="1005" name="shl_ln_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="19" slack="14"/>
<pin id="953" dir="1" index="1" bw="19" slack="14"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="956" class="1005" name="trunc_ln_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="30" slack="1"/>
<pin id="958" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="961" class="1005" name="clu_addr_addr_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="972" class="1005" name="trunc_ln177_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln177 "/>
</bind>
</comp>

<comp id="977" class="1005" name="icmp_ln177_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="15"/>
<pin id="979" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln177 "/>
</bind>
</comp>

<comp id="981" class="1005" name="PL_Ctrl_fifo_index_addr_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="3" slack="1"/>
<pin id="983" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="PL_Ctrl_fifo_index_addr "/>
</bind>
</comp>

<comp id="986" class="1005" name="PL_Ctrl_first_time_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="3" slack="1"/>
<pin id="988" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="PL_Ctrl_first_time_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="single_index_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="11" slack="4"/>
<pin id="993" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="single_index "/>
</bind>
</comp>

<comp id="996" class="1005" name="uart_fifo_addr_10_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="11" slack="13"/>
<pin id="998" dir="1" index="1" bw="11" slack="13"/>
</pin_list>
<bind>
<opset="uart_fifo_addr_10 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="PL_Ctrl_first_time_load_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="4"/>
<pin id="1003" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="PL_Ctrl_first_time_load "/>
</bind>
</comp>

<comp id="1005" class="1005" name="trunc_ln9_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="30" slack="1"/>
<pin id="1007" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="clu_addr_addr_1_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="rxData_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="1"/>
<pin id="1018" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rxData "/>
</bind>
</comp>

<comp id="1021" class="1005" name="PL_Header_pkt_len_bytes_addr_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="3" slack="1"/>
<pin id="1023" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="PL_Header_pkt_len_bytes_addr "/>
</bind>
</comp>

<comp id="1026" class="1005" name="PL_Ctrl_first_timestamp_addr_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="3" slack="1"/>
<pin id="1028" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="PL_Ctrl_first_timestamp_addr_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="icmp_ln210_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="1"/>
<pin id="1033" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln210 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="icmp_ln210_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="1"/>
<pin id="1038" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln210_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="icmp_ln210_2_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="1"/>
<pin id="1043" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln210_2 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="or_ln210_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="2"/>
<pin id="1048" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln210 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="100" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="102" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="100" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="102" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="154" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="114" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="359"><net_src comp="142" pin="0"/><net_sink comp="350" pin=4"/></net>

<net id="365"><net_src comp="24" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="360" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="20" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="373" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="393"><net_src comp="156" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="394"><net_src comp="0" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="381" pin=4"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="381" pin=5"/></net>

<net id="397"><net_src comp="16" pin="0"/><net_sink comp="381" pin=6"/></net>

<net id="398"><net_src comp="24" pin="0"/><net_sink comp="381" pin=7"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="381" pin=8"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="381" pin=9"/></net>

<net id="404"><net_src comp="158" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="158" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="158" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="60" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="428"><net_src comp="413" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="439"><net_src comp="413" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="64" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="450"><net_src comp="413" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="66" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="461"><net_src comp="413" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="68" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="472"><net_src comp="413" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="70" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="483"><net_src comp="413" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="72" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="494"><net_src comp="413" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="74" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="505"><net_src comp="413" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="516"><net_src comp="413" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="78" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="527"><net_src comp="413" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="80" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="538"><net_src comp="413" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="82" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="549"><net_src comp="84" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="401" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="164" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="86" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="88" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="158" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="90" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="92" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="176" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="593"><net_src comp="94" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="581" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="96" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="98" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="604"><net_src comp="4" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="612"><net_src comp="104" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="195" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="106" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="195" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="625"><net_src comp="108" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="110" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="619" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="112" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="310" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="649"><net_src comp="116" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="118" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="120" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="652"><net_src comp="643" pin="4"/><net_sink comp="350" pin=4"/></net>

<net id="659"><net_src comp="116" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="122" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="661"><net_src comp="124" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="662"><net_src comp="653" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="669"><net_src comp="116" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="126" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="671"><net_src comp="128" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="672"><net_src comp="663" pin="4"/><net_sink comp="350" pin=4"/></net>

<net id="679"><net_src comp="116" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="130" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="681"><net_src comp="132" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="682"><net_src comp="673" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="689"><net_src comp="116" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="134" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="691"><net_src comp="98" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="692"><net_src comp="683" pin="4"/><net_sink comp="350" pin=4"/></net>

<net id="699"><net_src comp="116" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="52" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="701"><net_src comp="136" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="702"><net_src comp="693" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="709"><net_src comp="116" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="138" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="711"><net_src comp="140" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="712"><net_src comp="703" pin="4"/><net_sink comp="350" pin=4"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="721"><net_src comp="144" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="717" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="737"><net_src comp="94" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="726" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="96" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="98" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="745"><net_src comp="62" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="746"><net_src comp="741" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="754"><net_src comp="4" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="756"><net_src comp="750" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="760"><net_src comp="207" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="367" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="367" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="146" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="771"><net_src comp="765" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="778"><net_src comp="148" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="765" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="138" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="140" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="782"><net_src comp="772" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="787"><net_src comp="761" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="84" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="789"><net_src comp="783" pin="2"/><net_sink comp="350" pin=4"/></net>

<net id="794"><net_src comp="343" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="310" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="60" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="790" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="150" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="343" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="152" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="821"><net_src comp="813" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="26" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="56" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="832"><net_src comp="826" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="837"><net_src comp="826" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="26" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="158" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="847"><net_src comp="170" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="851"><net_src comp="844" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="853"><net_src comp="844" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="854"><net_src comp="844" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="855"><net_src comp="844" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="856"><net_src comp="844" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="857"><net_src comp="844" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="861"><net_src comp="176" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="866"><net_src comp="182" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="871"><net_src comp="401" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="876"><net_src comp="405" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="880"><net_src comp="873" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="885"><net_src comp="413" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="890"><net_src comp="219" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="895"><net_src comp="226" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="900"><net_src comp="233" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="905"><net_src comp="240" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="910"><net_src comp="247" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="915"><net_src comp="254" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="920"><net_src comp="261" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="925"><net_src comp="268" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="930"><net_src comp="275" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="935"><net_src comp="282" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="940"><net_src comp="289" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="945"><net_src comp="296" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="950"><net_src comp="557" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="563" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="959"><net_src comp="587" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="964"><net_src comp="600" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="970"><net_src comp="607" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="975"><net_src comp="615" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="619" pin=3"/></net>

<net id="980"><net_src comp="627" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="303" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="989"><net_src comp="316" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="994"><net_src comp="310" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="999"><net_src comp="329" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1004"><net_src comp="323" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="731" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1013"><net_src comp="750" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="1019"><net_src comp="757" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1024"><net_src comp="360" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1029"><net_src comp="373" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1034"><net_src comp="795" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1039"><net_src comp="801" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1044"><net_src comp="807" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1049"><net_src comp="817" pin="2"/><net_sink comp="1046" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ps_ddr | {28 29 }
	Port: clu_addr | {}
	Port: received_uart | {28 }
	Port: PL_Ctrl_fifo_index | {15 28 29 }
	Port: PL_Ctrl_first_time | {11 28 29 }
	Port: PL_Ctrl_first_timestamp | {11 28 29 }
	Port: uart_fifo | {11 12 13 14 15 24 25 }
	Port: PL_Header_pkt_len_bytes | {25 28 29 }
	Port: internal_uart_counter | {28 }
	Port: dropped_uart_counter | {28 29 }
 - Input state : 
	Port: uart_data_read.1 : ps_ddr | {28 29 }
	Port: uart_data_read.1 : ddr | {1 }
	Port: uart_data_read.1 : clu_addr | {2 3 4 5 6 7 8 9 16 17 18 19 20 21 22 23 }
	Port: uart_data_read.1 : uartbase | {1 }
	Port: uart_data_read.1 : ts_in | {1 }
	Port: uart_data_read.1 : init_device_read | {1 }
	Port: uart_data_read.1 : EN | {1 }
	Port: uart_data_read.1 : received_uart | {}
	Port: uart_data_read.1 : PL_Ctrl_fifo_index | {10 11 25 26 }
	Port: uart_data_read.1 : PL_Ctrl_first_time | {10 11 }
	Port: uart_data_read.1 : PL_Ctrl_first_timestamp | {25 26 }
	Port: uart_data_read.1 : uart_fifo | {28 29 }
	Port: uart_data_read.1 : PL_Header_pkt_len_bytes | {24 25 }
	Port: uart_data_read.1 : internal_uart_counter | {28 }
	Port: uart_data_read.1 : dropped_uart_counter | {28 29 }
  - Chain level:
	State 1
		mul_ln188 : 1
		zext_ln188_1 : 2
		uart_fifo_addr : 3
		or_ln189 : 2
		zext_ln189 : 2
		uart_fifo_addr_1 : 3
		or_ln190 : 2
		zext_ln190 : 2
		uart_fifo_addr_2 : 3
		or_ln191 : 2
		zext_ln191 : 2
		uart_fifo_addr_3 : 3
		add_ln192 : 2
		zext_ln192 : 3
		uart_fifo_addr_4 : 4
		add_ln193 : 2
		zext_ln193 : 3
		uart_fifo_addr_5 : 4
		add_ln194 : 2
		zext_ln194 : 3
		uart_fifo_addr_6 : 4
		add_ln195 : 2
		zext_ln195 : 3
		uart_fifo_addr_7 : 4
		add_ln196 : 2
		zext_ln196 : 3
		uart_fifo_addr_8 : 4
		add_ln197 : 2
		zext_ln197 : 3
		uart_fifo_addr_9 : 4
		add_ln206 : 2
		zext_ln206 : 3
		uart_fifo_addr_11 : 4
		add_ln207_1 : 2
		zext_ln207 : 3
		uart_fifo_addr_12 : 4
		enable : 1
		and_ln173 : 2
		icmp_ln173 : 2
		br_ln173 : 3
		or_ln176 : 1
		zext_ln176 : 1
		add_ln176 : 2
		trunc_ln : 3
	State 2
		clu_addr_addr : 1
		LSRREG_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln177 : 1
		br_ln177 : 2
		single_index : 1
		PL_Ctrl_first_time_load : 1
	State 11
		add_ln203 : 1
		zext_ln203 : 2
		uart_fifo_addr_10 : 3
		br_ln185 : 1
		store_ln186 : 1
		store_ln188 : 1
		store_ln189 : 1
	State 12
		store_ln190 : 1
		store_ln191 : 1
	State 13
		store_ln192 : 1
		store_ln193 : 1
	State 14
		store_ln194 : 1
		store_ln195 : 1
	State 15
		add_ln200 : 1
		trunc_ln9 : 2
		store_ln204 : 1
	State 16
		clu_addr_addr_1 : 1
		clu_addr_load_req : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		PL_Header_pkt_len_bytes_load : 1
	State 25
		trunc_ln205 : 1
		add_ln205 : 1
		store_ln205 : 2
		trunc_ln8 : 2
		store_ln206 : 3
		add_ln207 : 2
		store_ln207 : 3
		PL_Ctrl_first_timestamp_load : 1
	State 26
		sub_ln209 : 1
		icmp_ln210 : 1
		icmp_ln210_1 : 2
		icmp_ln210_2 : 1
	State 27
	State 28
		add_ln211 : 1
		store_ln211 : 2
		write_ln212 : 2
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |      grp_ddr_write_1_fu_381      |    0    |    1    | 22.6345 |   934   |   774   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         add_ln192_fu_457         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         add_ln193_fu_468         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         add_ln194_fu_479         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         add_ln195_fu_490         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         add_ln196_fu_501         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         add_ln197_fu_512         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         add_ln206_fu_523         |    0    |    0    |    0    |    0    |    11   |    0    |
|    add   |        add_ln207_1_fu_534        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         add_ln176_fu_581         |    0    |    0    |    0    |    0    |    32   |    0    |
|          |         add_ln203_fu_633         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         add_ln200_fu_726         |    0    |    0    |    0    |    0    |    32   |    0    |
|          |         add_ln204_fu_741         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         add_ln205_fu_765         |    0    |    0    |    0    |    0    |    16   |    0    |
|          |         add_ln207_fu_783         |    0    |    0    |    0    |    0    |    8    |    0    |
|          |         add_ln211_fu_826         |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |         sub_ln209_fu_790         |    0    |    0    |    0    |    0    |    64   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln173_fu_557        |    0    |    0    |    0    |    0    |    4    |    0    |
|          |         icmp_ln177_fu_627        |    0    |    0    |    0    |    0    |    2    |    0    |
|   icmp   |         icmp_ln210_fu_795        |    0    |    0    |    0    |    0    |    5    |    0    |
|          |        icmp_ln210_1_fu_801       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |        icmp_ln210_2_fu_807       |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |         mul_ln188_fu_413         |    0    |    0    |    0    |    0    |    50   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |         and_ln173_fu_551         |    0    |    0    |    0    |    0    |    8    |    0    |
|          |         and_ln210_fu_813         |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |           enable_fu_545          |    0    |    0    |    0    |    0    |    7    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |          or_ln189_fu_424         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln190_fu_435         |    0    |    0    |    0    |    0    |    0    |    0    |
|    or    |          or_ln191_fu_446         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln176_fu_571         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln200_fu_717         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln210_fu_817         |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        EN_read_read_fu_158       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  init_device_read_1_read_fu_164  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      ts_in_read_read_fu_170      |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |     uartbase_read_read_fu_176    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       ddr_read_read_fu_182       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        LSRREG_read_fu_195        |    0    |    0    |    0    |    0    |    0    |    0    |
|          | clu_addr_addr_1_read_read_fu_207 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_188        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_200        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |     write_ln212_write_fu_212     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |          EN_cast8_fu_401         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln171_fu_405        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln188_fu_409        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln188_1_fu_419       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln189_fu_430        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln190_fu_441        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln191_fu_452        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln192_fu_463        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln193_fu_474        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln194_fu_485        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln195_fu_496        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln196_fu_507        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln197_fu_518        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln206_fu_529        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln207_fu_540        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln176_fu_577        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln203_fu_638        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln200_fu_722        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_563          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           and_ln_fu_619          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |          trunc_ln_fu_587         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln1_fu_643         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln2_fu_653         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln3_fu_663         |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|         trunc_ln4_fu_673         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln5_fu_683         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln6_fu_693         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln7_fu_703         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln9_fu_731         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln8_fu_772         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |         sext_ln176_fu_597        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         sext_ln200_fu_747        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|            tmp_fu_607            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln177_fu_615        |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln195_fu_713        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           rxData_fu_757          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln205_fu_761        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                  |    0    |    1    | 22.6345 |   934   |   1192  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|            EN_cast8_reg_868           |    8   |
|            EN_read_reg_839            |    3   |
|    PL_Ctrl_fifo_index_addr_reg_981    |    3   |
|    PL_Ctrl_first_time_addr_reg_986    |    3   |
|    PL_Ctrl_first_time_load_reg_1001   |    1   |
|PL_Ctrl_first_timestamp_addr_1_reg_1026|    3   |
| PL_Header_pkt_len_bytes_addr_reg_1021 |    3   |
|        clu_addr_addr_1_reg_1010       |   32   |
|         clu_addr_addr_reg_961         |   32   |
|            ddr_read_reg_863           |   32   |
|           icmp_ln173_reg_947          |    1   |
|           icmp_ln177_reg_977          |    1   |
|         icmp_ln210_1_reg_1036         |    1   |
|         icmp_ln210_2_reg_1041         |    1   |
|          icmp_ln210_reg_1031          |    1   |
|           mul_ln188_reg_882           |   11   |
|           or_ln210_reg_1046           |    1   |
|            rxData_reg_1016            |    8   |
|             shl_ln_reg_951            |   19   |
|          single_index_reg_991         |   11   |
|              tmp_reg_967              |    1   |
|          trunc_ln177_reg_972          |    1   |
|           trunc_ln9_reg_1005          |   30   |
|            trunc_ln_reg_956           |   30   |
|           ts_in_read_reg_844          |   64   |
|       uart_fifo_addr_10_reg_996       |   11   |
|       uart_fifo_addr_11_reg_937       |   11   |
|       uart_fifo_addr_12_reg_942       |   11   |
|        uart_fifo_addr_1_reg_892       |   11   |
|        uart_fifo_addr_2_reg_897       |   11   |
|        uart_fifo_addr_3_reg_902       |   11   |
|        uart_fifo_addr_4_reg_907       |   11   |
|        uart_fifo_addr_5_reg_912       |   11   |
|        uart_fifo_addr_6_reg_917       |   11   |
|        uart_fifo_addr_7_reg_922       |   11   |
|        uart_fifo_addr_8_reg_927       |   11   |
|        uart_fifo_addr_9_reg_932       |   11   |
|         uart_fifo_addr_reg_887        |   11   |
|         uartbase_read_reg_858         |   32   |
|           zext_ln171_reg_873          |   32   |
+---------------------------------------+--------+
|                 Total                 |   508  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_188 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_200 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_310 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_323 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_343 |  p0  |   3  |   3  |    9   ||    13   |
|  grp_access_fu_350 |  p0  |   7  |  11  |   77   ||    29   |
|  grp_access_fu_350 |  p1  |   7  |   8  |   56   ||    29   |
|  grp_access_fu_350 |  p2  |   6  |   0  |    0   ||    25   |
|  grp_access_fu_350 |  p4  |   6  |  11  |   66   ||    25   |
|  grp_access_fu_367 |  p0  |   2  |   3  |    6   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   354  || 13.4944 ||   166   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   22   |   934  |  1192  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   13   |    -   |   166  |    -   |
|  Register |    -   |    -   |    -   |   508  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   36   |  1442  |  1358  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
