Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 17:59:04 2019
| Host         : ENSZHOU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cont (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: mo_clk_153600/Q_reg/Q (HIGH)

 There are 2393 register/latch pins with no clock driven by root clock pin: mo_clk_2m/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mo_clk_9600/Q_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mo_ddu/mo_clk_4k/Q_reg/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: mo_hc_42/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     48.507        0.000                      0                   35        0.225        0.000                      0                   35        3.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clk_out2_clk_wiz_0  {0.000 26.042}       52.083          19.200          
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      121.250        0.000                      0                   15        0.248        0.000                      0                   15       62.000        0.000                       0                    17  
  clk_out2_clk_wiz_0       48.507        0.000                      0                   20        0.225        0.000                      0                   20       25.542        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      121.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.250ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.678ns (46.412%)  route 1.937ns (53.588%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 123.480 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.622    -0.918    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.188    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.124     0.312 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          1.098     1.410    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  mo_ddu/mo_clk_4k/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     1.723    mo_ddu/mo_clk_4k/cnt[0]_i_2__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.249 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.249    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.363 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.697 r  mo_ddu/mo_clk_4k/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.697    mo_ddu/mo_clk_4k/cnt_reg[8]_i_1_n_6
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.501   123.480    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[9]/C
                         clock pessimism              0.602   124.082    
                         clock uncertainty           -0.196   123.886    
    SLICE_X37Y109        FDRE (Setup_fdre_C_D)        0.062   123.948    mo_ddu/mo_clk_4k/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        123.948    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                121.250    

Slack (MET) :             121.340ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 1.572ns (44.794%)  route 1.937ns (55.206%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 123.480 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.622    -0.918    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.188    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.124     0.312 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          1.098     1.410    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  mo_ddu/mo_clk_4k/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     1.723    mo_ddu/mo_clk_4k/cnt[0]_i_2__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.249 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.249    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.363 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.591 r  mo_ddu/mo_clk_4k/cnt_reg[8]_i_1/CO[2]
                         net (fo=1, routed)           0.000     2.591    mo_ddu/mo_clk_4k/cnt_reg[8]_i_1_n_1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.501   123.480    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[10]/C
                         clock pessimism              0.602   124.082    
                         clock uncertainty           -0.196   123.886    
    SLICE_X37Y109        FDRE (Setup_fdre_C_D)        0.046   123.932    mo_ddu/mo_clk_4k/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        123.932    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                121.340    

Slack (MET) :             121.340ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 1.564ns (44.668%)  route 1.937ns (55.332%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 123.481 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.622    -0.918    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.188    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.124     0.312 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          1.098     1.410    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  mo_ddu/mo_clk_4k/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     1.723    mo_ddu/mo_clk_4k/cnt[0]_i_2__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.249 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.249    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.583 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.583    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_6
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.502   123.481    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[5]/C
                         clock pessimism              0.577   124.058    
                         clock uncertainty           -0.196   123.862    
    SLICE_X37Y108        FDRE (Setup_fdre_C_D)        0.062   123.924    mo_ddu/mo_clk_4k/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        123.924    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                121.340    

Slack (MET) :             121.361ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 1.543ns (44.334%)  route 1.937ns (55.666%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 123.481 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.622    -0.918    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.188    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.124     0.312 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          1.098     1.410    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  mo_ddu/mo_clk_4k/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     1.723    mo_ddu/mo_clk_4k/cnt[0]_i_2__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.249 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.249    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.562 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.562    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_4
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.502   123.481    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
                         clock pessimism              0.577   124.058    
                         clock uncertainty           -0.196   123.862    
    SLICE_X37Y108        FDRE (Setup_fdre_C_D)        0.062   123.924    mo_ddu/mo_clk_4k/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        123.924    
                         arrival time                          -2.562    
  -------------------------------------------------------------------
                         slack                                121.361    

Slack (MET) :             121.361ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.567ns (44.715%)  route 1.937ns (55.285%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 123.480 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.622    -0.918    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.188    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.124     0.312 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          1.098     1.410    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  mo_ddu/mo_clk_4k/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     1.723    mo_ddu/mo_clk_4k/cnt[0]_i_2__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.249 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.249    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.363 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.586 r  mo_ddu/mo_clk_4k/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.586    mo_ddu/mo_clk_4k/cnt_reg[8]_i_1_n_7
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.501   123.480    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
                         clock pessimism              0.602   124.082    
                         clock uncertainty           -0.196   123.886    
    SLICE_X37Y109        FDRE (Setup_fdre_C_D)        0.062   123.948    mo_ddu/mo_clk_4k/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        123.948    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                121.361    

Slack (MET) :             121.435ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 1.469ns (43.125%)  route 1.937ns (56.875%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 123.481 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.622    -0.918    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.188    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.124     0.312 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          1.098     1.410    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  mo_ddu/mo_clk_4k/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     1.723    mo_ddu/mo_clk_4k/cnt[0]_i_2__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.249 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.249    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.488 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.488    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_5
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.502   123.481    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[6]/C
                         clock pessimism              0.577   124.058    
                         clock uncertainty           -0.196   123.862    
    SLICE_X37Y108        FDRE (Setup_fdre_C_D)        0.062   123.924    mo_ddu/mo_clk_4k/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        123.924    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                121.435    

Slack (MET) :             121.451ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.453ns (42.856%)  route 1.937ns (57.144%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 123.481 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.622    -0.918    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.188    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.124     0.312 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          1.098     1.410    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  mo_ddu/mo_clk_4k/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     1.723    mo_ddu/mo_clk_4k/cnt[0]_i_2__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.249 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.249    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.472 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.472    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_7
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.502   123.481    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[4]/C
                         clock pessimism              0.577   124.058    
                         clock uncertainty           -0.196   123.862    
    SLICE_X37Y108        FDRE (Setup_fdre_C_D)        0.062   123.924    mo_ddu/mo_clk_4k/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        123.924    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                121.451    

Slack (MET) :             121.585ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.319ns (40.505%)  route 1.937ns (59.495%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 123.481 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.622    -0.918    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.188    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.124     0.312 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          1.098     1.410    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  mo_ddu/mo_clk_4k/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     1.723    mo_ddu/mo_clk_4k/cnt[0]_i_2__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     2.338 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.338    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_4
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.502   123.481    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[3]/C
                         clock pessimism              0.577   124.058    
                         clock uncertainty           -0.196   123.862    
    SLICE_X37Y107        FDRE (Setup_fdre_C_D)        0.062   123.924    mo_ddu/mo_clk_4k/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        123.924    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                121.585    

Slack (MET) :             121.644ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.260ns (39.407%)  route 1.937ns (60.593%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 123.481 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.622    -0.918    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.188    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.124     0.312 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          1.098     1.410    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  mo_ddu/mo_clk_4k/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     1.723    mo_ddu/mo_clk_4k/cnt[0]_i_2__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.279 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.279    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_5
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.502   123.481    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[2]/C
                         clock pessimism              0.577   124.058    
                         clock uncertainty           -0.196   123.862    
    SLICE_X37Y107        FDRE (Setup_fdre_C_D)        0.062   123.924    mo_ddu/mo_clk_4k/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        123.924    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                121.644    

Slack (MET) :             121.793ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 1.111ns (36.445%)  route 1.937ns (63.555%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 123.481 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.622    -0.918    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.188    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.124     0.312 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          1.098     1.410    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124     1.534 r  mo_ddu/mo_clk_4k/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189     1.723    mo_ddu/mo_clk_4k/cnt[0]_i_2__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     2.130 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.130    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_6
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.502   123.481    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[1]/C
                         clock pessimism              0.577   124.058    
                         clock uncertainty           -0.196   123.862    
    SLICE_X37Y107        FDRE (Setup_fdre_C_D)        0.062   123.924    mo_ddu/mo_clk_4k/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        123.924    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                121.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.324%)  route 0.169ns (47.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.563    -0.601    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  mo_ddu/mo_clk_4k/cnt_reg[10]/Q
                         net (fo=12, routed)          0.169    -0.291    mo_ddu/mo_clk_4k/cnt_reg[10]
    SLICE_X36Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  mo_ddu/mo_clk_4k/Q_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    mo_ddu/mo_clk_4k/Q_i_1__1_n_0
    SLICE_X36Y108        FDRE                                         r  mo_ddu/mo_clk_4k/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.834    -0.839    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X36Y108        FDRE                                         r  mo_ddu/mo_clk_4k/Q_reg/C
                         clock pessimism              0.254    -0.585    
    SLICE_X36Y108        FDRE (Hold_fdre_C_D)         0.091    -0.494    mo_ddu/mo_clk_4k/Q_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mo_clk_2m/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_clk_2m/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.564    -0.600    mo_clk_2m/clk_out1
    SLICE_X52Y96         FDRE                                         r  mo_clk_2m/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  mo_clk_2m/Q_reg/Q
                         net (fo=2, routed)           0.185    -0.274    mo_clk_2m/clk_2mhz
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  mo_clk_2m/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    mo_clk_2m/Q_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  mo_clk_2m/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.834    -0.839    mo_clk_2m/clk_out1
    SLICE_X52Y96         FDRE                                         r  mo_clk_2m/Q_reg/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091    -0.509    mo_clk_2m/Q_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.251ns (63.644%)  route 0.143ns (36.356%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.563    -0.601    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  mo_ddu/mo_clk_4k/cnt_reg[1]/Q
                         net (fo=1, routed)           0.143    -0.317    mo_ddu/mo_clk_4k/cnt_reg_n_0_[1]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  mo_ddu/mo_clk_4k/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.272    mo_ddu/mo_clk_4k/cnt[0]_i_5__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.207 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.207    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_6
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.834    -0.839    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[1]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.105    -0.496    mo_ddu/mo_clk_4k/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.908%)  route 0.161ns (39.092%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.563    -0.601    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mo_ddu/mo_clk_4k/cnt_reg[10]/Q
                         net (fo=12, routed)          0.161    -0.299    mo_ddu/mo_clk_4k/cnt_reg[10]
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.045    -0.254 r  mo_ddu/mo_clk_4k/cnt[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.254    mo_ddu/mo_clk_4k/cnt[4]_i_4_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.189 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.189    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_6
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.834    -0.839    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[5]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X37Y108        FDRE (Hold_fdre_C_D)         0.105    -0.480    mo_ddu/mo_clk_4k/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.256ns (61.230%)  route 0.162ns (38.770%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.563    -0.601    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mo_ddu/mo_clk_4k/cnt_reg[10]/Q
                         net (fo=12, routed)          0.162    -0.298    mo_ddu/mo_clk_4k/cnt_reg[10]
    SLICE_X37Y108        LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  mo_ddu/mo_clk_4k/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.253    mo_ddu/mo_clk_4k/cnt[4]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.183 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_7
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.834    -0.839    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[4]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X37Y108        FDRE (Hold_fdre_C_D)         0.105    -0.480    mo_ddu/mo_clk_4k/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 mo_clk_2m/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_clk_2m/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (45.030%)  route 0.225ns (54.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.564    -0.600    mo_clk_2m/clk_out1
    SLICE_X52Y96         FDRE                                         r  mo_clk_2m/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  mo_clk_2m/cnt_reg[0]/Q
                         net (fo=2, routed)           0.225    -0.235    mo_clk_2m/cnt_reg_n_0_[0]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.043    -0.192 r  mo_clk_2m/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.192    mo_clk_2m/cnt[1]_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  mo_clk_2m/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.834    -0.839    mo_clk_2m/clk_out1
    SLICE_X52Y96         FDRE                                         r  mo_clk_2m/cnt_reg[1]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    -0.493    mo_clk_2m/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.252ns (58.139%)  route 0.181ns (41.861%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.563    -0.601    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mo_ddu/mo_clk_4k/cnt_reg[9]/Q
                         net (fo=12, routed)          0.181    -0.279    mo_ddu/mo_clk_4k/cnt_reg[9]
    SLICE_X37Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  mo_ddu/mo_clk_4k/cnt[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.234    mo_ddu/mo_clk_4k/cnt[0]_i_4__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.168 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.168    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_5
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.834    -0.839    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[2]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.105    -0.480    mo_ddu/mo_clk_4k/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.447%)  route 0.184ns (42.553%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.563    -0.601    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mo_ddu/mo_clk_4k/cnt_reg[9]/Q
                         net (fo=12, routed)          0.184    -0.276    mo_ddu/mo_clk_4k/cnt_reg[9]
    SLICE_X37Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  mo_ddu/mo_clk_4k/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    mo_ddu/mo_clk_4k/cnt[0]_i_3__0_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_4
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.834    -0.839    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y107        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[3]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.105    -0.480    mo_ddu/mo_clk_4k/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.743%)  route 0.184ns (42.257%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.563    -0.601    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mo_ddu/mo_clk_4k/cnt_reg[7]/Q
                         net (fo=12, routed)          0.184    -0.276    mo_ddu/mo_clk_4k/cnt_reg[7]
    SLICE_X37Y109        LUT5 (Prop_lut5_I1_O)        0.045    -0.231 r  mo_ddu/mo_clk_4k/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    mo_ddu/mo_clk_4k/cnt[8]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.166 r  mo_ddu/mo_clk_4k/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.166    mo_ddu/mo_clk_4k/cnt_reg[8]_i_1_n_6
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.834    -0.839    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y109        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[9]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X37Y109        FDRE (Hold_fdre_C_D)         0.105    -0.480    mo_ddu/mo_clk_4k/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.352%)  route 0.171ns (40.648%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.563    -0.601    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  mo_ddu/mo_clk_4k/cnt_reg[7]/Q
                         net (fo=12, routed)          0.171    -0.290    mo_ddu/mo_clk_4k/cnt_reg[7]
    SLICE_X37Y108        LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  mo_ddu/mo_clk_4k/cnt[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.245    mo_ddu/mo_clk_4k/cnt[4]_i_2__0_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.182 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_4
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.834    -0.839    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X37Y108        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X37Y108        FDRE (Hold_fdre_C_D)         0.105    -0.496    mo_ddu/mo_clk_4k/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y17   mo_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y96     mo_clk_2m/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y96     mo_clk_2m/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y96     mo_clk_2m/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X36Y108    mo_ddu/mo_clk_4k/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X37Y109    mo_ddu/mo_clk_4k/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     mo_clk_2m/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     mo_clk_2m/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     mo_clk_2m/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X36Y108    mo_ddu/mo_clk_4k/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y108    mo_ddu/mo_clk_4k/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y108    mo_ddu/mo_clk_4k/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     mo_clk_2m/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     mo_clk_2m/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     mo_clk_2m/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X36Y108    mo_ddu/mo_clk_4k/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y109    mo_ddu/mo_clk_4k/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y107    mo_ddu/mo_clk_4k/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X37Y108    mo_ddu/mo_clk_4k/cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       48.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       25.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.507ns  (required time - arrival time)
  Source:                 mo_clk_9600/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.083ns  (clk_out2_clk_wiz_0 rise@52.083ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 1.739ns (49.845%)  route 1.750ns (50.155%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 50.576 - 52.083 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.634    -0.906    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  mo_clk_9600/cnt_reg[3]/Q
                         net (fo=2, routed)           0.807     0.419    mo_clk_9600/cnt_reg[3]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.543 r  mo_clk_9600/Q_i_2__0/O
                         net (fo=12, routed)          0.943     1.486    mo_clk_9600/Q_i_2__0_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.610 r  mo_clk_9600/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.610    mo_clk_9600/cnt[0]_i_5__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.143 r  mo_clk_9600/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.143    mo_clk_9600/cnt_reg[0]_i_1__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.260 r  mo_clk_9600/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.260    mo_clk_9600/cnt_reg[4]_i_1__0_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.583 r  mo_clk_9600/cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.583    mo_clk_9600/cnt_reg[8]_i_1__0_n_6
    SLICE_X46Y96         FDRE                                         r  mo_clk_9600/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     52.083    52.083 r  
    E3                                                0.000    52.083 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    52.083    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    53.495 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.656    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    47.333 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    48.972    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.063 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.513    50.576    mo_clk_9600/clk_out2
    SLICE_X46Y96         FDRE                                         r  mo_clk_9600/cnt_reg[9]/C
                         clock pessimism              0.576    51.153    
                         clock uncertainty           -0.172    50.981    
    SLICE_X46Y96         FDRE (Setup_fdre_C_D)        0.109    51.090    mo_clk_9600/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         51.090    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 48.507    

Slack (MET) :             48.586ns  (required time - arrival time)
  Source:                 mo_clk_9600/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.083ns  (clk_out2_clk_wiz_0 rise@52.083ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 1.645ns (48.456%)  route 1.750ns (51.544%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 50.576 - 52.083 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.634    -0.906    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  mo_clk_9600/cnt_reg[3]/Q
                         net (fo=2, routed)           0.807     0.419    mo_clk_9600/cnt_reg[3]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.543 r  mo_clk_9600/Q_i_2__0/O
                         net (fo=12, routed)          0.943     1.486    mo_clk_9600/Q_i_2__0_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.610 r  mo_clk_9600/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.610    mo_clk_9600/cnt[0]_i_5__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.143 r  mo_clk_9600/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.143    mo_clk_9600/cnt_reg[0]_i_1__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.260 r  mo_clk_9600/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.260    mo_clk_9600/cnt_reg[4]_i_1__0_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.489 r  mo_clk_9600/cnt_reg[8]_i_1__0/CO[2]
                         net (fo=1, routed)           0.000     2.489    mo_clk_9600/cnt_reg[8]_i_1__0_n_1
    SLICE_X46Y96         FDRE                                         r  mo_clk_9600/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     52.083    52.083 r  
    E3                                                0.000    52.083 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    52.083    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    53.495 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.656    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    47.333 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    48.972    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.063 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.513    50.576    mo_clk_9600/clk_out2
    SLICE_X46Y96         FDRE                                         r  mo_clk_9600/cnt_reg[10]/C
                         clock pessimism              0.576    51.153    
                         clock uncertainty           -0.172    50.981    
    SLICE_X46Y96         FDRE (Setup_fdre_C_D)        0.094    51.075    mo_clk_9600/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         51.075    
                         arrival time                          -2.489    
  -------------------------------------------------------------------
                         slack                                 48.586    

Slack (MET) :             48.611ns  (required time - arrival time)
  Source:                 mo_clk_9600/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.083ns  (clk_out2_clk_wiz_0 rise@52.083ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.635ns (48.304%)  route 1.750ns (51.696%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 50.576 - 52.083 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.634    -0.906    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  mo_clk_9600/cnt_reg[3]/Q
                         net (fo=2, routed)           0.807     0.419    mo_clk_9600/cnt_reg[3]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.543 r  mo_clk_9600/Q_i_2__0/O
                         net (fo=12, routed)          0.943     1.486    mo_clk_9600/Q_i_2__0_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.610 r  mo_clk_9600/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.610    mo_clk_9600/cnt[0]_i_5__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.143 r  mo_clk_9600/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.143    mo_clk_9600/cnt_reg[0]_i_1__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.260 r  mo_clk_9600/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.260    mo_clk_9600/cnt_reg[4]_i_1__0_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.479 r  mo_clk_9600/cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.479    mo_clk_9600/cnt_reg[8]_i_1__0_n_7
    SLICE_X46Y96         FDRE                                         r  mo_clk_9600/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     52.083    52.083 r  
    E3                                                0.000    52.083 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    52.083    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    53.495 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.656    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    47.333 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    48.972    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.063 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.513    50.576    mo_clk_9600/clk_out2
    SLICE_X46Y96         FDRE                                         r  mo_clk_9600/cnt_reg[8]/C
                         clock pessimism              0.576    51.153    
                         clock uncertainty           -0.172    50.981    
    SLICE_X46Y96         FDRE (Setup_fdre_C_D)        0.109    51.090    mo_clk_9600/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         51.090    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                 48.611    

Slack (MET) :             48.624ns  (required time - arrival time)
  Source:                 mo_clk_9600/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.083ns  (clk_out2_clk_wiz_0 rise@52.083ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.622ns (48.105%)  route 1.750ns (51.895%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 50.576 - 52.083 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.634    -0.906    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  mo_clk_9600/cnt_reg[3]/Q
                         net (fo=2, routed)           0.807     0.419    mo_clk_9600/cnt_reg[3]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.543 r  mo_clk_9600/Q_i_2__0/O
                         net (fo=12, routed)          0.943     1.486    mo_clk_9600/Q_i_2__0_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.610 r  mo_clk_9600/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.610    mo_clk_9600/cnt[0]_i_5__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.143 r  mo_clk_9600/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.143    mo_clk_9600/cnt_reg[0]_i_1__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.466 r  mo_clk_9600/cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.466    mo_clk_9600/cnt_reg[4]_i_1__0_n_6
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     52.083    52.083 r  
    E3                                                0.000    52.083 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    52.083    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    53.495 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.656    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    47.333 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    48.972    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.063 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.513    50.576    mo_clk_9600/clk_out2
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[5]/C
                         clock pessimism              0.576    51.153    
                         clock uncertainty           -0.172    50.981    
    SLICE_X46Y95         FDRE (Setup_fdre_C_D)        0.109    51.090    mo_clk_9600/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         51.090    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                 48.624    

Slack (MET) :             48.632ns  (required time - arrival time)
  Source:                 mo_clk_9600/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.083ns  (clk_out2_clk_wiz_0 rise@52.083ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.614ns (47.981%)  route 1.750ns (52.019%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 50.576 - 52.083 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.634    -0.906    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  mo_clk_9600/cnt_reg[3]/Q
                         net (fo=2, routed)           0.807     0.419    mo_clk_9600/cnt_reg[3]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.543 r  mo_clk_9600/Q_i_2__0/O
                         net (fo=12, routed)          0.943     1.486    mo_clk_9600/Q_i_2__0_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.610 r  mo_clk_9600/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.610    mo_clk_9600/cnt[0]_i_5__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.143 r  mo_clk_9600/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.143    mo_clk_9600/cnt_reg[0]_i_1__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.458 r  mo_clk_9600/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.458    mo_clk_9600/cnt_reg[4]_i_1__0_n_4
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     52.083    52.083 r  
    E3                                                0.000    52.083 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    52.083    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    53.495 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.656    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    47.333 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    48.972    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.063 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.513    50.576    mo_clk_9600/clk_out2
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[7]/C
                         clock pessimism              0.576    51.153    
                         clock uncertainty           -0.172    50.981    
    SLICE_X46Y95         FDRE (Setup_fdre_C_D)        0.109    51.090    mo_clk_9600/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         51.090    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                 48.632    

Slack (MET) :             48.708ns  (required time - arrival time)
  Source:                 mo_clk_9600/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.083ns  (clk_out2_clk_wiz_0 rise@52.083ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.538ns (46.779%)  route 1.750ns (53.221%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 50.576 - 52.083 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.634    -0.906    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  mo_clk_9600/cnt_reg[3]/Q
                         net (fo=2, routed)           0.807     0.419    mo_clk_9600/cnt_reg[3]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.543 r  mo_clk_9600/Q_i_2__0/O
                         net (fo=12, routed)          0.943     1.486    mo_clk_9600/Q_i_2__0_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.610 r  mo_clk_9600/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.610    mo_clk_9600/cnt[0]_i_5__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.143 r  mo_clk_9600/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.143    mo_clk_9600/cnt_reg[0]_i_1__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.382 r  mo_clk_9600/cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.382    mo_clk_9600/cnt_reg[4]_i_1__0_n_5
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     52.083    52.083 r  
    E3                                                0.000    52.083 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    52.083    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    53.495 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.656    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    47.333 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    48.972    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.063 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.513    50.576    mo_clk_9600/clk_out2
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[6]/C
                         clock pessimism              0.576    51.153    
                         clock uncertainty           -0.172    50.981    
    SLICE_X46Y95         FDRE (Setup_fdre_C_D)        0.109    51.090    mo_clk_9600/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         51.090    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 48.708    

Slack (MET) :             48.728ns  (required time - arrival time)
  Source:                 mo_clk_9600/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.083ns  (clk_out2_clk_wiz_0 rise@52.083ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 1.518ns (46.453%)  route 1.750ns (53.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 50.576 - 52.083 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.634    -0.906    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  mo_clk_9600/cnt_reg[3]/Q
                         net (fo=2, routed)           0.807     0.419    mo_clk_9600/cnt_reg[3]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.543 r  mo_clk_9600/Q_i_2__0/O
                         net (fo=12, routed)          0.943     1.486    mo_clk_9600/Q_i_2__0_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.610 r  mo_clk_9600/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.610    mo_clk_9600/cnt[0]_i_5__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.143 r  mo_clk_9600/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.143    mo_clk_9600/cnt_reg[0]_i_1__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.362 r  mo_clk_9600/cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.362    mo_clk_9600/cnt_reg[4]_i_1__0_n_7
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     52.083    52.083 r  
    E3                                                0.000    52.083 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    52.083    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    53.495 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.656    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    47.333 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    48.972    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.063 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.513    50.576    mo_clk_9600/clk_out2
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[4]/C
                         clock pessimism              0.576    51.153    
                         clock uncertainty           -0.172    50.981    
    SLICE_X46Y95         FDRE (Setup_fdre_C_D)        0.109    51.090    mo_clk_9600/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         51.090    
                         arrival time                          -2.362    
  -------------------------------------------------------------------
                         slack                                 48.728    

Slack (MET) :             48.862ns  (required time - arrival time)
  Source:                 mo_clk_9600/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.083ns  (clk_out2_clk_wiz_0 rise@52.083ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 1.409ns (44.605%)  route 1.750ns (55.395%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 50.576 - 52.083 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.634    -0.906    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  mo_clk_9600/cnt_reg[3]/Q
                         net (fo=2, routed)           0.807     0.419    mo_clk_9600/cnt_reg[3]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.543 r  mo_clk_9600/Q_i_2__0/O
                         net (fo=12, routed)          0.943     1.486    mo_clk_9600/Q_i_2__0_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.610 r  mo_clk_9600/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.610    mo_clk_9600/cnt[0]_i_5__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.253 r  mo_clk_9600/cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.253    mo_clk_9600/cnt_reg[0]_i_1__0_n_4
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     52.083    52.083 r  
    E3                                                0.000    52.083 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    52.083    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    53.495 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.656    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    47.333 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    48.972    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.063 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.513    50.576    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/C
                         clock pessimism              0.601    51.178    
                         clock uncertainty           -0.172    51.006    
    SLICE_X46Y94         FDRE (Setup_fdre_C_D)        0.109    51.115    mo_clk_9600/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         51.115    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                 48.862    

Slack (MET) :             48.927ns  (required time - arrival time)
  Source:                 mo_clk_9600/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.083ns  (clk_out2_clk_wiz_0 rise@52.083ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.344ns (43.442%)  route 1.750ns (56.558%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 50.576 - 52.083 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.634    -0.906    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  mo_clk_9600/cnt_reg[3]/Q
                         net (fo=2, routed)           0.807     0.419    mo_clk_9600/cnt_reg[3]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.543 r  mo_clk_9600/Q_i_2__0/O
                         net (fo=12, routed)          0.943     1.486    mo_clk_9600/Q_i_2__0_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.610 r  mo_clk_9600/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.610    mo_clk_9600/cnt[0]_i_5__1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.188 r  mo_clk_9600/cnt_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.188    mo_clk_9600/cnt_reg[0]_i_1__0_n_5
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     52.083    52.083 r  
    E3                                                0.000    52.083 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    52.083    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    53.495 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.656    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    47.333 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    48.972    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.063 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.513    50.576    mo_clk_9600/clk_out2
    SLICE_X46Y94         FDRE                                         r  mo_clk_9600/cnt_reg[2]/C
                         clock pessimism              0.601    51.178    
                         clock uncertainty           -0.172    51.006    
    SLICE_X46Y94         FDRE (Setup_fdre_C_D)        0.109    51.115    mo_clk_9600/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         51.115    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                 48.927    

Slack (MET) :             49.039ns  (required time - arrival time)
  Source:                 mo_clk_153600/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_153600/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.083ns  (clk_out2_clk_wiz_0 rise@52.083ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 1.570ns (53.495%)  route 1.365ns (46.505%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 50.637 - 52.083 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.692    -0.848    mo_clk_153600/clk_out2
    SLICE_X0Y122         FDRE                                         r  mo_clk_153600/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456    -0.392 f  mo_clk_153600/cnt_reg[5]/Q
                         net (fo=6, routed)           0.848     0.456    mo_clk_153600/cnt_reg[5]
    SLICE_X1Y121         LUT6 (Prop_lut6_I2_O)        0.124     0.580 f  mo_clk_153600/Q_i_2__1/O
                         net (fo=3, routed)           0.517     1.097    mo_clk_153600/Q_i_2__1_n_0
    SLICE_X0Y121         LUT2 (Prop_lut2_I1_O)        0.124     1.221 r  mo_clk_153600/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.221    mo_clk_153600/cnt[0]_i_6_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.753 r  mo_clk_153600/cnt_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.753    mo_clk_153600/cnt_reg[0]_i_1__1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.087 r  mo_clk_153600/cnt_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.087    mo_clk_153600/cnt_reg[4]_i_1__1_n_6
    SLICE_X0Y122         FDRE                                         r  mo_clk_153600/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     52.083    52.083 r  
    E3                                                0.000    52.083 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    52.083    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    53.495 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.656    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    47.333 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    48.972    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.063 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          1.575    50.637    mo_clk_153600/clk_out2
    SLICE_X0Y122         FDRE                                         r  mo_clk_153600/cnt_reg[5]/C
                         clock pessimism              0.598    51.235    
                         clock uncertainty           -0.172    51.064    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.062    51.126    mo_clk_153600/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         51.126    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 49.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mo_clk_9600/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.941%)  route 0.130ns (41.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.566    -0.598    mo_clk_9600/clk_out2
    SLICE_X47Y95         FDRE                                         r  mo_clk_9600/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  mo_clk_9600/Q_reg/Q
                         net (fo=11, routed)          0.130    -0.328    mo_clk_9600/clk
    SLICE_X47Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.283 r  mo_clk_9600/Q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.283    mo_clk_9600/Q_i_1__2_n_0
    SLICE_X47Y95         FDRE                                         r  mo_clk_9600/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.837    -0.836    mo_clk_9600/clk_out2
    SLICE_X47Y95         FDRE                                         r  mo_clk_9600/Q_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.091    -0.507    mo_clk_9600/Q_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 mo_clk_153600/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_153600/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.251ns (62.219%)  route 0.152ns (37.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.576    mo_clk_153600/clk_out2
    SLICE_X0Y122         FDRE                                         r  mo_clk_153600/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  mo_clk_153600/cnt_reg[6]/Q
                         net (fo=6, routed)           0.152    -0.283    mo_clk_153600/cnt_reg[6]
    SLICE_X0Y121         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  mo_clk_153600/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.238    mo_clk_153600/cnt[0]_i_5_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.173 r  mo_clk_153600/cnt_reg[0]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.173    mo_clk_153600/cnt_reg[0]_i_1__1_n_6
    SLICE_X0Y121         FDRE                                         r  mo_clk_153600/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.859    -0.814    mo_clk_153600/clk_out2
    SLICE_X0Y121         FDRE                                         r  mo_clk_153600/cnt_reg[1]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105    -0.457    mo_clk_153600/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mo_clk_153600/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_153600/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.598    -0.566    mo_clk_153600/clk_out2
    SLICE_X1Y105         FDRE                                         r  mo_clk_153600/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  mo_clk_153600/Q_reg/Q
                         net (fo=30, routed)          0.193    -0.233    mo_clk_153600/Q_reg_0
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.045    -0.188 r  mo_clk_153600/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.188    mo_clk_153600/Q_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  mo_clk_153600/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.871    -0.802    mo_clk_153600/clk_out2
    SLICE_X1Y105         FDRE                                         r  mo_clk_153600/Q_reg/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091    -0.475    mo_clk_153600/Q_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 mo_clk_9600/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.275ns (62.510%)  route 0.165ns (37.490%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.566    -0.598    mo_clk_9600/clk_out2
    SLICE_X46Y96         FDRE                                         r  mo_clk_9600/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 f  mo_clk_9600/cnt_reg[10]/Q
                         net (fo=12, routed)          0.165    -0.269    mo_clk_9600/cnt_reg[10]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.045    -0.224 r  mo_clk_9600/cnt[4]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.224    mo_clk_9600/cnt[4]_i_4__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.158 r  mo_clk_9600/cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.158    mo_clk_9600/cnt_reg[4]_i_1__0_n_6
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.837    -0.836    mo_clk_9600/clk_out2
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[5]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.134    -0.448    mo_clk_9600/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 mo_clk_153600/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_153600/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.251ns (61.287%)  route 0.159ns (38.713%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.576    mo_clk_153600/clk_out2
    SLICE_X0Y121         FDRE                                         r  mo_clk_153600/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  mo_clk_153600/cnt_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.277    mo_clk_153600/cnt_reg[2]
    SLICE_X0Y122         LUT6 (Prop_lut6_I5_O)        0.045    -0.232 r  mo_clk_153600/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    mo_clk_153600/cnt[4]_i_2_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.167 r  mo_clk_153600/cnt_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.167    mo_clk_153600/cnt_reg[4]_i_1__1_n_6
    SLICE_X0Y122         FDRE                                         r  mo_clk_153600/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.815    mo_clk_153600/clk_out2
    SLICE_X0Y122         FDRE                                         r  mo_clk_153600/cnt_reg[5]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.105    -0.458    mo_clk_153600/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mo_clk_153600/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_153600/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.189%)  route 0.165ns (39.811%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.576    mo_clk_153600/clk_out2
    SLICE_X0Y122         FDRE                                         r  mo_clk_153600/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  mo_clk_153600/cnt_reg[5]/Q
                         net (fo=6, routed)           0.165    -0.270    mo_clk_153600/cnt_reg[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  mo_clk_153600/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    mo_clk_153600/cnt[0]_i_3_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.162 r  mo_clk_153600/cnt_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.162    mo_clk_153600/cnt_reg[0]_i_1__1_n_4
    SLICE_X0Y121         FDRE                                         r  mo_clk_153600/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.859    -0.814    mo_clk_153600/clk_out2
    SLICE_X0Y121         FDRE                                         r  mo_clk_153600/cnt_reg[3]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105    -0.457    mo_clk_153600/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mo_clk_9600/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.279ns (62.566%)  route 0.167ns (37.434%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.566    -0.598    mo_clk_9600/clk_out2
    SLICE_X46Y96         FDRE                                         r  mo_clk_9600/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 f  mo_clk_9600/cnt_reg[10]/Q
                         net (fo=12, routed)          0.167    -0.267    mo_clk_9600/cnt_reg[10]
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  mo_clk_9600/cnt[4]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.222    mo_clk_9600/cnt[4]_i_5__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.152 r  mo_clk_9600/cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.152    mo_clk_9600/cnt_reg[4]_i_1__0_n_7
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.837    -0.836    mo_clk_9600/clk_out2
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[4]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.134    -0.448    mo_clk_9600/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mo_clk_153600/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_153600/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.252ns (60.643%)  route 0.164ns (39.357%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.576    mo_clk_153600/clk_out2
    SLICE_X0Y122         FDRE                                         r  mo_clk_153600/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  mo_clk_153600/cnt_reg[5]/Q
                         net (fo=6, routed)           0.164    -0.272    mo_clk_153600/cnt_reg[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.227 r  mo_clk_153600/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.227    mo_clk_153600/cnt[0]_i_4_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.161 r  mo_clk_153600/cnt_reg[0]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.161    mo_clk_153600/cnt_reg[0]_i_1__1_n_5
    SLICE_X0Y121         FDRE                                         r  mo_clk_153600/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.859    -0.814    mo_clk_153600/clk_out2
    SLICE_X0Y121         FDRE                                         r  mo_clk_153600/cnt_reg[2]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105    -0.457    mo_clk_153600/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mo_clk_9600/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_9600/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.018%)  route 0.174ns (38.982%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.566    -0.598    mo_clk_9600/clk_out2
    SLICE_X46Y96         FDRE                                         r  mo_clk_9600/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 f  mo_clk_9600/cnt_reg[9]/Q
                         net (fo=12, routed)          0.174    -0.260    mo_clk_9600/cnt_reg[9]
    SLICE_X46Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.215 r  mo_clk_9600/cnt[4]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.215    mo_clk_9600/cnt[4]_i_2__1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.151 r  mo_clk_9600/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.151    mo_clk_9600/cnt_reg[4]_i_1__0_n_4
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.837    -0.836    mo_clk_9600/clk_out2
    SLICE_X46Y95         FDRE                                         r  mo_clk_9600/cnt_reg[7]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.134    -0.448    mo_clk_9600/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mo_clk_153600/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Destination:            mo_clk_153600/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@26.042ns period=52.083ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.256ns (61.606%)  route 0.160ns (38.394%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.576    mo_clk_153600/clk_out2
    SLICE_X0Y121         FDRE                                         r  mo_clk_153600/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  mo_clk_153600/cnt_reg[2]/Q
                         net (fo=6, routed)           0.160    -0.276    mo_clk_153600/cnt_reg[2]
    SLICE_X0Y122         LUT6 (Prop_lut6_I5_O)        0.045    -0.231 r  mo_clk_153600/cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.231    mo_clk_153600/cnt[4]_i_3_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  mo_clk_153600/cnt_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.161    mo_clk_153600/cnt_reg[4]_i_1__1_n_7
    SLICE_X0Y122         FDRE                                         r  mo_clk_153600/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.815    mo_clk_153600/clk_out2
    SLICE_X0Y122         FDRE                                         r  mo_clk_153600/cnt_reg[4]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.105    -0.458    mo_clk_153600/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 26.042 }
Period(ns):         52.083
Sources:            { mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         52.083      49.928     BUFGCTRL_X0Y16   mo_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         52.083      50.834     MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         52.083      51.083     SLICE_X1Y105     mo_clk_153600/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         52.083      51.083     SLICE_X0Y121     mo_clk_153600/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.083      51.083     SLICE_X0Y121     mo_clk_153600/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.083      51.083     SLICE_X0Y121     mo_clk_153600/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.083      51.083     SLICE_X0Y121     mo_clk_153600/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.083      51.083     SLICE_X0Y122     mo_clk_153600/cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.083      51.083     SLICE_X0Y122     mo_clk_153600/cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.083      51.083     SLICE_X0Y122     mo_clk_153600/cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       52.083      161.277    MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y121     mo_clk_153600/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y121     mo_clk_153600/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y121     mo_clk_153600/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y121     mo_clk_153600/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y122     mo_clk_153600/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y122     mo_clk_153600/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y122     mo_clk_153600/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X47Y95     mo_clk_9600/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X46Y94     mo_clk_9600/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X46Y96     mo_clk_9600/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X1Y105     mo_clk_153600/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y121     mo_clk_153600/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y121     mo_clk_153600/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y121     mo_clk_153600/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y121     mo_clk_153600/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y122     mo_clk_153600/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y122     mo_clk_153600/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X0Y122     mo_clk_153600/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X47Y95     mo_clk_9600/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.042      25.542     SLICE_X46Y94     mo_clk_9600/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mo_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   mo_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



