target:
  target_type: cw310
  fpga_bitstream: "../objs/lowrisc_systems_chip_earlgrey_cw310_0.1.bit"
  force_program_bitstream: True
  fw_bin: "../objs/sca_ujson_fpga_cw310.bin"
  output_len_bytes: 16
  target_clk_mult: 0.24
  target_freq: 24000000
  baudrate: 115200
  protocol: "ujson"
  port: "/dev/ttyACM1"
  # Trigger source.
  # hw: Precise, hardware-generated trigger - FPGA only.
  # sw: Fully software-controlled trigger.
  trigger: "hw"
fisetup:
  fi_gear: "dummy"
  fi_type: "voltage_glitch"
  # Parameter generation.
  parameter_generation: "random"
  # Number of randomized iterations for the parameter sweep.
  # For parameter_generation: "random", this is the number of iterations.
  # For parameter_generation: "deterministic", this is the number of iterations
  # per fixed parameter.
  num_iterations: 100
  # Voltage glitch width in ns.
  glitch_voltage_min: 2.7
  glitch_voltage_max: 3.3
  glitch_voltage_step: 0.05
  # Voltage glitch width in ns.
  glitch_width_min: 5
  glitch_width_max: 150
  glitch_width_step: 3
  # Range for trigger delay in ns.
  trigger_delay_min: 0
  trigger_delay_max: 500
  trigger_step: 10
fiproject:
  # Project database type and memory threshold.
  project_db: "ot_fi_project"
  project_mem_threshold: 10000
  # Store FI plot.
  show_plot: True
  num_plots: 100
  plot_x_axis: "glitch_voltage"
  plot_x_axis_legend: "[V]"
  plot_y_axis: "glitch_width"
  plot_y_axis_legend: "[ns]"
test:
  which_test: "otbn_char_hardware_dmem_op_loop"
  expected_result: '{"loop_counter":10000,"err_status":0}'
