$date
	Wed Sep 18 12:31:25 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_tb $end
$var wire 8 ! data [7:0] $end
$var reg 1 " clk $end
$scope module test $end
$var wire 1 " clk $end
$var wire 1 # clk_base $end
$var reg 8 $ data [7:0] $end
$var reg 1 % load $end
$scope module PRE $end
$var wire 1 " clk_in $end
$var wire 1 # clk_out $end
$var reg 1 & count $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
bx $
0#
0"
bx !
$end
#1
1%
b111 !
b111 $
1#
1&
1"
#2
0"
#3
0#
0&
1"
#4
0"
#5
b1110 !
b1110 $
1#
1&
1"
#6
0"
#7
0#
0&
1"
#8
0"
#9
b11100 !
b11100 $
1#
1&
1"
#10
0"
#11
0#
0&
1"
#12
0"
#13
b111000 !
b111000 $
1#
1&
1"
#14
0"
#15
0#
0&
1"
#16
0"
#17
b1110000 !
b1110000 $
1#
1&
1"
#18
0"
#19
0#
0&
1"
#20
0"
#21
b11100000 !
b11100000 $
1#
1&
1"
#22
0"
#23
0#
0&
1"
#24
0"
#25
b11000001 !
b11000001 $
1#
1&
1"
#26
0"
#27
0#
0&
1"
#28
0"
#29
b10000011 !
b10000011 $
1#
1&
1"
#30
0"
#31
0#
0&
1"
#32
0"
#33
b111 !
b111 $
1#
1&
1"
#34
0"
#35
0#
0&
1"
#36
0"
#37
b1110 !
b1110 $
1#
1&
1"
#38
0"
#39
0#
0&
1"
#40
0"
#41
b11100 !
b11100 $
1#
1&
1"
#42
0"
#43
0#
0&
1"
#44
0"
#45
b111000 !
b111000 $
1#
1&
1"
#46
0"
#47
0#
0&
1"
#48
0"
#49
b1110000 !
b1110000 $
1#
1&
1"
#50
0"
#51
0#
0&
1"
#52
0"
#53
b11100000 !
b11100000 $
1#
1&
1"
#54
0"
#55
0#
0&
1"
#56
0"
#57
b11000001 !
b11000001 $
1#
1&
1"
#58
0"
#59
0#
0&
1"
#60
0"
#61
b10000011 !
b10000011 $
1#
1&
1"
#62
0"
#63
0#
0&
1"
#64
0"
#65
b111 !
b111 $
1#
1&
1"
#66
0"
#67
0#
0&
1"
#68
0"
#69
b1110 !
b1110 $
1#
1&
1"
#70
0"
#71
0#
0&
1"
#72
0"
#73
b11100 !
b11100 $
1#
1&
1"
#74
0"
#75
0#
0&
1"
#76
0"
#77
b111000 !
b111000 $
1#
1&
1"
#78
0"
#79
0#
0&
1"
#80
0"
#81
b1110000 !
b1110000 $
1#
1&
1"
#82
0"
#83
0#
0&
1"
#84
0"
#85
b11100000 !
b11100000 $
1#
1&
1"
#86
0"
#87
0#
0&
1"
#88
0"
#89
b11000001 !
b11000001 $
1#
1&
1"
#90
0"
#91
0#
0&
1"
#92
0"
#93
b10000011 !
b10000011 $
1#
1&
1"
#94
0"
#95
0#
0&
1"
#96
0"
#97
b111 !
b111 $
1#
1&
1"
#98
0"
#99
0#
0&
1"
#100
0"
