iter improv algorithm low power data path synthesi address problem minim power consumpt behavior synthesi datadomin circuit complex natur power cost function impli effect sever behavior synthesi task like modul select clock select schedul resourc share suppli voltag switch capacit need consid simultan fulli deriv benefit design space explor behavior level recent work establish import behavior synthesi low power vlsi design howev algorithm propos separ task perform sequenti henc abl explor tradeoff possibl due interact present effici algorithm perform schedul clock select modul select resourc alloc assign simultan aim reduc power consumpt synthes data path algorithm base iter improv strategi capabl escap local minima search low power solut algorithm consid divers modul librari complex schedul construct multicycl chain structur pipelin describ suppli voltag clock prune strategi significantli improv effici algorithm cut comput effort involv explor candid suppli voltag clock period unlik lead best solut experiment result report demonstr effect algorithm techniqu combin known method behavior power optim like data path replic transform result complet data path synthesi system low power applic b introduct low power consumpt establish import metric vlsi design recent work 1 2 3 shown save power consumpt often obtain higher level design hierarchi paper concentr behavior synthesi processthat take input behavior descript design produc registertransf level rtl circuit implement specifi behavior behavior synthesi subdivid sever task includ modul select clock select schedul alloc assign import note task interact solv one separ like compromis qualiti design pioneer work architectur power optim present 1 use data path replic pipelin enabl suppli voltag scale power reduct methodolog use varieti architectur transform reduc power consumpt present 2 modul select 4 alloc assign 5 6 method also propos reduc power consumpt method perform subset behavior synthesi task reduc power consumpt reduc suppli voltag reduc switch capacit explor tradeoff involv consid interact variou task acknowledg work support nsf grant mip 9319269 55n figur 1 cdfg dot product scheduleassign paper present iter improv algorithm low power data path synthesi perform schedul clock select modul select resourc alloc assign object minim power consumpt key featur algorithm perform task simultan make possibl explor tradeoff result interdepend task 2 background consid behavior descript compil controldata flow graph cdfg direct graph whose vertic consist arithmet logic comparison op erat delay oper special branch merg loop entri loop exit vertic repres control flow construct cdfg contain data control flow edg repres data con trol dependenciesbetween oper exampl cdfg shown figur 1 repres comput dot product two vector work consid datadomin behavior descrip tion common digit signal imag process appli cation two import characterist descript consist mainli arithmet oper like addit multi plicat delay oper etc ii constraint input sampl period ie input arriv fix rate necessari abl process input sampl next one arriv howev pay process input sampl faster requir rate 1 averag switch power account domin part power consumpt cmo technolog gate given 1 cl gate output capacit vdd suppli voltag n number transit gate output period oper equat power consumpt impli suppli voltag vdd strong effect power consumpt due quadrat contribut unfortun sideeffect decreasingvdd howev delay circuit increas delay cmo gate shown k cl v dd vth devic threshold voltag k constant dependson technologyand size transistor gate 7 henc vdd scale perform delay degrad caus delay exceed specifi constraint mean use combat delay degrad product physic capacit cl transit activ n call switch capacit effect switch capacit term though drastic suppli voltag term also use reducepow consumpt 21 schedul process schedul determin cyclebycycl behavior cdfg ie assign oper cdfg one cycl control step figur 1 show schedul inform exampl cdfg horizont dot line label number indic clock edg ie boundari control step note 4 schedul execut control step clock period 55n larg enough permit us techniqu call chain theterm multicycl refer complementari situat singl oper requir multipl control step execut structur pipelin refer use pipelin execut unit data path clearli choic clock period affect assign control step oper delay oper cdfg valu determin clock select modul select task respect creat interdependenceamong schedul modul select clock select oper variabl activ control step must assign differ function unit regi ter exampl oper 1 6 must perform separ function unit sinc schedul affect rate input sampl process also affect possibl reduc vdd hand schedul affect switch capacit impos constraint possibl resourc share slack sampl period constraint time taken implement process input sampl commonli exploit reduc power consumpt use vdd scale illustr suppos given sampl period constraint exampl cdfg shown figur 1 200n clock period schedul shown figur 1 55n sinc schedul three control step process input sampl requir 165n suppos clock period chosen base delay number multipl cdfg figur 1 assum perform function unit instanc tem plate array multipli wherea addit assumedto perform function unit instanc type rippl carri adder dot line use group oper perform function unit sinc given schedul process input sampl faster requir surplu perform exploit reduc vdd time requir one iter cdfg becomes200n ie sampl period constraint met determin use curv equat model vdddelay relationship 2 7 case possibl reduc vdd 40v still meet 200n constraint extent slack avail depend constraint impos environ illustr next exampl us consid imag 288 theta 360 pixel per cif standard 8 consid task perform discret cosin transform dct lumin inform pixel commonli use approach divid imag block say 8 theta 8 pixel perform dct block separ 8 theta 8 block thu obtain requir twodimension dct broken onedimension 8point dct oper number onedimension 8point dct requir process one frame thu calcul 25920 thu order process would need perform dct 1286n defin term laxiti factor data path implement given cdfg ratio given sampl period constraint 3 4 5 6 out13530n figur 2 dot product altern scheduleassign actual execut time data path one iter exampl assum implement 8point onedimension dct take 500n process set input laxiti factor avail 257 higher laxiti factor permit us perform vdd scale henc result greater power save possibl use variou method speed execut cdfg make use slack thu obtain scale vdd till sampl period constraint met consequ speedup techniqu switch capacit per execut cdfg typic increas may due use faster function unit contribut higher switch capacit per oper due constraint impos tighter schedul possibl resourc share thu exist vdd vs switch capacitancetradeoff illustr exampl exampl 3 cdfg figur 1 differ sched ule clock select modul select resourc assign shown figur 2 multipl perform 2 stage pipelin multipli schedul elong order reduc number requir multipli two multipl oper shade differ indic multipli assign two function unit type rippl carri adder use perform addit clock period chang 30n order match cycl time pipelin multipli sinc schedul extend order use fewer function unit process input sampl requir 180n result vdd scale 45v term vdd architectur impli figur 1 better order compar actual power dissip howev switch capacit two architectur also measur explain layout first gener two candid architectur netlist annot resist capacit extract layout switchlevel simul use simul two netlist input sequenc detail experiment methodolog given section 4 switch capacit per sampl period obtain implement figur 1 2 29129pf 21006pf respect switch capacit vdd number energi per sampl period calcul 23303pj respect power dissip obtain divid number sampl period 200n fore architectur deriv figur 2 lower power consumpt one deriv figur 1 thu import consid effect differ behavior synthesi task vdd switch capacit order truli minim power consumpt 22 modul select modul select refer process select oper cdfg type function unit perform order fulli explor design space necessari divers librari function unit templat multipl templat exist capabl perform oper eg rippl carri adder carri lookahead adder carri select adder addit array multipli wallac tree multipli pipelin multipli multipl etc possibl perform area delay power tradeoff use modul select faster modul perform oper typic expens term area switch ca pacit howev use faster modul result faster execut time cdfg thu enabl vdd scale 4 modul select interact clock select schedul resourc share exampl figur 1 clock period 55n chosen base delay multipl oper assign librari templat array multipli figur 2 sinc modul select chang clock period also chang 30n base cycl time tem plate two stage pipelin multipli oper assign differ function unit templat modul select share resourc situat refer type conflict algorithm consid effect interact synthes data path 23 clock select clock select refer process choos suitabl clock period controllerdata path circuit given clock period tclk divid execut time cdfg equal input sampl period tsampl number control step equal clk bxc denot largest integ smaller equal x choic clock period known signific effect area perform 9 howev impact power consumptionwa point recent 3 clock period chosen calcul delay function unit templat librari term control step sinc calcul involv upward round fraction slack introduc time function unit finish execut clock edg output actual use exampl cdfg figur 2 clock period 30n assum addit oper requir 25n includ estim regist multiplex interconnect delay slack 5n introduc everi addit oper slack introduc due clock granular result lessthancomplet util function unit could also result increas time requir execut cdfg context minim power dissip slack caus two undesir effect first may possibl meet sampl period constraint cdfg valu vdd second slack result data path higher switch capacit happen either faster function unit use order meet sampl period resourc share inhibit due increas life time oper cdfg thu reduc slack beneficialeven power consumpt point view might first appear sinc slack caus granular clock period small clock period would minim slack henc advantag howev small clock period tend significantli increas switch capacit data path regist sinc clock greater number time per execut period clock distribut network sinc need switch greater number time control sinc number state control increas number control step due complic factor method sole target slack minim directli applic minim power consumpt object reduc power consumpt slack need minim without choos small clock period 24 resourc share resourc share refer use hardwar resourc function unit regist perform differ oper store one variabl behavior synthesi task perform resourc share hardwar alloc assign ment process decid mani resourc type use oper variabl assign unit spectiv resourc share significantli affect physic capacit switch activ data path heavi resourc share tend reduc physic capacit increas averag switch activ data path spars share architectur lower averag switch activ higher physic capacit detail analysi effect resourc share switch capacit take signal statist account describ 6 use similar model briefli describ sake complet function unit librari assum model switch capacit given pair input vec tor capacit switch function unit applic given input vector pair calcul model abstract procedur sw cap implement use either stochast power analysi model 10 instead could invok gate switchlevel simul appropri netlist one avail given modul return exact capacit switch function simul cdfg per form input sequencethat either provid user gener base known input characterist function simul perform data structur call switch capacit matrix updat use valu taken variabl cdfg procedur sw cap switch capacit matric associ switch capacit cost pair oper could map resourc separ switch capacit matrix creat function unit templat exist librari exampl consid function unit templat rippl carri adder addit oper share rippl carri adder way adder perform immedi follow operand effect form input vector pair adder input vector pair use updat switch capacit matrix entri end data collect process switch capacit matrix function unit templat entri indic pair oper cost term switch capacit oper map instanc templat similarli switch capacit matric also use estim switch capacit regist interconnect unit differ candid architectur evalu respect switch capacit 6 use entri switch capacit matric 3 algorithm discussionsin previou section shown schedul ing clock select modul select resourc share interact complex way determin power consumpt data path sinc comput complex power minim problem forbid exact optim solut develop effici heurist method perform task minim power consumpt method target vdd scale switch capacit reduct pseudocod figur 3 give overview method call scalp first procedur estim min voltag call estim minimum voltag vmin given cdfg implement voltag interv vmin vmax 5v discret step suitabl increment dv could specifi user paramet techniqu explain section 31 use prune vdd space signifi cantli suppli voltag prune move examin variou valu number control step cstep equival variou valu system clock period turn sever candid clock period easili prune use method explain section 32 combin vdd cstep prune initi implement gener satisfi sampl period constraint improv call procedur iter improv sinc attempt data path synthesi fix valu vdd cstep object synthes data path vmin estim min voltageg ts l cur dp f vdd pruneg cur dp vdd continu move next vdd cstep max cstep cstep min cstep cstep clk pruneg l cstep f continu move next clock minimum switch capacit data path current vdd cstep cur dp initi solutiong l vdd cstep iter improvementg l cur dp power estcur dp figur 3 overview low power synthesi method satisfi sampl period constraint current vdd clock period minim switch capacit time best solut best dp seen thu far store candid suppli voltag clock period either prune explor best dp contain final solut 31 suppli voltag prune purpos vdd prune identifi candid suppli voltag lead data path lowest power vdd prune method base obtain lower bound switch capacit current vdd modul select perform map oper cdfg function unit templat lowest switch capacit determin use switch capacit matric 6 even though implement may violat sampl period constraint ignor fact sinc need pessimist estim parallel architectur share function unit regist chosen implement data path parallel architectur typic close lowest switch capacit architectur due high tempor correl signal characterist digit signal imag process domain 6 switch capacit implement multipli pessim factor 0 1 use lower bound power consum data path current vdd experi use base experi 6 bound thu calcul greater best solut seen current vdd prune 32 clock period prune use follow observ prune clock period space given desir sampl period ts suffici consid clock period clk satisfi clk integ clock period would result part ts unus practic lower bound clock period coupl observ restrict set candid clock period limit set set prune follow consid two candid clock period clk1 clk2 clk1 clk2 function unit templat data path librari let rrdelay repres registertoregist transfer delay l rrdelay l rrdelay procedur iter improvementcdfg g librari l f append gain gain list find subsequ gain 1 gaink gain list gain maxim accept move 1 k figur 4 procedur iter improv hold suffici consid clk1 search minimum switch capacit data path current vdd data path synthes oper clk2 also oper tclk1 wherea tclk1 could allow us synthes data path would satisfi sampl period constraint clk2 oper chain employ maximum chain factor k ie k oper chain togeth clock cycl condit equat 1 check function unit templat librari also chain combin upto k function unit templat note delay chain configur significantli less sum delay chain compon measur separ variou chain configur possibl 33 iter improv algorithm iter improv procedur base gener search strategi optim problem call variabl depth search 11 given initi solut attempt find sequenc increment move rather singl move case local search maxim cumul improv solut also call gain process iter suchsequencecanb found sincew consid sequencesthat cumul posit gain even though individu move may neg gain class algorithm capabl hillclimb escapefrom local minima point next movew make chosen base steepest descent heurist 11 figur 4 show pseudocod procedur iter improv cost function use switch capacit data path estim use switch capacitancematric 6 defin move explor schedul modul select alloc assign choic avail 34 move use iter improv procedur follow key observ allow us restrict number distinct type move need consid move affect schedul alon call reschedul move without caus chang modul select resourc share affect switch capacit data path ever move complet elimin sinc enabl applic move chang modul select resourc share henc integr enabl reschedul move move enabl thu composit move consist chang modul select resourc shar ing preced enabl reschedul move necessari move class modul select reschedul move class transform data path replac function unit fu 1 instanc librari templat 1 anoth function unit fu 2 instanc differ librari templat 2 eg adder instanc carri lookahead adder may replac instanc rippl carri adder note 40n b figur 5 move class reschedul might need delay fu 2 term number control step could gener greater reschedul perform follow process oper perform fu 1 order origin schedul op first increment death time op reflect delay fu 2 breadthfirst travers cdfg perform start op updat schedul inform oper transit fanout op process perform opn oper cdfg complet sampl period done otherwis sampl period constraint violat move consid easi extend method allow sampl period constraint violat intermedi solut provid final solut iter improv phase meet consid cdfg shown figur 5a multipl perform instanc librari templat wallac tree multipli wherea addit perform instanc rippl carri adder move class appli result modifi data path indic figur 5b modifi data path multipl oper 3 perform array multipli requir two control step sinc 3 mobil one control step total number control step schedul remain move class directli help lower switch capacit faster function unit typic caus larg amount switch capacit replac slower function unit lower switch capacit move class also help indirectli lower switch capacit use enabl move includ perform resourc share move class b resourc sharingsplit schedul purpos move class b explor resourc share choic avail move class b perform resourc share merg two function unit fu 1 fu 2 singl function unit fu fu perform oper perform fu 1 well fu 2 move valid fu 1 must instanc librari templat moreov oper perform fu 1 overlap lifetim oper perform fu 2 second condit met attempt find reschedul use method similar method describ move class consid cdfg shown figur 6a multipl oper perform separ multipli two addit oper map one function unit variabl store separ regist one possibl move class b appli result new data path indic figur 6b oper 3 reschedul first control step second control step order enabl resourc share import note move caus two addit multiplex bead input multipli perform oper 2 3 sinc select differ sourc first second control step henc switch capacit estim multiplex must taken account calcul gain move 40n b figur move class b perform resourc share also provid move class b perform resourc split ie replac singl function unit fu two function unit fu1 fu2 move class b perform split requir reschedul transform apart potenti reduc switch capacit move also open avenu appli move class resourc share move class b previous possibl 4 experiment result method describ paper implement program languag program call scalp scalp evalu use synthes sever benchmarksfrom digit signal imag process domain input scalp cdfg desir sampl period output scalp data path control togeth implement behavior specifi cdfg logiclevel netlist obtain combin controllerdata path map msu standard cell librari use logic synthesi tool si follow standard cell layout rout tool octtool suit use obtain layout combin controllerdata path switchlevel simul irsimcap record switch capacit simul run use perform simul switchlevel netlist extract layout annot resist capacit use magic sinc obtain complet layout sever factor difficult estim higher level like interconnect power clock network power control power glitch power etc taken account power measur input sequenc use measur power consumpt use irsimcap gener first creat sequenc correspond zeromean unitvari gaussian distribut pass autoregress filter introduc tempor correl 6 autocorrel factor use experi 02 synthes benchmark correspond variou possibl valu laxiti factor rang 10 correspond scenario laxiti ie sampl period constraint satisfi fastest design 5v 35 benchmark laxiti factor synthes poweroptim architectur gener scalp ii areaoptim architectur vdd scale area optim perform use method similar scalp area use cost function metric evalu move suppli voltag areaoptim architectur scale much possibl subject sampl period constraint figur 7a 7h provid plot power consum controllerdata path circuit produc scalp see curv mark spower areaoptim architectur vdd scale see curv mark apow ii area obtain layout controllerdata path circuit synthes scalp see curv mark sarea number normal respect areaoptim architectur suppli voltag 5v refer number base case variabl xaxi laxiti factor dct exampl perform discret cosin transform use differ algorithm name inventor wdf power area ratio spower apow sarea power area ratio spower apow sarea power area ratio spower apow sarea chemic b dct lee c dct wang power area ratio sarea spower apow power area ratio sarea apow spower power area ratio sarea apow spower dist e ellipt f iirfilt power area ratio sarea apow spower power area ratio sarea apow spower g paulin h wdf figur 7 experiment result power area ratio normal areaoptim base variou laxiti factor fir wave digit filter ellipt fifth order ellipt wave filter dist chemic iirfilt differ iir filter use industri cdfg paulin borrow literatur area curv plot dot line power curv plot solid line curv show circuit synthes scalp requir upto 7 time less power correspond areaoptim circuit oper 5v ii scalp circuit consum upto 23 time less power areaoptim circuit use vdd scale synthesi iii area overhead scalp synthes circuit less 41 case note comparison circuit synthes meet sampl period constraint averag scalp circuit requir 114 199 295 380 475 587 time lower power base case laxiti factor 10 15 20 25 30 35 respect requir correspond area overhead 16 24 27 24 27 27 respect cpu time taken scalp less 20 minut case sparcstat 20 128mb memori power reduct achiev incorpor suit architectur transform 2 data path duplic 1 iter improv framework well 5 conclus present effici iterativeimprov base algorithm perform schedul modul select clock select hardwar alloc assign datadomin behavior descript order minim power consumpt unlik previou work also consid interact among task order better explor design space implement algorithm present experiment result demonstr effect sinc possibl easili incorpor techniqu like transform data path replic framework current futur work includ incorpor complet data path synthesi tool low power applic r lowpow cmo digit design optimizingpowerus transform behavior level power estim explor microarchitectur synthesi performanceconstrain lowpow vlsi design behavior synthesi low power ilp formul low power base minimizingswitch capacit datapath alloc lowpow digit design overview px64 kbit video code standard exact solut methodolog schedul 3d design space architectur power analysi dual bit type method algorithm complex tr combinatori optim algorithm complex overview pmyampersandtimes64 kbit video code standard architectur power analysi exact methodolog schedul 3d design space behavior synthesi low power microarchitectur synthesi performanceconstrain lowpow vlsi design ctr k khouri g lakshminarayana n k jha impact highlevel synthesi system low power controlflow intens circuit proceed confer design autom test europ p848854 februari 2326 1998 le palai de congr de pari franc j e crenshaw sarrafzadeh accur high level datapath power estim proceed 1997 european confer design test p590 march 1720 1997 hsuehchih yang lanrong dung multiplevoltag highlevel synthesi use algorithm transform proceed 2005 confer asia south pacif design autom januari 1821 2005 shanghai china stammermann helm schult schulz w nebel bind alloc floorplan low power highlevel synthesi proceed ieeeacm intern confer computeraid design p544 novemb 0913 daehong kim kiyoung choi powerconsci high level synthesi use loop fold proceed 34th annual confer design autom p441445 june 0913 1997 anaheim california unit state ganesh lakshminarayana niraj k jha synthesi poweroptim areaoptim circuit hierarch behavior descript proceed 35th annual confer design autom p439444 june 1519 1998 san francisco california unit state indradeep ghosh anand raghunathan niraj k jha design testabl techniqu rtl circuit use controldata flow extract proceed 1996 ieeeacm intern confer computeraid design p329336 novemb 1014 1996 san jose california unit state yannru lin chengtsung hwang allen ch wu schedul techniqu variabl voltag low power design acm transact design autom electron system toda v2 n2 p8197 april 1997 mark c johnson kaushik roy datapath schedul multipl suppli voltag level convert acm transact design autom electron system toda v2 n3 p227248 juli 1997 eren kursun ankur srivastava seda ogrenc memik majid sarrafzadeh earli evalu techniqu low power bind proceed 2002 intern symposium low power electron design august 1214 2002 monterey california usa ganesh lakshminarayana anand raghunathan niraj k jha behavior synthesi fault secur controllerdatapath base alias probabl analysi ieee transact comput v49 n9 p865885 septemb 2000 chihong hwang allen ch wu predict system shutdown method energi save eventdriven comput acm transact design autom electron system toda v5 n2 p226241 april 2000 ahm f shalash keshab k parhi power effici fold pipelin lm adapt filter applic wirelin digit commun journal vlsi signal process system v25 n3 p199213 juli 2000 massoud pedram power minim ic design principl applic acm transact design autom electron system toda v1 n1 p356 jan 1996