# Reading pref.tcl
# do t2a_uart_rx_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/my_quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx {D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:58:11 on Jan 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx" D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 17:58:11 on Jan 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/simulation/modelsim {D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:58:12 on Jan 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/simulation/modelsim" D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/simulation/modelsim/tb.v 
# -- Compiling module tb
# ** Warning: D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/simulation/modelsim/tb.v(38): (vlog-2609) indexed range expression contains whitespace between '+' and ':'.
# 
# Top level modules:
# 	tb
# End time: 17:58:12 on Jan 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:58:12 on Jan 24,2024
# Loading work.tb
# Loading work.uart_rx
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/simulation/modelsim/tb.v Line: 26
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/simulation/modelsim/tb.v Line: 47
# ** Error (suppressible): (vsim-3389) Port 'rx_complete' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/simulation/modelsim/tb.v Line: 21
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./t2a_uart_rx_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 17:58:54 on Jan 24,2024, Elapsed time: 0:00:42
# Errors: 1, Warnings: 2
