#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 24 15:49:02 2022
# Process ID: 41252
# Current directory: C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1
# Command line: vivado.exe -log network_clock_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source network_clock_wrapper.tcl
# Log file: C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/network_clock_wrapper.vds
# Journal file: C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source network_clock_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Data/en.525.612/Parlak_Project/hardware/user_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.cache/ip 
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1162.883 ; gain = 0.000
Command: synth_design -top network_clock_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1296.359 ; gain = 133.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'network_clock_wrapper' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/hdl/network_clock_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'network_clock' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1445]
INFO: [Synth 8-6157] synthesizing module 'network_clock_axi_ethernet_0_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_axi_ethernet_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_axi_ethernet_0_0' (2#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_axi_ethernet_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_rxs_tdata' of module 'network_clock_axi_ethernet_0_0' is unconnected for instance 'axi_ethernet_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1862]
WARNING: [Synth 8-7071] port 'm_axis_rxs_tkeep' of module 'network_clock_axi_ethernet_0_0' is unconnected for instance 'axi_ethernet_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1862]
WARNING: [Synth 8-7071] port 'm_axis_rxs_tlast' of module 'network_clock_axi_ethernet_0_0' is unconnected for instance 'axi_ethernet_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1862]
WARNING: [Synth 8-7071] port 'm_axis_rxs_tvalid' of module 'network_clock_axi_ethernet_0_0' is unconnected for instance 'axi_ethernet_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1862]
WARNING: [Synth 8-7023] instance 'axi_ethernet_0' of module 'network_clock_axi_ethernet_0_0' has 60 connections declared, but only 56 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1862]
INFO: [Synth 8-6157] synthesizing module 'network_clock_axi_ethernet_0_fifo_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_axi_ethernet_0_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_axi_ethernet_0_fifo_0' (3#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_axi_ethernet_0_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_clock_axi_gpio_0_3' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_axi_gpio_0_3' (4#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_clock_axi_interconnect_0_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2577]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_NDX2IU' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:12]
INFO: [Synth 8-6157] synthesizing module 'network_clock_auto_cc_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_auto_cc_0' (5#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'network_clock_auto_cc_0' is unconnected for instance 'auto_cc' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:335]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'network_clock_auto_cc_0' is unconnected for instance 'auto_cc' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:335]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'network_clock_auto_cc_0' has 82 connections declared, but only 80 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:335]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_NDX2IU' (6#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:12]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_KYPYEX' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4441]
INFO: [Synth 8-6157] synthesizing module 'network_clock_auto_us_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_auto_us_0' (7#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'network_clock_auto_us_0' is unconnected for instance 'auto_us' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4720]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'network_clock_auto_us_0' is unconnected for instance 'auto_us' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4720]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'network_clock_auto_us_0' has 72 connections declared, but only 70 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4720]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_KYPYEX' (8#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4441]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1LZJB8T' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4793]
INFO: [Synth 8-6157] synthesizing module 'network_clock_auto_us_1' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_auto_us_1' (9#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'network_clock_auto_us_1' is unconnected for instance 'auto_us' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4928]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'network_clock_auto_us_1' has 34 connections declared, but only 33 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4928]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1LZJB8T' (10#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4793]
INFO: [Synth 8-6157] synthesizing module 'network_clock_xbar_1' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_xbar_1' (11#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'network_clock_xbar_1' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:3287]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'network_clock_xbar_1' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:3291]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'network_clock_xbar_1' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:3292]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'network_clock_xbar_1' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:3300]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'network_clock_xbar_1' is unconnected for instance 'xbar' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:3226]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'network_clock_xbar_1' is unconnected for instance 'xbar' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:3226]
WARNING: [Synth 8-7023] instance 'xbar' of module 'network_clock_xbar_1' has 78 connections declared, but only 76 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:3226]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_axi_interconnect_0_0' (12#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2577]
INFO: [Synth 8-6157] synthesizing module 'network_clock_axi_timer_0_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_axi_timer_0_0' (13#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'network_clock_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2074]
WARNING: [Synth 8-7071] port 'generateout1' of module 'network_clock_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2074]
WARNING: [Synth 8-7071] port 'pwm0' of module 'network_clock_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2074]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'network_clock_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2074]
INFO: [Synth 8-6157] synthesizing module 'network_clock_axi_uartlite_0_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_axi_uartlite_0_0' (14#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_clock_xlslice_0_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_0_0/synth/network_clock_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (15#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_xlslice_0_0' (16#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_0_0/synth/network_clock_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'network_clock_xlslice_0_1' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_0_1/synth/network_clock_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (16#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_xlslice_0_1' (17#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_0_1/synth/network_clock_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'network_clock_xlslice_0_2' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_0_2/synth/network_clock_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (17#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_xlslice_0_2' (18#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_0_2/synth/network_clock_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'network_clock_xlslice_2_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_2_0/synth/network_clock_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (18#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_xlslice_2_0' (19#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_2_0/synth/network_clock_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'network_clock_xlslice_1_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_1_0/synth/network_clock_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (19#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_xlslice_1_0' (20#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_1_0/synth/network_clock_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'network_clock_xlslice_1_1' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_1_1/synth/network_clock_xlslice_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 23 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (20#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_xlslice_1_1' (21#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_1_1/synth/network_clock_xlslice_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'network_clock_xlslice_1_2' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_1_2/synth/network_clock_xlslice_1_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (21#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_xlslice_1_2' (22#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_1_2/synth/network_clock_xlslice_1_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'network_clock_xlslice_1_3' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_1_3/synth/network_clock_xlslice_1_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (22#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_xlslice_1_3' (23#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xlslice_1_3/synth/network_clock_xlslice_1_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'network_clock_clk_wiz_0_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_clk_wiz_0_0' (24#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'network_clock_proc_sys_reset_0_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_proc_sys_reset_0_0' (25#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'network_clock_proc_sys_reset_0_0' is unconnected for instance 'cpu_sys_reset' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2153]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'network_clock_proc_sys_reset_0_0' is unconnected for instance 'cpu_sys_reset' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2153]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'network_clock_proc_sys_reset_0_0' is unconnected for instance 'cpu_sys_reset' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2153]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'network_clock_proc_sys_reset_0_0' is unconnected for instance 'cpu_sys_reset' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2153]
WARNING: [Synth 8-7023] instance 'cpu_sys_reset' of module 'network_clock_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2153]
INFO: [Synth 8-6157] synthesizing module 'network_clock_rst_clk_wiz_0_100M_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_rst_clk_wiz_0_100M_0' (26#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_clock_mdm_1_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_mdm_1_0' (27#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_clock_microblaze_0_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_microblaze_0_0' (28#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'network_clock_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'network_clock_microblaze_0_0' has 126 connections declared, but only 108 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2184]
INFO: [Synth 8-6157] synthesizing module 'network_clock_microblaze_0_axi_intc_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_microblaze_0_axi_intc_0' (29#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_clock_microblaze_0_axi_periph_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:3305]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_Q0OBJU' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:418]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_Q0OBJU' (30#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:418]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1J4VCTQ' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:550]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1J4VCTQ' (31#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:550]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1CX9D3N' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:682]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1CX9D3N' (32#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:682]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_BYSJT3' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:814]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_BYSJT3' (33#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:814]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_PYXN8P' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:946]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_PYXN8P' (34#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:946]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1J6XA2L' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1078]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1J6XA2L' (35#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1078]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_IBC6PX' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4295]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_IBC6PX' (36#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4295]
INFO: [Synth 8-6157] synthesizing module 'network_clock_xbar_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_xbar_0' (37#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'network_clock_xbar_0' is unconnected for instance 'xbar' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4254]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'network_clock_xbar_0' is unconnected for instance 'xbar' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4254]
WARNING: [Synth 8-7023] instance 'xbar' of module 'network_clock_xbar_0' has 40 connections declared, but only 38 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:4254]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_microblaze_0_axi_periph_0' (38#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:3305]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_ZKT29D' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1210]
INFO: [Synth 8-6157] synthesizing module 'network_clock_dlmb_bram_if_cntlr_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_dlmb_bram_if_cntlr_0' (39#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_clock_dlmb_v10_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_dlmb_v10_0' (40#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'network_clock_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1356]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'network_clock_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1356]
INFO: [Synth 8-6157] synthesizing module 'network_clock_ilmb_bram_if_cntlr_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_ilmb_bram_if_cntlr_0' (41#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_clock_ilmb_v10_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_ilmb_v10_0' (42#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'network_clock_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1402]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'network_clock_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1402]
INFO: [Synth 8-6157] synthesizing module 'network_clock_lmb_bram_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_lmb_bram_0' (43#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'network_clock_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1427]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'network_clock_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1427]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'network_clock_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1427]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_ZKT29D' (44#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1210]
INFO: [Synth 8-6157] synthesizing module 'network_clock_microblaze_0_xlconcat_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_microblaze_0_xlconcat_0/synth/network_clock_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (45#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_microblaze_0_xlconcat_0' (46#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_microblaze_0_xlconcat_0/synth/network_clock_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'network_clock_mig_7series_0_0' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_mig_7series_0_0' (47#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ui_addn_clk_0' of module 'network_clock_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2487]
WARNING: [Synth 8-7071] port 'ui_addn_clk_1' of module 'network_clock_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2487]
WARNING: [Synth 8-7071] port 'ui_addn_clk_2' of module 'network_clock_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2487]
WARNING: [Synth 8-7071] port 'ui_addn_clk_3' of module 'network_clock_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2487]
WARNING: [Synth 8-7071] port 'ui_addn_clk_4' of module 'network_clock_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2487]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'network_clock_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2487]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'network_clock_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2487]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'network_clock_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2487]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'network_clock_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2487]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'network_clock_mig_7series_0_0' has 67 connections declared, but only 58 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2487]
INFO: [Synth 8-6157] synthesizing module 'network_clock_mii_to_rmii_0_1' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_mii_to_rmii_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_mii_to_rmii_0_1' (48#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_mii_to_rmii_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rmii2mac_col' of module 'network_clock_mii_to_rmii_0_1' is unconnected for instance 'mii_to_rmii_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2546]
WARNING: [Synth 8-7071] port 'rmii2mac_crs' of module 'network_clock_mii_to_rmii_0_1' is unconnected for instance 'mii_to_rmii_0' [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2546]
WARNING: [Synth 8-7023] instance 'mii_to_rmii_0' of module 'network_clock_mii_to_rmii_0_1' has 17 connections declared, but only 15 given [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:2546]
INFO: [Synth 8-6157] synthesizing module 'network_clock_seg7_display_0_1' [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_seg7_display_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_seg7_display_0_1' (49#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/.Xil/Vivado-41252-DESKTOP-NN01VN7/realtime/network_clock_seg7_display_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_clock' (50#1) [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/synth/network_clock.v:1445]
INFO: [Synth 8-6155] done synthesizing module 'network_clock_wrapper' (51#1) [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/hdl/network_clock_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.422 ; gain = 200.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.359 ; gain = 218.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.359 ; gain = 218.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1393.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc] for cell 'network_clock_i/mig_7series_0'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc] for cell 'network_clock_i/mig_7series_0'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_clk_wiz_0_0/network_clock_clk_wiz_0_0/network_clock_clk_wiz_0_0_in_context.xdc] for cell 'network_clock_i/clk_wiz_0'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_clk_wiz_0_0/network_clock_clk_wiz_0_0/network_clock_clk_wiz_0_0_in_context.xdc] for cell 'network_clock_i/clk_wiz_0'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_microblaze_0_0/network_clock_microblaze_0_0/network_clock_microblaze_0_0_in_context.xdc] for cell 'network_clock_i/microblaze_0'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_microblaze_0_0/network_clock_microblaze_0_0/network_clock_microblaze_0_0_in_context.xdc] for cell 'network_clock_i/microblaze_0'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_dlmb_v10_0/network_clock_dlmb_v10_0/uart_dlmb_v10_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_dlmb_v10_0/network_clock_dlmb_v10_0/uart_dlmb_v10_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_ilmb_v10_0/network_clock_ilmb_v10_0/uart_dlmb_v10_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_ilmb_v10_0/network_clock_ilmb_v10_0/uart_dlmb_v10_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_dlmb_bram_if_cntlr_0/network_clock_dlmb_bram_if_cntlr_0/network_clock_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_dlmb_bram_if_cntlr_0/network_clock_dlmb_bram_if_cntlr_0/network_clock_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_ilmb_bram_if_cntlr_0/network_clock_ilmb_bram_if_cntlr_0/network_clock_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_ilmb_bram_if_cntlr_0/network_clock_ilmb_bram_if_cntlr_0/network_clock_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_lmb_bram_0/network_clock_lmb_bram_0/network_clock_lmb_bram_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_lmb_bram_0/network_clock_lmb_bram_0/network_clock_lmb_bram_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xbar_0/network_clock_xbar_0/network_clock_xbar_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xbar_0/network_clock_xbar_0/network_clock_xbar_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_microblaze_0_axi_intc_0/network_clock_microblaze_0_axi_intc_0/network_clock_microblaze_0_axi_intc_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_microblaze_0_axi_intc_0/network_clock_microblaze_0_axi_intc_0/network_clock_microblaze_0_axi_intc_0_in_context.xdc] for cell 'network_clock_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mdm_1_0/network_clock_mdm_1_0/uart_mdm_1_0_in_context.xdc] for cell 'network_clock_i/mdm_1'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mdm_1_0/network_clock_mdm_1_0/uart_mdm_1_0_in_context.xdc] for cell 'network_clock_i/mdm_1'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_rst_clk_wiz_0_100M_0/network_clock_rst_clk_wiz_0_100M_0/uart_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'network_clock_i/fpga_sys_reset'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_rst_clk_wiz_0_100M_0/network_clock_rst_clk_wiz_0_100M_0/uart_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'network_clock_i/fpga_sys_reset'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_axi_timer_0_0/network_clock_axi_timer_0_0/uart_axi_timer_0_0_in_context.xdc] for cell 'network_clock_i/axi_timer_0'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_axi_timer_0_0/network_clock_axi_timer_0_0/uart_axi_timer_0_0_in_context.xdc] for cell 'network_clock_i/axi_timer_0'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_proc_sys_reset_0_0/network_clock_proc_sys_reset_0_0/ethernet_uart_proc_sys_reset_0_0_in_context.xdc] for cell 'network_clock_i/cpu_sys_reset'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_proc_sys_reset_0_0/network_clock_proc_sys_reset_0_0/ethernet_uart_proc_sys_reset_0_0_in_context.xdc] for cell 'network_clock_i/cpu_sys_reset'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xbar_1/network_clock_xbar_1/network_clock_xbar_1_in_context.xdc] for cell 'network_clock_i/axi_mem_interconnect/xbar'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_xbar_1/network_clock_xbar_1/network_clock_xbar_1_in_context.xdc] for cell 'network_clock_i/axi_mem_interconnect/xbar'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_auto_us_0/network_clock_auto_us_0/ethernet_uart_auto_us_2_in_context.xdc] for cell 'network_clock_i/axi_mem_interconnect/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_auto_us_0/network_clock_auto_us_0/ethernet_uart_auto_us_2_in_context.xdc] for cell 'network_clock_i/axi_mem_interconnect/s00_couplers/auto_us'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_auto_us_1/network_clock_auto_us_1/ethernet_uart_auto_us_1_in_context.xdc] for cell 'network_clock_i/axi_mem_interconnect/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_auto_us_1/network_clock_auto_us_1/ethernet_uart_auto_us_1_in_context.xdc] for cell 'network_clock_i/axi_mem_interconnect/s01_couplers/auto_us'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_auto_cc_0/network_clock_auto_cc_0/network_clock_auto_cc_0_in_context.xdc] for cell 'network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_auto_cc_0/network_clock_auto_cc_0/network_clock_auto_cc_0_in_context.xdc] for cell 'network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_axi_uartlite_0_0/network_clock_axi_uartlite_0_0/uart_axi_uartlite_0_0_in_context.xdc] for cell 'network_clock_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_axi_uartlite_0_0/network_clock_axi_uartlite_0_0/uart_axi_uartlite_0_0_in_context.xdc] for cell 'network_clock_i/axi_uartlite_0'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mii_to_rmii_0_1/network_clock_mii_to_rmii_0_1/echo_server_mii_to_rmii_0_0_in_context.xdc] for cell 'network_clock_i/mii_to_rmii_0'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mii_to_rmii_0_1/network_clock_mii_to_rmii_0_1/echo_server_mii_to_rmii_0_0_in_context.xdc] for cell 'network_clock_i/mii_to_rmii_0'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_axi_ethernet_0_0/network_clock_axi_ethernet_0_0/network_clock_axi_ethernet_0_0_in_context.xdc] for cell 'network_clock_i/axi_ethernet_0'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_axi_ethernet_0_0/network_clock_axi_ethernet_0_0/network_clock_axi_ethernet_0_0_in_context.xdc] for cell 'network_clock_i/axi_ethernet_0'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_axi_ethernet_0_fifo_0/network_clock_axi_ethernet_0_fifo_0/ethernet_uart_fifo_axi_ethernet_0_fifo_0_in_context.xdc] for cell 'network_clock_i/axi_ethernet_0_fifo'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_axi_ethernet_0_fifo_0/network_clock_axi_ethernet_0_fifo_0/ethernet_uart_fifo_axi_ethernet_0_fifo_0_in_context.xdc] for cell 'network_clock_i/axi_ethernet_0_fifo'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_axi_gpio_0_3/network_clock_axi_gpio_0_3/network_clock_axi_gpio_0_3_in_context.xdc] for cell 'network_clock_i/axi_gpio_0'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_axi_gpio_0_3/network_clock_axi_gpio_0_3/network_clock_axi_gpio_0_3_in_context.xdc] for cell 'network_clock_i/axi_gpio_0'
Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_seg7_display_0_1/network_clock_seg7_display_0_1/network_clock_seg7_display_0_1_in_context.xdc] for cell 'network_clock_i/seg7_display_0'
Finished Parsing XDC File [c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_seg7_display_0_1/network_clock_seg7_display_0_1/network_clock_seg7_display_0_1_in_context.xdc] for cell 'network_clock_i/seg7_display_0'
Parsing XDC File [C:/Data/en.525.612/Parlak_Project/hardware/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Data/en.525.612/Parlak_Project/hardware/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Data/en.525.612/Parlak_Project/hardware/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/network_clock_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/network_clock_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1429.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1429.840 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'network_clock_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1430.844 ; gain = 267.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1430.844 ; gain = 267.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0/network_clock_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_clk_wiz_0_0/network_clock_clk_wiz_0_0/network_clock_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.gen/sources_1/bd/network_clock/ip/network_clock_clk_wiz_0_0/network_clock_clk_wiz_0_0/network_clock_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/fpga_sys_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/cpu_sys_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/axi_mem_interconnect/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/axi_mem_interconnect/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/axi_mem_interconnect/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/axi_mem_interconnect/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/axi_mem_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/mii_to_rmii_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/axi_ethernet_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/axi_ethernet_0_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/char_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/char_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/char_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/char_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/char_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/char_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/char_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/char_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for network_clock_i/seg7_display_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1430.844 ; gain = 267.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1430.844 ; gain = 267.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1430.844 ; gain = 267.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.918 ; gain = 277.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1441.059 ; gain = 278.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1461.480 ; gain = 298.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.297 ; gain = 302.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.297 ; gain = 302.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.297 ; gain = 302.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.297 ; gain = 302.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.297 ; gain = 302.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.297 ; gain = 302.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |network_clock_xbar_1                  |         1|
|2     |network_clock_auto_cc_0               |         1|
|3     |network_clock_auto_us_0               |         1|
|4     |network_clock_auto_us_1               |         1|
|5     |network_clock_xbar_0                  |         1|
|6     |network_clock_axi_ethernet_0_0        |         1|
|7     |network_clock_axi_ethernet_0_fifo_0   |         1|
|8     |network_clock_axi_gpio_0_3            |         1|
|9     |network_clock_axi_timer_0_0           |         1|
|10    |network_clock_axi_uartlite_0_0        |         1|
|11    |network_clock_clk_wiz_0_0             |         1|
|12    |network_clock_proc_sys_reset_0_0      |         1|
|13    |network_clock_rst_clk_wiz_0_100M_0    |         1|
|14    |network_clock_mdm_1_0                 |         1|
|15    |network_clock_microblaze_0_0          |         1|
|16    |network_clock_microblaze_0_axi_intc_0 |         1|
|17    |network_clock_mig_7series_0_0         |         1|
|18    |network_clock_mii_to_rmii_0_1         |         1|
|19    |network_clock_seg7_display_0_1        |         1|
|20    |network_clock_dlmb_bram_if_cntlr_0    |         1|
|21    |network_clock_dlmb_v10_0              |         1|
|22    |network_clock_ilmb_bram_if_cntlr_0    |         1|
|23    |network_clock_ilmb_v10_0              |         1|
|24    |network_clock_lmb_bram_0              |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |network_clock_auto_cc               |     1|
|2     |network_clock_auto_us               |     2|
|4     |network_clock_axi_ethernet_0        |     1|
|5     |network_clock_axi_ethernet_0_fifo   |     1|
|6     |network_clock_axi_gpio_0            |     1|
|7     |network_clock_axi_timer_0           |     1|
|8     |network_clock_axi_uartlite_0        |     1|
|9     |network_clock_clk_wiz_0             |     1|
|10    |network_clock_dlmb_bram_if_cntlr    |     1|
|11    |network_clock_dlmb_v10              |     1|
|12    |network_clock_ilmb_bram_if_cntlr    |     1|
|13    |network_clock_ilmb_v10              |     1|
|14    |network_clock_lmb_bram              |     1|
|15    |network_clock_mdm_1                 |     1|
|16    |network_clock_microblaze_0          |     1|
|17    |network_clock_microblaze_0_axi_intc |     1|
|18    |network_clock_mig_7series_0         |     1|
|19    |network_clock_mii_to_rmii_0         |     1|
|20    |network_clock_proc_sys_reset_0      |     1|
|21    |network_clock_rst_clk_wiz_0_100M    |     1|
|22    |network_clock_seg7_display_0        |     1|
|23    |network_clock_xbar                  |     2|
|25    |IBUF                                |     6|
|26    |IOBUF                               |     1|
|27    |OBUF                                |    23|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.297 ; gain = 302.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1465.297 ; gain = 252.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1465.297 ; gain = 302.414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1465.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1490.562 ; gain = 327.680
INFO: [Common 17-1381] The checkpoint 'C:/Data/en.525.612/Parlak_Project/hardware/ethernet_project/ethernet_project.runs/synth_1/network_clock_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file network_clock_wrapper_utilization_synth.rpt -pb network_clock_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 15:50:02 2022...
