-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config9_s_w9_ROM_NP_BqcK is 
    generic(
             DataWidth     : integer := 75; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 52
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config9_s_w9_ROM_NP_BqcK is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "000111111111111000000000001000000111111000001111111000001111111000000111111", 1 => "000000000000010000000111111000000000000000000111111000010000000000010000000", 2 => "000000000000000111110000001000000000000111111000000111110000000000000000000", 3 => "000000010000000000000000000111111000000000000111110111111111111000001000000", 
    4 => "111111111111111000001000000000001000000000010000010000000000000000000000000", 5 => "001111111111111111111000000000010000000111111000001111111000000000001000010", 6 => "000000000111111000000000000111111000000000000111111000000111111000000000001", 7 => "111111111000000000001000000111111000000000000111111000010000000000000000000", 
    8 => "111000000000001000000000010111111000000111111000001000000000001111111111111", 9 => "111000000000000000001111111000001000000000000000000000000000000000010000000", 10 => "001000000000000000000000000000000111111111111000001000000000000000001000001", 11 => "001000000000001111111000001111111000000111111000000111111000001000000111111", 
    12 => "000000000000000000001111111000000000000000000000001000001000001000000000000", 13 => "111000000000000111111000000000000000000000001000010000001111111000000000000", 14 => "001111111000000111111000001000000111111000010000000000001000000000000000000", 15 => "001111111000001000000000001111111000000000001000001000001111111111111000000", 
    16 => "111111111111111111111000000000000000000000001000000111111111111000001000000", 17 => "111000000000001000001111111000001111111000000000001000001000010000000000001", 18 => "000111111000001000000111111000001000000000000000000111110000010000000000001", 19 => "010000001111111000001000000000000111111000000000000111111111110111111000000", 
    20 => "001000000000000000000000001000001111111000000000000000001000001000000000000", 21 => "110000000000001000000000000000001000001000001000001000000111111000000111111", 22 => "111111110000000000000000010111111000000000001000000000000000010000001000001", 23 => "000000001000001111110000001111111000000111111000001000000000000000001111111", 
    24 => "000000000000000000000111111000000111111000001000000111111000000000000000000", 25 => "111000000000000000001111111000001000001000000000000111111000001000001000000", 26 => "010000000000001000010111111000001000001000000000000111111000001000001111111", 27 => "000000001000001000000111111111111111111000000000000000001000001000001000000", 
    28 => "111000000000001000001000000111111000000000000000001111111000000000000111111", 29 => "111111110000000111111000000000010111110000000000000111111000001000000000000", 30 => "000000000000000000000000000000000000001111111000001000000111111000001000000", 31 => "111000001000000000000000000000000000000000001000000000001000001111111111111", 
    32 => "001111110000001000000000001111111000000111111000001000001000001111111000000", 33 => "000000010000000000001000001000000000001111111000010111110000001111111000000", 34 => "111000001000000000001000000111110000001000000000001111110000000000001000000", 35 => "001000000111111000000000001000000111111000001000000000000000000000000111111", 
    36 => "000111111111111111111000000111111000000111111000001000001000000000001000001", 37 => "000111111111111000000000000000000000001000001111111000000000001000001000000", 38 => "111000000111111111111111111111111000010000001000001000001000001111111000000", 39 => "111000001000000000001000010000000000001111111000001000001000001111111000010", 
    40 => "000000010000001000000000001000000000000000001111111111110111111000000000000", 41 => "110000000000000111110000000111111111111000000111111000000000001000000000000", 42 => "111000000000001000010000000111111000001111111000010111110111111000001000001", 43 => "001111111000000000000000001000000000001111111000000000010000001000001000000", 
    44 => "001111111000001111111111111000001000000000000000001000000111111000010000001", 45 => "000111111000001000001000001000001000000111111111110111111111111000001000010", 46 => "001111111000001111111000001000000000000000000111111000010111111111111000000", 47 => "001000000111111000000000001111110111111000000111110000001000001000000111111", 
    48 => "111000001000001000010000000000001000001000000000000000000000000000001111111", 49 => "001111111000000000001000001000000000000000000000000000001000001111111000000", 50 => "000000000000000000000111111111111000000000000111111000001000001000000000000", 51 => "001000000111111000000000000000000000000000001000000000000111111111111000001");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "block_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "block";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

