#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17746d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x176e2f0 .scope module, "tb" "tb" 3 90;
 .timescale -12 -12;
L_0x1772510 .functor NOT 1, L_0x17ddff0, C4<0>, C4<0>, C4<0>;
L_0x17ddd80 .functor XOR 19, L_0x17ddbb0, L_0x17ddce0, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x17ddee0 .functor XOR 19, L_0x17ddd80, L_0x17dde40, C4<0000000000000000000>, C4<0000000000000000000>;
v0x17cb3e0_0 .net *"_ivl_10", 18 0, L_0x17dde40;  1 drivers
v0x17cb4e0_0 .net *"_ivl_12", 18 0, L_0x17ddee0;  1 drivers
v0x17cb5c0_0 .net *"_ivl_2", 18 0, L_0x17ddb10;  1 drivers
v0x17cb680_0 .net *"_ivl_4", 18 0, L_0x17ddbb0;  1 drivers
v0x17cb760_0 .net *"_ivl_6", 18 0, L_0x17ddce0;  1 drivers
v0x17cb890_0 .net *"_ivl_8", 18 0, L_0x17ddd80;  1 drivers
v0x17cb970_0 .var "clk", 0 0;
v0x17cba10_0 .net "ena_dut", 3 1, L_0x17dcdc0;  1 drivers
v0x17cbad0_0 .net "ena_ref", 3 1, L_0x17dcc30;  1 drivers
v0x17cbb70_0 .net "q_dut", 15 0, v0x17caf70_0;  1 drivers
v0x17cbc10_0 .net "q_ref", 15 0, v0x17c8810_0;  1 drivers
v0x17cbce0_0 .net "reset", 0 0, v0x17c9750_0;  1 drivers
v0x17cbd80_0 .var/2u "stats1", 223 0;
v0x17cbe40_0 .var/2u "strobe", 0 0;
v0x17cbf00_0 .net "tb_match", 0 0, L_0x17ddff0;  1 drivers
v0x17cbfd0_0 .net "tb_mismatch", 0 0, L_0x1772510;  1 drivers
v0x17cc070_0 .net "wavedrom_enable", 0 0, v0x17c98f0_0;  1 drivers
v0x17cc250_0 .net "wavedrom_title", 511 0, v0x17c9990_0;  1 drivers
L_0x17ddb10 .concat [ 16 3 0 0], v0x17c8810_0, L_0x17dcc30;
L_0x17ddbb0 .concat [ 16 3 0 0], v0x17c8810_0, L_0x17dcc30;
L_0x17ddce0 .concat [ 16 3 0 0], v0x17caf70_0, L_0x17dcdc0;
L_0x17dde40 .concat [ 16 3 0 0], v0x17c8810_0, L_0x17dcc30;
L_0x17ddff0 .cmp/eeq 19, L_0x17ddb10, L_0x17ddee0;
S_0x1789600 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x176e2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "ena";
    .port_info 3 /OUTPUT 16 "q";
v0x1778800_0 .net *"_ivl_1", 11 0, L_0x17cc350;  1 drivers
v0x1772580_0 .net *"_ivl_10", 0 0, L_0x17dc680;  1 drivers
v0x1772880_0 .net *"_ivl_13", 3 0, L_0x17dc820;  1 drivers
L_0x7f5197a120a8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x1772b80_0 .net/2u *"_ivl_14", 3 0, L_0x7f5197a120a8;  1 drivers
v0x1773380_0 .net *"_ivl_16", 0 0, L_0x17dc8f0;  1 drivers
L_0x7f5197a120f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1773840_0 .net/2u *"_ivl_18", 0 0, L_0x7f5197a120f0;  1 drivers
L_0x7f5197a12018 .functor BUFT 1, C4<100110011001>, C4<0>, C4<0>, C4<0>;
v0x17c81a0_0 .net/2u *"_ivl_2", 11 0, L_0x7f5197a12018;  1 drivers
v0x17c8280_0 .net *"_ivl_4", 0 0, L_0x17dc470;  1 drivers
v0x17c8340_0 .net *"_ivl_7", 7 0, L_0x17dc5e0;  1 drivers
L_0x7f5197a12060 .functor BUFT 1, C4<10011001>, C4<0>, C4<0>, C4<0>;
v0x17c84b0_0 .net/2u *"_ivl_8", 7 0, L_0x7f5197a12060;  1 drivers
v0x17c8590_0 .net "clk", 0 0, v0x17cb970_0;  1 drivers
v0x17c8650_0 .net "ena", 3 1, L_0x17dcc30;  alias, 1 drivers
v0x17c8730_0 .net "enable", 3 0, L_0x17dca50;  1 drivers
v0x17c8810_0 .var "q", 15 0;
v0x17c88f0_0 .net "reset", 0 0, v0x17c9750_0;  alias, 1 drivers
E_0x1786ec0 .event posedge, v0x17c8590_0;
L_0x17cc350 .part v0x17c8810_0, 0, 12;
L_0x17dc470 .cmp/eq 12, L_0x17cc350, L_0x7f5197a12018;
L_0x17dc5e0 .part v0x17c8810_0, 0, 8;
L_0x17dc680 .cmp/eq 8, L_0x17dc5e0, L_0x7f5197a12060;
L_0x17dc820 .part v0x17c8810_0, 0, 4;
L_0x17dc8f0 .cmp/eq 4, L_0x17dc820, L_0x7f5197a120a8;
L_0x17dca50 .concat [ 1 1 1 1], L_0x7f5197a120f0, L_0x17dc8f0, L_0x17dc680, L_0x17dc470;
L_0x17dcc30 .part L_0x17dca50, 1, 3;
S_0x17897e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 13, 3 13 0, S_0x1789600;
 .timescale -12 -12;
v0x1778390_0 .var/2s "i", 31 0;
S_0x17c8a30 .scope module, "stim1" "stimulus_gen" 3 129, 3 23 0, S_0x176e2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
    .port_info 4 /INPUT 1 "tb_match";
v0x17c96b0_0 .net "clk", 0 0, v0x17cb970_0;  alias, 1 drivers
v0x17c9750_0 .var "reset", 0 0;
v0x17c9820_0 .net "tb_match", 0 0, L_0x17ddff0;  alias, 1 drivers
v0x17c98f0_0 .var "wavedrom_enable", 0 0;
v0x17c9990_0 .var "wavedrom_title", 511 0;
E_0x17860e0/0 .event negedge, v0x17c8590_0;
E_0x17860e0/1 .event posedge, v0x17c8590_0;
E_0x17860e0 .event/or E_0x17860e0/0, E_0x17860e0/1;
S_0x17c8cb0 .scope task, "reset_test" "reset_test" 3 31, 3 31 0, S_0x17c8a30;
 .timescale -12 -12;
v0x17c8ef0_0 .var/2u "arfail", 0 0;
v0x17c8fd0_0 .var "async", 0 0;
v0x17c9090_0 .var/2u "datafail", 0 0;
v0x17c9130_0 .var/2u "srfail", 0 0;
E_0x1785850 .event negedge, v0x17c8590_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1786ec0;
    %wait E_0x1786ec0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17c9750_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1786ec0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1785850;
    %load/vec4 v0x17c9820_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17c9090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17c9750_0, 0;
    %wait E_0x1786ec0;
    %load/vec4 v0x17c9820_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17c8ef0_0, 0, 1;
    %wait E_0x1786ec0;
    %load/vec4 v0x17c9820_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17c9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17c9750_0, 0;
    %load/vec4 v0x17c9130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 45 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x17c8ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x17c8fd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x17c9090_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x17c8fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 47 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x17c91f0 .scope task, "wavedrom_start" "wavedrom_start" 3 58, 3 58 0, S_0x17c8a30;
 .timescale -12 -12;
v0x17c93f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17c94d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 61, 3 61 0, S_0x17c8a30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17c9b40 .scope module, "top_module1" "top_module" 3 139, 4 1 0, S_0x176e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "ena";
    .port_info 3 /OUTPUT 16 "q";
L_0x17727b0 .functor BUFZ 1, L_0x17dd0e0, C4<0>, C4<0>, C4<0>;
L_0x1772a70 .functor BUFZ 1, L_0x1773730, C4<0>, C4<0>, C4<0>;
L_0x1773230 .functor BUFZ 1, L_0x1791f50, C4<0>, C4<0>, C4<0>;
L_0x1773730 .functor AND 1, L_0x17dd340, L_0x17dd0e0, C4<1>, C4<1>;
L_0x1791f50 .functor AND 1, L_0x17dd6c0, L_0x1773730, C4<1>, C4<1>;
L_0x17a5050 .functor AND 1, L_0x17dd940, L_0x1791f50, C4<1>, C4<1>;
v0x17c9e00_0 .net *"_ivl_12", 0 0, L_0x1773230;  1 drivers
v0x17c9f00_0 .net *"_ivl_14", 3 0, L_0x17dcfa0;  1 drivers
L_0x7f5197a12138 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x17c9fe0_0 .net/2u *"_ivl_15", 3 0, L_0x7f5197a12138;  1 drivers
v0x17ca0d0_0 .net *"_ivl_20", 3 0, L_0x17dd270;  1 drivers
L_0x7f5197a12180 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x17ca1b0_0 .net/2u *"_ivl_21", 3 0, L_0x7f5197a12180;  1 drivers
v0x17ca2e0_0 .net *"_ivl_23", 0 0, L_0x17dd340;  1 drivers
v0x17ca3a0_0 .net *"_ivl_28", 3 0, L_0x17dd550;  1 drivers
L_0x7f5197a121c8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x17ca480_0 .net/2u *"_ivl_29", 3 0, L_0x7f5197a121c8;  1 drivers
v0x17ca560_0 .net *"_ivl_3", 0 0, L_0x17727b0;  1 drivers
v0x17ca6d0_0 .net *"_ivl_31", 0 0, L_0x17dd6c0;  1 drivers
v0x17ca790_0 .net *"_ivl_36", 3 0, L_0x17dd850;  1 drivers
L_0x7f5197a12210 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x17ca870_0 .net/2u *"_ivl_37", 3 0, L_0x7f5197a12210;  1 drivers
v0x17ca950_0 .net *"_ivl_39", 0 0, L_0x17dd940;  1 drivers
v0x17caa10_0 .net *"_ivl_7", 0 0, L_0x1772a70;  1 drivers
v0x17caaf0_0 .net "carry0", 0 0, L_0x17dd0e0;  1 drivers
v0x17cabb0_0 .net "carry1", 0 0, L_0x1773730;  1 drivers
v0x17cac70_0 .net "carry2", 0 0, L_0x1791f50;  1 drivers
v0x17cad30_0 .net "carry3", 0 0, L_0x17a5050;  1 drivers
v0x17cadf0_0 .net "clk", 0 0, v0x17cb970_0;  alias, 1 drivers
v0x17cae90_0 .net "ena", 3 1, L_0x17dcdc0;  alias, 1 drivers
v0x17caf70_0 .var "q", 15 0;
v0x17cb050_0 .net "reset", 0 0, v0x17c9750_0;  alias, 1 drivers
E_0x176a9f0 .event posedge, v0x17c88f0_0, v0x17c8590_0;
L_0x17dcdc0 .concat8 [ 1 1 1 0], L_0x17727b0, L_0x1772a70, L_0x1773230;
L_0x17dcfa0 .part v0x17caf70_0, 0, 4;
L_0x17dd0e0 .cmp/eq 4, L_0x17dcfa0, L_0x7f5197a12138;
L_0x17dd270 .part v0x17caf70_0, 4, 4;
L_0x17dd340 .cmp/eq 4, L_0x17dd270, L_0x7f5197a12180;
L_0x17dd550 .part v0x17caf70_0, 8, 4;
L_0x17dd6c0 .cmp/eq 4, L_0x17dd550, L_0x7f5197a121c8;
L_0x17dd850 .part v0x17caf70_0, 12, 4;
L_0x17dd940 .cmp/eq 4, L_0x17dd850, L_0x7f5197a12210;
S_0x17cb1c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 147, 3 147 0, S_0x176e2f0;
 .timescale -12 -12;
E_0x17aa9f0 .event anyedge, v0x17cbe40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17cbe40_0;
    %nor/r;
    %assign/vec4 v0x17cbe40_0, 0;
    %wait E_0x17aa9f0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17c8a30;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17c9750_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x17c8fd0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x17c8cb0;
    %join;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1786ec0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_0x1785850;
    %pushi/vec4 12, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1786ec0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %wait E_0x1785850;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17c94d0;
    %join;
    %pushi/vec4 71, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1786ec0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %wait E_0x1785850;
    %pushi/vec4 16, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1786ec0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %wait E_0x1785850;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17c94d0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17860e0;
    %vpi_func 3 81 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x17c9750_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 19590, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1786ec0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17c9750_0, 0;
    %pushi/vec4 5, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1786ec0;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 85 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1789600;
T_5 ;
    %wait E_0x1786ec0;
    %fork t_1, S_0x17897e0;
    %jmp t_0;
    .scope S_0x17897e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1778390_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1778390_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x17c88f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.5, 8;
    %load/vec4 v0x17c8810_0;
    %load/vec4 v0x1778390_0;
    %muli 4, 0, 32;
    %part/s 4;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.6, 4;
    %load/vec4 v0x17c8730_0;
    %load/vec4 v0x1778390_0;
    %part/s 1;
    %and;
T_5.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.5;
    %jmp/0xz  T_5.3, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1778390_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x17c8810_0, 4, 5;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x17c8730_0;
    %load/vec4 v0x1778390_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x17c8810_0;
    %load/vec4 v0x1778390_0;
    %muli 4, 0, 32;
    %part/s 4;
    %addi 1, 0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1778390_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x17c8810_0, 4, 5;
T_5.7 ;
T_5.4 ;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1778390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1778390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1789600;
t_0 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17c9b40;
T_6 ;
    %wait E_0x176a9f0;
    %load/vec4 v0x17cb050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x17caf70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x17caaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x17caf70_0, 4, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x17caf70_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x17caf70_0, 4, 5;
T_6.3 ;
    %load/vec4 v0x17cabb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x17caf70_0, 4, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x17caaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x17caf70_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x17caf70_0, 4, 5;
T_6.6 ;
T_6.5 ;
    %load/vec4 v0x17cac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x17caf70_0, 4, 5;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x17cabb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x17caf70_0;
    %parti/s 4, 8, 5;
    %addi 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x17caf70_0, 4, 5;
T_6.10 ;
T_6.9 ;
    %load/vec4 v0x17cad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x17caf70_0, 4, 5;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x17cac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x17caf70_0;
    %parti/s 4, 12, 5;
    %addi 1, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x17caf70_0, 4, 5;
T_6.14 ;
T_6.13 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x176e2f0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cb970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cbe40_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x176e2f0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x17cb970_0;
    %inv;
    %store/vec4 v0x17cb970_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x176e2f0;
T_9 ;
    %vpi_call/w 3 121 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 122 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17c96b0_0, v0x17cbfd0_0, v0x17cb970_0, v0x17cbce0_0, v0x17cbad0_0, v0x17cba10_0, v0x17cbc10_0, v0x17cbb70_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x176e2f0;
T_10 ;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 157 "$display", "Hint: Output '%s' has no mismatches.", "ena" {0 0 0};
T_10.1 ;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.3 ;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 161 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 162 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x176e2f0;
T_11 ;
    %wait E_0x17860e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cbd80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cbd80_0, 4, 32;
    %load/vec4 v0x17cbf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cbd80_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cbd80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cbd80_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x17cbad0_0;
    %load/vec4 v0x17cbad0_0;
    %load/vec4 v0x17cba10_0;
    %xor;
    %load/vec4 v0x17cbad0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cbd80_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cbd80_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x17cbc10_0;
    %load/vec4 v0x17cbc10_0;
    %load/vec4 v0x17cbb70_0;
    %xor;
    %load/vec4 v0x17cbc10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cbd80_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x17cbd80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cbd80_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/countbcd/countbcd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/countbcd/iter0/response21/top_module.sv";
