
*** Running vivado
    with args -log AU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AU.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source AU.tcl -notrace
Command: synth_design -top AU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20608 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 435.188 ; gain = 96.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AU' [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:42]
INFO: [Synth 8-3491] module 'Adder_Subtractor' declared at 'C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/imports/sim_1/Adder_Subtractor.vhd:5' bound to instance 'adder_sub' of component 'Adder_Subtractor' [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Adder_Subtractor' [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/imports/sim_1/Adder_Subtractor.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Adder_Subtractor' (1#1) [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/imports/sim_1/Adder_Subtractor.vhd:15]
INFO: [Synth 8-3491] module 'Mul_8bit_optimized' declared at 'C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/Optimized multiplier/Mul_8bit.vhd:6' bound to instance 'Multiplier' of component 'Mul_8bit_optimized' [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Mul_8bit_optimized' [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/Optimized multiplier/Mul_8bit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Mul_8bit_optimized' (2#1) [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/Optimized multiplier/Mul_8bit.vhd:15]
WARNING: [Synth 8-614] signal 'res_add' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:104]
WARNING: [Synth 8-614] signal 'ov_flow_add' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:104]
WARNING: [Synth 8-614] signal 'zero_add' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:104]
WARNING: [Synth 8-614] signal 'res_mul' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:104]
WARNING: [Synth 8-614] signal 'ov_flow_mul' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:104]
WARNING: [Synth 8-614] signal 'zero_mul' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'AU' (3#1) [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:42]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.680 ; gain = 151.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.680 ; gain = 151.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.680 ; gain = 151.324
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:106]
WARNING: [Synth 8-327] inferring latch for variable 'flags_reg' [C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.srcs/sources_1/new/AU.vhd:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.680 ; gain = 151.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AU 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Adder_Subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\flags_reg[2] )
WARNING: [Synth 8-3332] Sequential element (flags_reg[2]) is unused and will be removed from module AU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 625.328 ; gain = 286.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 625.328 ; gain = 286.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 625.328 ; gain = 286.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 625.328 ; gain = 286.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 625.328 ; gain = 286.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 625.328 ; gain = 286.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 625.328 ; gain = 286.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 625.328 ; gain = 286.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 625.328 ; gain = 286.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT2   |    10|
|3     |LUT4   |     3|
|4     |LUT5   |     5|
|5     |LUT6   |     5|
|6     |LD     |    10|
|7     |IBUF   |    18|
|8     |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------------+------+
|      |Instance    |Module           |Cells |
+------+------------+-----------------+------+
|1     |top         |                 |    64|
|2     |  adder_sub |Adder_Subtractor |    25|
+------+------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 625.328 ; gain = 286.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 625.328 ; gain = 286.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 625.328 ; gain = 286.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 727.113 ; gain = 401.219
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/COD/nano_p/nano_processor/nano_processor.runs/synth_1/AU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AU_utilization_synth.rpt -pb AU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 727.113 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 17 20:12:03 2025...
