{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@10.6.7.95 " "Can't contact license server \"27800@10.6.7.95\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1554384562436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554384562471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554384562471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 08:29:12 2019 " "Processing started: Thu Apr 04 08:29:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554384562471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554384562471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_sync -c vga_sync " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_sync -c vga_sync" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554384562471 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554384562895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbolita_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlbolita_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlBolita_tb-testbench2 " "Found design unit 1: controlBolita_tb-testbench2" {  } { { "controlBolita_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlBolita_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563427 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlBolita_tb " "Found entity 1: controlBolita_tb" {  } { { "controlBolita_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlBolita_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563427 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \";\", or \":=\", or \"bus\", or \"register\" vga_sync_tb.vhd(39) " "VHDL syntax error at vga_sync_tb.vhd(39) near text \"BEGIN\";  expecting \";\", or \":=\", or \"bus\", or \"register\"" {  } { { "vga_sync_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync_tb.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vga_sync_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_syncARCH " "Found design unit 1: vga_sync-vga_syncARCH" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vertical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vertical-ARCH " "Found design unit 1: vertical-ARCH" {  } { { "vertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""} { "Info" "ISGN_ENTITY_NAME" "1 vertical " "Found entity 1: vertical" {  } { { "vertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file horizontal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 horizontal-ARCH " "Found design unit 1: horizontal-ARCH" {  } { { "horizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""} { "Info" "ISGN_ENTITY_NAME" "1 horizontal " "Found entity 1: horizontal" {  } { { "horizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contv-contvArch " "Found design unit 1: contv-contvArch" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563459 ""} { "Info" "ISGN_ENTITY_NAME" "1 contv " "Found entity 1: contv" {  } { { "contv.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlvertical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlvertical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlvertical-oneHot " "Found design unit 1: controlvertical-oneHot" {  } { { "controlvertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563465 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlvertical " "Found entity 1: controlvertical" {  } { { "controlvertical.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlhorizontal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlhorizontal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlhorizontal-oneHot " "Found design unit 1: controlhorizontal-oneHot" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlhorizontal.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563465 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlhorizontal " "Found entity 1: controlhorizontal" {  } { { "controlhorizontal.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlhorizontal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldibujo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controldibujo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlDibujo_tb-testbench1 " "Found design unit 1: controlDibujo_tb-testbench1" {  } { { "controlDibujo_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563465 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlDibujo_tb " "Found entity 1: controlDibujo_tb" {  } { { "controlDibujo_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldibujo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controldibujo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlDibujo-controlDibujoARCH " "Found design unit 1: controlDibujo-controlDibujoARCH" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563481 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlDibujo " "Found entity 1: controlDibujo" {  } { { "controlDibujo.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbolita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlbolita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlBolita-bola " "Found design unit 1: ControlBolita-bola" {  } { { "ControlBolita.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBolita.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlBolita " "Found entity 1: ControlBolita" {  } { { "ControlBolita.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBolita.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbarrar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlbarrar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlBarraR-bar " "Found design unit 1: ControlBarraR-bar" {  } { { "ControlBarraR.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBarraR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlBarraR " "Found entity 1: ControlBarraR" {  } { { "ControlBarraR.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBarraR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbarral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlbarral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlBarraL-bar " "Found design unit 1: ControlBarraL-bar" {  } { { "ControlBarraL.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBarraL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563496 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlBarraL " "Found entity 1: ControlBarraL" {  } { { "ControlBarraL.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBarraL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conth-conthArch " "Found design unit 1: conth-conthArch" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563496 ""} { "Info" "ISGN_ENTITY_NAME" "1 conth " "Found entity 1: conth" {  } { { "conth.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont-contArch " "Found design unit 1: cont-contArch" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563496 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_sseg-behaviour " "Found design unit 1: bin_to_sseg-behaviour" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/bin_to_sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563512 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_sseg " "Found entity 1: bin_to_sseg" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/bin_to_sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbarrar_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlbarrar_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlBarraR_tb-testbench2 " "Found design unit 1: controlBarraR_tb-testbench2" {  } { { "controlBarraR_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlBarraR_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563512 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlBarraR_tb " "Found entity 1: controlBarraR_tb" {  } { { "controlBarraR_tb.vhd" "" { Text "C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlBarraR_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554384563512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554384563512 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554384563659 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 04 08:29:23 2019 " "Processing ended: Thu Apr 04 08:29:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554384563659 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554384563659 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554384563659 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554384563659 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554384564329 ""}
