INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/led_twinkle/led_twinkle.srcs/sim_1/new/tb_led_twinkle2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_led_twinkle2
