{
  "Top": "mixer",
  "RtlTop": "mixer",
  "RtlPrefix": "",
  "RtlSubPrefix": "mixer_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "voice_in0": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "voice_in0",
          "usage": "data",
          "direction": "in"
        }]
    },
    "voice_in1": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "voice_in1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "voice_in2": {
      "index": "2",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "voice_in2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "voice_in3": {
      "index": "3",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "voice_in3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "drive": {
      "index": "4",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "drive",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mix_out": {
      "index": "5",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "mix_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "mix_out_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mixer"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "2",
    "IsCombinational": "0",
    "II": "18 ~ 53",
    "Latency": "17"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mixer",
    "Version": "1.0",
    "DisplayName": "Mixer",
    "Revision": "2114093225",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mixer_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/mixer.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mixer_control_s_axi.vhd",
      "impl\/vhdl\/mixer_dadd_64ns_64ns_64_4_full_dsp_1.vhd",
      "impl\/vhdl\/mixer_exp_generic_double_s.vhd",
      "impl\/vhdl\/mixer_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.vhd",
      "impl\/vhdl\/mixer_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.vhd",
      "impl\/vhdl\/mixer_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.vhd",
      "impl\/vhdl\/mixer_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/mixer_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/mixer_fdiv_32ns_32ns_32_8_no_dsp_1.vhd",
      "impl\/vhdl\/mixer_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/mixer_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/mixer_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/mixer_generic_tanh_float_s.vhd",
      "impl\/vhdl\/mixer_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/mixer_mul_13s_71s_71_1_1.vhd",
      "impl\/vhdl\/mixer_mul_43ns_36ns_79_1_1.vhd",
      "impl\/vhdl\/mixer_mul_49ns_44ns_93_1_1.vhd",
      "impl\/vhdl\/mixer_mul_50ns_50ns_100_1_1.vhd",
      "impl\/vhdl\/mixer_sparsemux_9_3_64_1_1.vhd",
      "impl\/vhdl\/mixer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mixer_control_s_axi.v",
      "impl\/verilog\/mixer_dadd_64ns_64ns_64_4_full_dsp_1.v",
      "impl\/verilog\/mixer_exp_generic_double_s.v",
      "impl\/verilog\/mixer_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.dat",
      "impl\/verilog\/mixer_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.v",
      "impl\/verilog\/mixer_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.dat",
      "impl\/verilog\/mixer_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.v",
      "impl\/verilog\/mixer_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.dat",
      "impl\/verilog\/mixer_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.v",
      "impl\/verilog\/mixer_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/mixer_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/mixer_fdiv_32ns_32ns_32_8_no_dsp_1.v",
      "impl\/verilog\/mixer_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/mixer_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/mixer_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/mixer_generic_tanh_float_s.v",
      "impl\/verilog\/mixer_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/mixer_mul_13s_71s_71_1_1.v",
      "impl\/verilog\/mixer_mul_43ns_36ns_79_1_1.v",
      "impl\/verilog\/mixer_mul_49ns_44ns_93_1_1.v",
      "impl\/verilog\/mixer_mul_50ns_50ns_100_1_1.v",
      "impl\/verilog\/mixer_sparsemux_9_3_64_1_1.v",
      "impl\/verilog\/mixer.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mixer_v1_0\/data\/mixer.mdd",
      "impl\/misc\/drivers\/mixer_v1_0\/data\/mixer.tcl",
      "impl\/misc\/drivers\/mixer_v1_0\/data\/mixer.yaml",
      "impl\/misc\/drivers\/mixer_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/mixer_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mixer_v1_0\/src\/xmixer.c",
      "impl\/misc\/drivers\/mixer_v1_0\/src\/xmixer.h",
      "impl\/misc\/drivers\/mixer_v1_0\/src\/xmixer_hw.h",
      "impl\/misc\/drivers\/mixer_v1_0\/src\/xmixer_linux.c",
      "impl\/misc\/drivers\/mixer_v1_0\/src\/xmixer_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mixer_dadd_64ns_64ns_64_4_full_dsp_1_ip.tcl",
      "impl\/misc\/mixer_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/mixer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/mixer_fdiv_32ns_32ns_32_8_no_dsp_1_ip.tcl",
      "impl\/misc\/mixer_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/mixer_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/mixer_fptrunc_64ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mixer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "mixer_dadd_64ns_64ns_64_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name mixer_dadd_64ns_64ns_64_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mixer_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mixer_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mixer_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name mixer_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mixer_fdiv_32ns_32ns_32_8_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mixer_fdiv_32ns_32ns_32_8_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mixer_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mixer_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mixer_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name mixer_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mixer_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mixer_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "voice_in0",
          "access": "W",
          "description": "Data signal of voice_in0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "voice_in0",
              "access": "W",
              "description": "Bit 31 to 0 of voice_in0"
            }]
        },
        {
          "offset": "0x18",
          "name": "voice_in1",
          "access": "W",
          "description": "Data signal of voice_in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "voice_in1",
              "access": "W",
              "description": "Bit 31 to 0 of voice_in1"
            }]
        },
        {
          "offset": "0x20",
          "name": "voice_in2",
          "access": "W",
          "description": "Data signal of voice_in2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "voice_in2",
              "access": "W",
              "description": "Bit 31 to 0 of voice_in2"
            }]
        },
        {
          "offset": "0x28",
          "name": "voice_in3",
          "access": "W",
          "description": "Data signal of voice_in3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "voice_in3",
              "access": "W",
              "description": "Bit 31 to 0 of voice_in3"
            }]
        },
        {
          "offset": "0x30",
          "name": "drive",
          "access": "W",
          "description": "Data signal of drive",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "drive",
              "access": "W",
              "description": "Bit 31 to 0 of drive"
            }]
        },
        {
          "offset": "0x38",
          "name": "mix_out",
          "access": "R",
          "description": "Data signal of mix_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mix_out",
              "access": "R",
              "description": "Bit 31 to 0 of mix_out"
            }]
        },
        {
          "offset": "0x3c",
          "name": "mix_out_ctrl",
          "access": "R",
          "description": "Control signal of mix_out",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "mix_out_ap_vld",
              "access": "R",
              "description": "Control signal mix_out_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "voice_in0"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "voice_in1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "voice_in2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "voice_in3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "drive"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "mix_out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mixer",
      "BindInstances": "faddfsub_32ns_32ns_32_4_full_dsp_1_U30 faddfsub_32ns_32ns_32_4_full_dsp_1_U30 faddfsub_32ns_32ns_32_4_full_dsp_1_U30 faddfsub_32ns_32ns_32_4_full_dsp_1_U30 faddfsub_32ns_32ns_32_4_full_dsp_1_U30 fmul_32ns_32ns_32_2_max_dsp_1_U31 control_s_axi_U",
      "Instances": [{
          "ModuleName": "generic_tanh_float_s",
          "InstanceName": "grp_generic_tanh_float_s_fu_95",
          "BindInstances": "icmp_ln36_fu_186_p2 icmp_ln45_fu_192_p2 icmp_ln46_fu_198_p2 icmp_ln46_1_fu_204_p2 and_ln46_fu_210_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U22 icmp_ln54_fu_222_p2 x_3_fu_239_p3 icmp_ln9_fu_261_p2 icmp_ln10_fu_267_p2 fpext_32ns_64_2_no_dsp_1_U21 dadd_64ns_64ns_64_4_full_dsp_1_U23 fptrunc_64ns_32_2_no_dsp_1_U20 fdiv_32ns_32ns_32_8_no_dsp_1_U19 xor_ln66_fu_326_p2 fdiv_32ns_32ns_32_8_no_dsp_1_U19 icmp_ln38_fu_216_p2 select_ln38_fu_349_p3 xor_ln83_fu_285_p2 select_ln79_fu_307_p3",
          "Instances": [{
              "ModuleName": "exp_generic_double_s",
              "InstanceName": "grp_exp_generic_double_s_fu_89",
              "BindInstances": "icmp_ln18_fu_308_p2 icmp_ln18_1_fu_314_p2 xor_ln182_fu_824_p2 and_ln182_1_fu_829_p2 and_ln182_fu_834_p2 xor_ln18_fu_839_p2 and_ln18_fu_844_p2 select_ln18_fu_849_p3 or_ln185_fu_857_p2 retval_1_fu_1081_p2 m_exp_fu_324_p2 e_frac_1_fu_342_p2 e_frac_3_fu_348_p3 sub_ln229_fu_376_p2 select_ln229_fu_386_p3 ashr_ln229_fu_402_p2 shl_ln229_fu_408_p2 m_fix_fu_414_p3 shl_ln230_fu_475_p2 ashr_ln230_fu_480_p2 mac_muladd_16s_15ns_19s_31_4_1_U6 mac_muladd_16s_15ns_19s_31_4_1_U6 icmp_ln243_fu_535_p2 add_ln243_1_fu_541_p2 select_ln243_fu_547_p3 r_exp_fu_555_p3 mul_13s_71s_71_1_1_U1 sub_ln255_fu_585_p2 exp_Z4_m_1_fu_659_p2 mul_43ns_36ns_79_1_1_U2 add_ln126_fu_708_p2 exp_Z2P_m_1_fu_717_p2 mul_49ns_44ns_93_1_1_U3 add_ln145_fu_779_p2 exp_Z1P_m_1_l_fu_788_p2 add_ln297_fu_871_p2 mul_50ns_50ns_100_1_1_U4 add_ln297_1_fu_887_p2 r_exp_1_fu_901_p2 r_exp_2_fu_906_p3 icmp_ln309_fu_458_p2 icmp_ln309_1_fu_923_p2 select_ln230_fu_485_p3 icmp_ln309_2_fu_500_p2 or_ln309_fu_929_p2 retval_1_fu_1081_p4 icmp_ln326_fu_941_p2 out_exp_fu_951_p2 select_ln303_fu_977_p3 and_ln309_fu_999_p2 xor_ln309_fu_1004_p2 and_ln309_1_fu_1009_p2 or_ln309_1_fu_1015_p2 xor_ln18_1_fu_1021_p2 and_ln309_2_fu_1026_p2 xor_ln309_1_fu_1032_p2 and_ln309_3_fu_1038_p2 or_ln309_2_fu_1043_p2 xor_ln309_2_fu_1048_p2 or_ln309_3_fu_1054_p2 and_ln309_4_fu_1060_p2 and_ln309_5_fu_1066_p2 sparsemux_9_3_64_1_1_U5 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U"
            }]
        }]
    },
    "Info": {
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mixer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "1",
          "PipelineDepth": "10",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.00",
          "Estimate": "16.615"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "29",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "13",
          "FF": "1423",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2597",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_tanh_float_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "19",
          "LatencyWorst": "37",
          "PipelineIIMin": "2",
          "PipelineIIMax": "37",
          "PipelineII": "2 ~ 37",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.00",
          "Estimate": "18.610"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "32",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "2340",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4577",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mixer": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "34",
          "LatencyWorst": "52",
          "PipelineIIMin": "18",
          "PipelineIIMax": "53",
          "PipelineII": "18 ~ 53",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.00",
          "Estimate": "18.610"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "37",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "16",
          "FF": "3136",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "5910",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-21 18:05:39 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
