[2025-09-18 08:50:46] START suite=qualcomm_srv trace=srv501_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv501_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3340917 heartbeat IPC: 2.993 cumulative IPC: 2.993 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6148784 heartbeat IPC: 3.561 cumulative IPC: 3.253 (Simulation time: 00 hr 01 min 22 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6148784 cumulative IPC: 3.253 (Simulation time: 00 hr 01 min 22 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6148784 cumulative IPC: 3.253 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 12000500 heartbeat IPC: 1.709 cumulative IPC: 1.709 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 17993236 heartbeat IPC: 1.669 cumulative IPC: 1.689 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 23658187 heartbeat IPC: 1.765 cumulative IPC: 1.713 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 29318498 heartbeat IPC: 1.767 cumulative IPC: 1.726 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 35014313 heartbeat IPC: 1.756 cumulative IPC: 1.732 (Simulation time: 00 hr 06 min 12 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 40681078 heartbeat IPC: 1.765 cumulative IPC: 1.738 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 46492440 heartbeat IPC: 1.721 cumulative IPC: 1.735 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 52188129 heartbeat IPC: 1.756 cumulative IPC: 1.738 (Simulation time: 00 hr 09 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv501_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000025 cycles: 58022926 heartbeat IPC: 1.714 cumulative IPC: 1.735 (Simulation time: 00 hr 10 min 02 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 57468595 cumulative IPC: 1.74 (Simulation time: 00 hr 10 min 59 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 57468595 cumulative IPC: 1.74 (Simulation time: 00 hr 10 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv501_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74 instructions: 100000002 cycles: 57468595
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.355 Average ROB Occupancy at Mispredict: 86.24
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00111
BRANCH_INDIRECT: 0.00687
BRANCH_CONDITIONAL: 5.341
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0.00187
BRANCH_RETURN: 0.00162


====Backend Stall Breakdown====
ROB_STALL: 850838
LQ_STALL: 24
SQ_STALL: 1206339


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 162.658
REPLAY_LOAD: 95.952095
NON_REPLAY_LOAD: 11.299307

== Total ==
ADDR_TRANS: 206413
REPLAY_LOAD: 144216
NON_REPLAY_LOAD: 500209

== Counts ==
ADDR_TRANS: 1269
REPLAY_LOAD: 1503
NON_REPLAY_LOAD: 44269

cpu0->cpu0_STLB TOTAL        ACCESS:     954542 HIT:     911221 MISS:      43321 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     954542 HIT:     911221 MISS:      43321 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 222.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     849430 HIT:     441939 MISS:     407491 MSHR_MERGE:      76928
cpu0->cpu0_L2C LOAD         ACCESS:     495841 HIT:     321207 MISS:     174634 MSHR_MERGE:      19742
cpu0->cpu0_L2C RFO          ACCESS:      59432 HIT:       5922 MISS:      53510 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     112228 HIT:      13741 MISS:      98487 MSHR_MERGE:      57186
cpu0->cpu0_L2C WRITE        ACCESS:      84400 HIT:      83915 MISS:        485 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97529 HIT:      17154 MISS:      80375 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      98490 ISSUED:      98164 USEFUL:      20505 USELESS:       2300
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15016560 HIT:   14563470 MISS:     453090 MSHR_MERGE:     141462
cpu0->cpu0_L1I LOAD         ACCESS:   15016560 HIT:   14563470 MISS:     453090 MSHR_MERGE:     141462
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.25 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27609719 HIT:   26787858 MISS:     821861 MSHR_MERGE:     466319
cpu0->cpu0_L1D LOAD         ACCESS:   14903372 HIT:   14530818 MISS:     372554 MSHR_MERGE:     188341
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     591419 HIT:     553066 MISS:      38353 MSHR_MERGE:      23986
cpu0->cpu0_L1D WRITE        ACCESS:   12010854 HIT:   11697756 MISS:     313098 MSHR_MERGE:     253665
cpu0->cpu0_L1D TRANSLATION  ACCESS:     104074 HIT:       6218 MISS:      97856 MSHR_MERGE:        327
cpu0->cpu0_L1D PREFETCH REQUESTED:    3424494 ISSUED:     591411 USEFUL:       2225 USELESS:       1429
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12820327 HIT:   12707576 MISS:     112751 MSHR_MERGE:      64551
cpu0->cpu0_ITLB LOAD         ACCESS:   12820327 HIT:   12707576 MISS:     112751 MSHR_MERGE:      64551
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.66 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24922148 HIT:   23595413 MISS:    1326735 MSHR_MERGE:     420393
cpu0->cpu0_DTLB LOAD         ACCESS:   24922148 HIT:   23595413 MISS:    1326735 MSHR_MERGE:     420393
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.11 cycles
cpu0->LLC TOTAL        ACCESS:     404078 HIT:     172285 MISS:     231793 MSHR_MERGE:      11458
cpu0->LLC LOAD         ACCESS:     154892 HIT:      45616 MISS:     109276 MSHR_MERGE:       1780
cpu0->LLC RFO          ACCESS:      53510 HIT:      16056 MISS:      37454 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41301 HIT:       6712 MISS:      34589 MSHR_MERGE:       9678
cpu0->LLC WRITE        ACCESS:      74000 HIT:      73781 MISS:        219 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80375 HIT:      30120 MISS:      50255 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.24 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5718
  ROW_BUFFER_MISS:     214371
  AVG DBUS CONGESTED CYCLE: 6.272
Channel 0 WQ ROW_BUFFER_HIT:       9707
  ROW_BUFFER_MISS:      40952
  FULL:          0
Channel 0 REFRESHES ISSUED:       4789

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1039874        11182         7444        25525
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          210          405         3027         7475
  STLB miss resolved @ L2C                0          501         2445         5490        22021
  STLB miss resolved @ LLC                0          817         4192         5856        25154
  STLB miss resolved @ MEM                0         1174         7942        17570        46056

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              29072         2263        56500         3148         1210
---------------------------------------------------------------
  STLB miss resolved @ L1D               39            6           74          665          367
  STLB miss resolved @ L2C               23           40           38          196           67
  STLB miss resolved @ LLC               64           31          154         2061          519
  STLB miss resolved @ MEM               28            9           95         1180          701
[2025-09-18 09:01:46] END   suite=qualcomm_srv trace=srv501_ap (rc=0)
