

================================================================
== Vitis HLS Report for 'encryfinal_Pipeline_VITIS_LOOP_64_1'
================================================================
* Date:           Thu Feb  6 20:26:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encryptionfinale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     42|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|     96|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln64_1_fu_105_p2  |         +|   0|  0|  13|           5|           2|
    |add_ln64_fu_91_p2     |         +|   0|  0|  13|           5|           1|
    |icmp_ln64_fu_85_p2    |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  42|          16|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load  |   9|          2|    5|         10|
    |i_fu_42                  |   9|          2|    5|         10|
    |j_fu_38                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_reg_144              |  5|   0|    5|          0|
    |i_fu_42                  |  5|   0|    5|          0|
    |j_fu_38                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|multipliedSignal_address0  |  out|    4|   ap_memory|                     multipliedSignal|         array|
|multipliedSignal_ce0       |  out|    1|   ap_memory|                     multipliedSignal|         array|
|multipliedSignal_q0        |   in|   64|   ap_memory|                     multipliedSignal|         array|
|encryptedSignal_address0   |  out|    4|   ap_memory|                      encryptedSignal|         array|
|encryptedSignal_ce0        |  out|    1|   ap_memory|                      encryptedSignal|         array|
|encryptedSignal_we0        |  out|    1|   ap_memory|                      encryptedSignal|         array|
|encryptedSignal_d0         |  out|   64|   ap_memory|                      encryptedSignal|         array|
+---------------------------+-----+-----+------------+-------------------------------------+--------------+

