# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/main_decoder.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/alu_decoder.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/reg_file.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/PC.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/mux_2.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/imm_ext.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/alu.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/add_to_ImmExt.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/add_by_4.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/instr_mem.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/data_mem.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/ctrl_unit.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/datapath.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sources_1/imports/risc-v/top.v"
verilog xil_defaultlib  "../../../risc-v.srcs/sim_1/imports/risc-v/tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
