# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/MIPS_types.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:04:46 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/MIPS_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# End time: 11:04:46 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Basic Gates/andg2.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:04:58 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Basic Gates/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 11:04:58 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Basic Gates/invg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:04:58 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Basic Gates/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 11:04:58 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Basic Gates/org2.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:04:58 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Basic Gates/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 11:04:58 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Basic Gates/xorg2.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:04:58 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Basic Gates/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:04:58 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Multiplexers/32Bit_32t1Mux.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:05:04 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Multiplexers/32Bit_32t1Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity Bit32_32t1Mux
# -- Compiling architecture Design of Bit32_32t1Mux
# End time: 11:05:04 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Multiplexers/mux2t1.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:05:04 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Multiplexers/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 11:05:04 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Multiplexers/NBit_2t1Mux.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:05:04 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Multiplexers/NBit_2t1Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NBit_2t1Mux
# -- Compiling architecture Design of NBit_2t1Mux
# End time: 11:05:04 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Multiplexers/NBit_4t1Mux.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:05:04 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Multiplexers/NBit_4t1Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NBit_4t1Mux
# -- Compiling architecture Design of NBit_4t1Mux
# End time: 11:05:04 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Control/Control.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:05:38 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Control/Control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Control
# -- Compiling architecture dataflow of Control
# End time: 11:05:38 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/BarrelShifter/BarrelShifter.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:05:46 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/BarrelShifter/BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Barrel_Shifter
# -- Compiling architecture structure of Barrel_Shifter
# End time: 11:05:46 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Decoders/5t32_Decoder.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:05:56 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Decoders/5t32_Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder_5t32
# -- Compiling architecture Design of Decoder_5t32
# End time: 11:05:56 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Extender/16bit_Extender.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:05:59 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Extender/16bit_Extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Extender_16Bit
# -- Compiling architecture Design of Extender_16Bit
# End time: 11:05:59 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Decoders/5t32_Decoder.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:11 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Decoders/5t32_Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder_5t32
# -- Compiling architecture Design of Decoder_5t32
# End time: 11:06:11 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/ALU/ALU_ControlUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:17 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/ALU/ALU_ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_ControlUnit
# -- Compiling architecture Design of ALU_ControlUnit
# End time: 11:06:17 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:17 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture Design of ALU
# End time: 11:06:17 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Adder/FullAdder.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:25 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Adder/FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture Design of FullAdder
# End time: 11:06:25 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Adder/NBit_AdderSubtracter.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:25 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Adder/NBit_AdderSubtracter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NBit_AdderSubtracter
# -- Compiling architecture Design of NBit_AdderSubtracter
# End time: 11:06:25 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Adder/NBit_LookAheadAdder.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:25 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Adder/NBit_LookAheadAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NBit_LookAheadAdder
# -- Compiling architecture Design of NBit_LookAheadAdder
# End time: 11:06:25 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Adder/NBit_RippleAdder.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:25 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/Adder/NBit_RippleAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NBit_RippleAdder
# -- Compiling architecture Design of NBit_RippleAdder
# End time: 11:06:25 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/ALU/ALU_ControlUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:28 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/ALU/ALU_ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_ControlUnit
# -- Compiling architecture Design of ALU_ControlUnit
# End time: 11:06:28 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:29 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture Design of ALU
# End time: 11:06:29 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/PC Register/PC_Register.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:32 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/PC Register/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture Design of PC_Register
# End time: 11:06:32 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/RegisterFile/DFlipFlop.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:37 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/RegisterFile/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF
# -- Compiling architecture Design of DFF
# End time: 11:06:37 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/RegisterFile/NBit_Register.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:37 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/RegisterFile/NBit_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NBit_Register
# -- Compiling architecture Design of NBit_Register
# End time: 11:06:37 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/RegisterFile/RegisterFile.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:37 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/RegisterFile/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity RegisterFile
# -- Compiling architecture Design of RegisterFile
# End time: 11:06:37 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/PC Register/PC_Register.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:40 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/PC Register/PC_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC_Register
# -- Compiling architecture Design of PC_Register
# End time: 11:06:40 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:42 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 11:06:42 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/mem.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:43 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 11:06:43 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:44 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 11:06:44 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/MIPS_types.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:06:47 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/src/MIPS_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# End time: 11:06:47 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_Control.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:07:24 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_Control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_Control
# -- Compiling architecture mixed of TB_Control
# End time: 11:07:24 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_control
# vsim work.tb_control 
# Start time: 11:07:38 on Oct 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_Control.vhd(58): (vopt-1272) Length of ALUOp is 4; length of component port is 2.
# ** Error (suppressible): /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_Control.vhd(58): (vopt-1130) Port "Funct" of entity "Control" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 11:07:38 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_Control.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:15:32 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_Control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_Control
# -- Compiling architecture mixed of TB_Control
# End time: 11:15:32 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_control
# vsim work.tb_control 
# Start time: 11:15:40 on Oct 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_control(mixed)#1
quit -sim
# End time: 11:15:56 on Oct 24,2023, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
vsim work.tb_control -voptargs=+acc
# vsim work.tb_control -voptargs="+acc" 
# Start time: 11:16:08 on Oct 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_control(mixed)#1
# Loading work.control(dataflow)#1
add wave -position insertpoint  \
sim:/tb_control/CLK \
sim:/tb_control/CLK_Cycle \
sim:/tb_control/Funct \
sim:/tb_control/HalfCycle_CLK \
sim:/tb_control/N \
sim:/tb_control/Opcode \
sim:/tb_control/s_ALUOp \
sim:/tb_control/s_ALUSrc \
sim:/tb_control/s_Branch \
sim:/tb_control/s_Halt \
sim:/tb_control/s_Jr \
sim:/tb_control/s_Jump \
sim:/tb_control/s_Link \
sim:/tb_control/s_MemRead \
sim:/tb_control/s_MemtoReg \
sim:/tb_control/s_MemWrite \
sim:/tb_control/s_RegDst \
sim:/tb_control/s_RegWrite \
sim:/tb_control/s_ZeroSign
run 420
quit -sim
# End time: 11:19:04 on Oct 24,2023, Elapsed time: 0:02:56
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:28:40 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_BarrelShifter
# -- Compiling architecture mixed of TB_BarrelShifter
# ** Error: /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd(47): (vcom-1035) Formal port "UnsignedSigned" has OPEN or no actual associated with it.
# ** Note: /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd(110): VHDL Compiler exiting
# End time: 11:28:40 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:29:14 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_BarrelShifter
# -- Compiling architecture mixed of TB_BarrelShifter
# End time: 11:29:15 on Oct 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:29:15 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_BarrelShifter
# -- Compiling architecture mixed of TB_BarrelShifter
# End time: 11:29:15 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:29:15 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_BarrelShifter
# -- Compiling architecture mixed of TB_BarrelShifter
# End time: 11:29:15 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_barrelshifter
# vsim -voptargs="+acc" work.tb_barrelshifter 
# Start time: 11:29:24 on Oct 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_barrelshifter(mixed)#1
# Loading work.barrel_shifter(structure)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_barrelshifter/CLK \
sim:/tb_barrelshifter/CLK_Cycle \
sim:/tb_barrelshifter/HalfCycle_CLK \
sim:/tb_barrelshifter/s_BarrelInput \
sim:/tb_barrelshifter/s_BarrelOutput \
sim:/tb_barrelshifter/s_LeftOrRight \
sim:/tb_barrelshifter/s_shiftAmount \
sim:/tb_barrelshifter/s_UnsignedSigned
run 160
quit -sim
# End time: 11:30:06 on Oct 24,2023, Elapsed time: 0:00:42
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:30:22 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_BarrelShifter
# -- Compiling architecture mixed of TB_BarrelShifter
# End time: 11:30:23 on Oct 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_barrelshifter
# vsim -voptargs="+acc" work.tb_barrelshifter 
# Start time: 11:30:34 on Oct 24,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_barrelshifter(mixed)#1
# Loading work.barrel_shifter(structure)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_barrelshifter/CLK \
sim:/tb_barrelshifter/CLK_Cycle \
sim:/tb_barrelshifter/HalfCycle_CLK \
sim:/tb_barrelshifter/s_BarrelInput \
sim:/tb_barrelshifter/s_BarrelOutput \
sim:/tb_barrelshifter/s_LeftOrRight \
sim:/tb_barrelshifter/s_shiftAmount \
sim:/tb_barrelshifter/s_UnsignedSigned
run 160
quit -sim
# End time: 11:31:51 on Oct 24,2023, Elapsed time: 0:01:17
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:31:55 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_BarrelShifter
# -- Compiling architecture mixed of TB_BarrelShifter
# End time: 11:31:55 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:31:56 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_BarrelShifter
# -- Compiling architecture mixed of TB_BarrelShifter
# End time: 11:31:56 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_barrelshifter
# vsim -voptargs="+acc" work.tb_barrelshifter 
# Start time: 11:32:10 on Oct 24,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_barrelshifter(mixed)#1
# Loading work.barrel_shifter(structure)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_barrelshifter/CLK \
sim:/tb_barrelshifter/CLK_Cycle \
sim:/tb_barrelshifter/HalfCycle_CLK \
sim:/tb_barrelshifter/s_BarrelInput \
sim:/tb_barrelshifter/s_BarrelOutput \
sim:/tb_barrelshifter/s_LeftOrRight \
sim:/tb_barrelshifter/s_shiftAmount \
sim:/tb_barrelshifter/s_UnsignedSigned
run 160
quit -sim
# End time: 11:59:39 on Oct 24,2023, Elapsed time: 0:27:29
# Errors: 0, Warnings: 1
# Load canceled
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_ALUControl.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:59:49 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_ALUControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity TB_ALUControl
# -- Compiling architecture structure of TB_ALUControl
# End time: 11:59:49 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_alucontrol
# vsim -voptargs="+acc" work.tb_alucontrol 
# Start time: 12:00:21 on Oct 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_types(body)
# Loading work.tb_alucontrol(structure)#1
# Loading work.alu_controlunit(design)#1
add wave -position insertpoint  \
sim:/tb_alucontrol/CLK \
sim:/tb_alucontrol/CLK_Cycle \
sim:/tb_alucontrol/HalfCycle_CLK \
sim:/tb_alucontrol/N \
sim:/tb_alucontrol/s_AddSubtract_Signal_Out \
sim:/tb_alucontrol/s_ALU_ControlUnit_In \
sim:/tb_alucontrol/s_ALUShifterSelect_Signal_Out \
sim:/tb_alucontrol/s_ArithmeticLogicSelect_Signal_Out \
sim:/tb_alucontrol/s_InvertSelect_Signal_Out \
sim:/tb_alucontrol/s_LogicSelect_Signal_Out \
sim:/tb_alucontrol/s_Shift_RightLeft_Signal_Out \
sim:/tb_alucontrol/s_Signed_Signal_Out
run 280
quit -sim
# End time: 12:22:42 on Oct 24,2023, Elapsed time: 0:22:21
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_ALU.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:27:36 on Oct 24,2023
# vcom -reportprogress 300 -work work /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/proj/test/TestBenches/TB_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_ALU
# -- Compiling architecture mixed of TB_ALU
# End time: 12:27:36 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_alu
# vsim -voptargs="+acc" work.tb_alu 
# Start time: 12:27:48 on Oct 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu(mixed)#1
# Loading work.alu(design)#1
# Loading work.alu_controlunit(design)#1
# Loading work.barrel_shifter(structure)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nbit_addersubtracter(design)#1
# Loading work.nbit_lookaheadadder(design)#1
# Loading work.nbit_2t1mux(design)#1
# Loading work.nbit_4t1mux(design)#1
add wave -position insertpoint  \
sim:/tb_alu/CLK \
sim:/tb_alu/CLK_Cycle \
sim:/tb_alu/HalfCycle_CLK \
sim:/tb_alu/N \
sim:/tb_alu/s_ALU_Op \
sim:/tb_alu/s_ALU_Out \
sim:/tb_alu/s_BitsA_In \
sim:/tb_alu/s_BitsB_In \
sim:/tb_alu/s_Carry_Flag \
sim:/tb_alu/s_OverFlow_Flag \
sim:/tb_alu/s_ShiftAmount \
sim:/tb_alu/s_Zero_Flag
run 500
# Causality operation skipped due to absence of debug database file
run 200
run 100
# End time: 12:41:15 on Oct 24,2023, Elapsed time: 0:13:27
# Errors: 0, Warnings: 1
