##################################
# Vivado Build Artifacts
##################################

# Vivado cache and build directories
.cache/
.hw/
.ip_user_files/
.sim/
.webtalk/
.Xil/
.runs/

# Vivado logs and intermediate files
*.jou
*.log
*.str
*.pb
*.xml
*.json

# Vivado output products
*.bit
*.bin
*.mmi
*.ltx
*.dcp
*.sysdef
*.xsa
*.xpr.bak

# Block Design generated files (but not .bd or .tcl itself)
*.srcs/sources_1/bd/*/hw_handoff/
*.srcs/sources_1/bd/*/hwtcl/
*.srcs/sources_1/bd/*/bd.tcl
*.srcs/sources_1/bd/*/*.xml
*.srcs/sources_1/bd/*/*.prj

##################################
# ModelSim / QuestaSim
##################################

# Simulation output
work/
transcript
vsim.wlf
*.wlf
*.vcd
*.log
*.vstf
*.vst
*.ucdb
*.asdb

# Temporary compile/sim files
*.o
*.obj
*.dat
*.mem
*.hex
*.bak
*.sav
*.vstf

##################################
# Intel Quartus Prime
##################################

# Quartus build outputs
db/
incremental_db/
output_files/
*.rpt
*.smsg
*.chg
*.qws
*.qdf
*.qsf~
*.pin
*.sof
*.pof
*.jic
*.jam
*.map
*.sld
*.ppf
*.eqn
*.hex
*.svf
*.qar
*.cdf
*.ttf
*.sdc~
*.summary

# Simulation generated by Quartus tools
simulation/modelsim/work/
simulation/modelsim/transcript
simulation/modelsim/vsim.wlf

##################################
# General Backup / Temp / OS Files
##################################

*~
*.swp
*.swo
*.tmp
*.bak
*.old

# macOS
.DS_Store

# Windows
Thumbs.db
ehthumbs.db
