ISim log file
Running: /home/bluelabuser/Desktop/Temp/fractal/top_level_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/bluelabuser/Desktop/Temp/fractal/top_level_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance frac/\gen_loop[0].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[1].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[2].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[3].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[4].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[5].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[6].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[7].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[8].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[9].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[10].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[11].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[12].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[13].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[14].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[15].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[16].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[17].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[18].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[19].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[20].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[21].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[22].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[23].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[24].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[25].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[26].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[27].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[28].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[29].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[30].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[31].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[32].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[33].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[34].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[35].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[36].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[37].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[38].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[39].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[40].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[41].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[42].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[43].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[44].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[45].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[46].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[47].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[48].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[49].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[50].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[51].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[52].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[53].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[54].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[55].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[56].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[57].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[58].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[59].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[60].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[61].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING:  For instance frac/\gen_loop[62].div_pipe_instance /, width 7 of formal port stage is not equal to width 32 of actual constant.
WARNING: File "/home/bluelabuser/Desktop/Temp/fractal/top_level.v" Line 37.  For instance top_level/frac/, width 8 of formal port divOut is not equal to width 7 of actual signal divOut.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module top_level.bitmap.mem.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# isim force add /top_level/Clk_100M 1 -radix bin -value 0 -radix bin -time 5 ns -repeat 10 ns
# isim force add /top_level/Clk_100M 1 -radix bin -value 0 -radix bin -time 5 ns -repeat 10 ns
# isim force add /top_level/Clk_100M 1 -radix bin -value 0 -radix bin -time 5 ns -repeat 10 ns
# run all
blk_mem_gen_v7_3 collision detected at time: 1070000, A write address: 0, B  read address: 0
blk_mem_gen_v7_3 collision detected at time: 1080000, A write address: 0, B  read address: 0
blk_mem_gen_v7_3 collision detected at time: 1090000, A write address: 0, B  read address: 0
blk_mem_gen_v7_3 collision detected at time: 1100000, A write address: 0, B  read address: 0
blk_mem_gen_v7_3 collision detected at time: 1110000, A write address: 0, B  read address: 0
blk_mem_gen_v7_3 collision detected at time: 1120000, A write address: 1, B  read address: 0
Stopped at time : 560050 ns : File "/home/bluelabuser/Desktop/Temp/fractal/diverge_pipe.v" Line 65
# exit 0
