Analysis & Synthesis report for ov7670_debug
Sat Oct 26 00:50:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|\statemachine:c_state
 11. State Machine - |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|c_state
 12. State Machine - |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_ffg1:auto_generated
 20. Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_gfg1:auto_generated
 21. Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2m81:auto_generated
 23. Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram|altsyncram_7cg1:auto_generated
 28. Source assignments for mysystem:u0|mysystem_uart_0:uart_0
 29. Source assignments for mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 30. Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 32. Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux
 33. Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 34. Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 35. Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 36. Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 37. Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 38. Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 39. Source assignments for mysystem:u0|altera_reset_controller:rst_controller
 40. Source assignments for mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 45. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated
 46. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p
 47. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p
 48. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram
 49. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp
 50. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp
 51. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 52. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 53. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp
 54. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp
 55. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 56. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 57. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 58. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated
 59. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p
 60. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p
 61. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram
 62. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp
 63. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp
 64. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 65. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 66. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp
 67. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp
 68. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 69. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 70. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 71. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated
 72. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p
 73. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p
 74. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram
 75. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp
 76. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp
 77. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 78. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 79. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp
 80. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp
 81. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 82. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 83. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 84. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated
 85. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p
 86. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p
 87. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram
 88. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp
 89. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp
 90. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 91. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 92. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp
 93. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp
 94. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 95. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 96. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 97. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a
 98. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram
 99. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b
100. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram
101. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
102. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram
103. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram
104. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
105. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
106. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
107. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
108. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy
109. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_onchip:onchip
110. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram
111. Parameter Settings for User Entity Instance: mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst
112. Parameter Settings for User Entity Instance: mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1
113. Parameter Settings for User Entity Instance: mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1
114. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
115. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator
116. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator
117. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator
118. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator
119. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
120. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator
121. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
122. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator
123. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator
124. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent
125. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent
126. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent
127. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent
130. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
133. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent
136. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent
139. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent
142. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent
145. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router:router|mysystem_mm_interconnect_0_router_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_001:router_001|mysystem_mm_interconnect_0_router_001_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_002:router_002|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_003:router_003|mysystem_mm_interconnect_0_router_003_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_004|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_002:router_005|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_006|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_007|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_008|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter
157. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
158. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter
167. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter
169. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
170. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
171. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
172. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
173. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
174. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
175. Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
176. Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller
177. Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
178. Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
179. Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller_001
180. Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
181. Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
182. Parameter Settings for User Entity Instance: CMOS_Capture_RGB565:u_CMOS_Capture_RGB565
183. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port
184. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1
185. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|command:command1
186. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1
187. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
188. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
189. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
190. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
191. Parameter Settings for User Entity Instance: VGA_CTRL_640_480_24bit:VGA_CTRL
192. altpll Parameter Settings by Entity Instance
193. altsyncram Parameter Settings by Entity Instance
194. dcfifo Parameter Settings by Entity Instance
195. Port Connectivity Checks: "VGA_CTRL_640_480_24bit:VGA_CTRL"
196. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2"
197. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1"
198. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2"
199. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1"
200. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"
201. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"
202. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port"
203. Port Connectivity Checks: "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565"
204. Port Connectivity Checks: "mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
205. Port Connectivity Checks: "mysystem:u0|altera_reset_controller:rst_controller_001"
206. Port Connectivity Checks: "mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
207. Port Connectivity Checks: "mysystem:u0|altera_reset_controller:rst_controller"
208. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter"
209. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
210. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter"
211. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
212. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
213. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
214. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_004|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode"
215. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_003:router_003|mysystem_mm_interconnect_0_router_003_default_decode:the_default_decode"
216. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_002:router_002|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode"
217. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_001:router_001|mysystem_mm_interconnect_0_router_001_default_decode:the_default_decode"
218. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router:router|mysystem_mm_interconnect_0_router_default_decode:the_default_decode"
219. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo"
220. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent"
221. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo"
222. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent"
223. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo"
224. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent"
225. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo"
226. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent"
227. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
228. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
229. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo"
230. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent"
231. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo"
232. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent"
233. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
234. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
235. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator"
236. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator"
237. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
238. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator"
239. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
240. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator"
241. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator"
242. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
243. Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
244. Port Connectivity Checks: "mysystem:u0|mysystem_uart_0:uart_0"
245. Port Connectivity Checks: "mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst"
246. Port Connectivity Checks: "mysystem:u0|mysystem_onchip:onchip"
247. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy"
248. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
249. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
250. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_pib:the_mysystem_nios2_nios2_oci_pib"
251. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo|mysystem_nios2_nios2_oci_fifo_wrptr_inc:the_mysystem_nios2_nios2_oci_fifo_wrptr_inc"
252. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dtrace:the_mysystem_nios2_nios2_oci_dtrace|mysystem_nios2_nios2_oci_td_mode:mysystem_nios2_nios2_oci_trc_ctrl_td_mode"
253. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_itrace:the_mysystem_nios2_nios2_oci_itrace"
254. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk"
255. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_xbrk:the_mysystem_nios2_nios2_oci_xbrk"
256. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug"
257. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci"
258. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_test_bench:the_mysystem_nios2_test_bench"
259. Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2"
260. Port Connectivity Checks: "mysystem:u0"
261. Post-Synthesis Netlist Statistics for Top Partition
262. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
263. Elapsed Time Per Partition
264. Analysis & Synthesis Messages
265. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 26 00:50:30 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ov7670_debug                                ;
; Top-level Entity Name              ; ov7670_debug                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,973                                       ;
;     Total combinational functions  ; 2,512                                       ;
;     Dedicated logic registers      ; 1,716                                       ;
; Total registers                    ; 1716                                        ;
; Total pins                         ; 72                                          ;
; Total virtual pins                 ; 21                                          ;
; Total memory bits                  ; 100,352                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; ov7670_debug       ; ov7670_debug       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                        ; Library     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; software/hello/mem_init/mysystem_onchip.hex                                                                                                                         ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex                                                   ;             ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v                                                                                                                                 ; yes             ; User Wizard-Generated File                   ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v                                                           ;             ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v                                                                                                                                 ; yes             ; User Wizard-Generated File                   ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v                                                           ;             ;
; Sdram_Control_4Port/Sdram_Params.h                                                                                                                                  ; yes             ; User File                                    ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Params.h                                                            ;             ;
; Sdram_Control_4Port/Sdram_Control_4Port.v                                                                                                                           ; yes             ; User Verilog HDL File                        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v                                                     ;             ;
; Sdram_Control_4Port/sdr_data_path.v                                                                                                                                 ; yes             ; User Verilog HDL File                        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/sdr_data_path.v                                                           ;             ;
; Sdram_Control_4Port/control_interface.v                                                                                                                             ; yes             ; User Verilog HDL File                        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/control_interface.v                                                       ;             ;
; Sdram_Control_4Port/command.v                                                                                                                                       ; yes             ; User Verilog HDL File                        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v                                                                 ;             ;
; ov7670_debug.v                                                                                                                                                      ; yes             ; User Verilog HDL File                        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v                                                                                ;             ;
; pll.v                                                                                                                                                               ; yes             ; User Wizard-Generated File                   ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v                                                                                         ;             ;
; CMOS_Capture_RGB565.v                                                                                                                                               ; yes             ; User Verilog HDL File                        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/CMOS_Capture_RGB565.v                                                                         ;             ;
; VGA_CTRL_640_480_24bit.v                                                                                                                                            ; yes             ; User Verilog HDL File                        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/VGA_CTRL_640_480_24bit.v                                                                      ;             ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v                                                                     ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v                                             ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv                                         ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv                                      ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv                                 ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_master_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_master_agent.sv                                       ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_master_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_master_translator.sv                                  ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv                                        ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_translator.sv                                   ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv                                      ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v                                           ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_synchronizer.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_synchronizer.v                                         ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd                                             ; yes             ; Auto-Found VHDL File                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd                                             ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd                                            ; yes             ; Auto-Found VHDL File                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd                                            ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_top.vhd                                                  ; yes             ; Auto-Found VHDL File                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_top.vhd                                                  ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_irq_mapper.sv                                              ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v                                        ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v                      ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v                  ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv                             ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux_001.sv                         ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv                               ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux_001.sv                           ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv                                ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv                            ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv                            ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv                            ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv                            ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux_001.sv                         ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv                               ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv                           ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v                                                    ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_sysclk.v                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_sysclk.v                           ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_tck.v                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_tck.v                              ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v                          ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_oci_test_bench.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_oci_test_bench.v                                     ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_ociram_default_contents.mif                          ; yes             ; Auto-Found Memory Initialization File        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_ociram_default_contents.mif                          ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_rf_ram_a.mif                                         ; yes             ; Auto-Found Memory Initialization File        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_rf_ram_a.mif                                         ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_rf_ram_b.mif                                         ; yes             ; Auto-Found Memory Initialization File        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_rf_ram_b.mif                                         ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_test_bench.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_test_bench.v                                         ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_onchip.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_onchip.v                                                   ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_key.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_key.v                                                  ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_led.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_led.v                                                  ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_reset.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_reset.v                                                ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v                                                   ; mysystem    ;
; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/oc_i2c_master.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/oc_i2c_master.v                                                     ; mysystem    ;
; altpll.tdf                                                                                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                 ;             ;
; aglobal181.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                             ;             ;
; stratix_pll.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                            ;             ;
; stratixii_pll.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                          ;             ;
; cycloneii_pll.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                          ;             ;
; db/pll_altpll.v                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v                                                                               ;             ;
; altsyncram.tdf                                                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                             ;             ;
; stratix_ram_block.inc                                                                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                      ;             ;
; lpm_mux.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                ;             ;
; lpm_decode.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;             ;
; a_rdenreg.inc                                                                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                              ;             ;
; altrom.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                 ;             ;
; altram.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                 ;             ;
; altdpram.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                               ;             ;
; db/altsyncram_ffg1.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ffg1.tdf                                                                        ;             ;
; db/altsyncram_gfg1.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_gfg1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                  ;             ;
; db/altsyncram_2m81.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_2m81.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                          ;             ;
; db/altsyncram_7cg1.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_7cg1.tdf                                                                        ;             ;
; dcfifo.tdf                                                                                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                 ;             ;
; lpm_counter.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                            ;             ;
; lpm_add_sub.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                            ;             ;
; a_graycounter.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                          ;             ;
; a_fefifo.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                               ;             ;
; a_gray2bin.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                             ;             ;
; dffpipe.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                ;             ;
; alt_sync_fifo.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                          ;             ;
; lpm_compare.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                            ;             ;
; altsyncram_fifo.inc                                                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                        ;             ;
; db/dcfifo_r9q1.tdf                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf                                                                            ;             ;
; db/a_gray2bin_6ib.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_gray2bin_6ib.tdf                                                                         ;             ;
; db/a_graycounter_577.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_graycounter_577.tdf                                                                      ;             ;
; db/a_graycounter_1lc.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_graycounter_1lc.tdf                                                                      ;             ;
; db/altsyncram_ts81.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf                                                                        ;             ;
; db/dffpipe_oe9.tdf                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dffpipe_oe9.tdf                                                                            ;             ;
; db/alt_synch_pipe_8pl.tdf                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/alt_synch_pipe_8pl.tdf                                                                     ;             ;
; db/dffpipe_pe9.tdf                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dffpipe_pe9.tdf                                                                            ;             ;
; db/alt_synch_pipe_9pl.tdf                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/alt_synch_pipe_9pl.tdf                                                                     ;             ;
; db/dffpipe_qe9.tdf                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dffpipe_qe9.tdf                                                                            ;             ;
; db/cmpr_n76.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/cmpr_n76.tdf                                                                               ;             ;
; sld_hub.vhd                                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                ; altera_sld  ;
; db/ip/sld32d7614c/alt_sld_fab.v                                                                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                  ; yes             ; Encrypted Auto-Found VHDL File               ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                           ;             ;
; sld_rom_sr.vhd                                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                             ;             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,973     ;
;                                             ;           ;
; Total combinational functions               ; 2512      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1220      ;
;     -- 3 input functions                    ; 707       ;
;     -- <=2 input functions                  ; 585       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2272      ;
;     -- arithmetic mode                      ; 240       ;
;                                             ;           ;
; Total registers                             ; 1716      ;
;     -- Dedicated logic registers            ; 1716      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; Virtual pins                                ; 21        ;
; I/O pins                                    ; 72        ;
; Total memory bits                           ; 100352    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1124      ;
; Total fan-out                               ; 16823     ;
; Average fan-out                             ; 3.66      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |ov7670_debug                                                                                                                           ; 2512 (1)            ; 1716 (0)                  ; 100352      ; 0            ; 0       ; 0         ; 72   ; 21           ; |ov7670_debug                                                                                                                                                                                                                                                                                                                                            ; ov7670_debug                             ; work         ;
;    |CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|                                                                                          ; 36 (36)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565                                                                                                                                                                                                                                                                                                  ; CMOS_Capture_RGB565                      ; work         ;
;    |Sdram_Control_4Port:Sdram_Control_4Port|                                                                                            ; 562 (194)           ; 542 (138)                 ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port                                                                                                                                                                                                                                                                                                    ; Sdram_Control_4Port                      ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                                                                                                        ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                                                                           ; Sdram_RD_FIFO                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                   ; dcfifo                                   ; work         ;
;             |dcfifo_r9q1:auto_generated|                                                                                                ; 85 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated                                                                                                                                                                                                                        ; dcfifo_r9q1                              ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                        ; a_gray2bin_6ib                           ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                        ; a_gray2bin_6ib                           ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 21 (21)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                            ; a_graycounter_1lc                        ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                            ; a_graycounter_577                        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                             ; alt_synch_pipe_8pl                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                       ; dffpipe_pe9                              ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                             ; alt_synch_pipe_9pl                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                       ; dffpipe_qe9                              ; work         ;
;                |altsyncram_ts81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram                                                                                                                                                                                               ; altsyncram_ts81                          ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                               ; cmpr_n76                                 ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                ; cmpr_n76                                 ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                     ; dffpipe_oe9                              ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                     ; dffpipe_oe9                              ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                                                                                                       ; 89 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                                                                          ; Sdram_WR_FIFO                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 89 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                  ; dcfifo                                   ; work         ;
;             |dcfifo_r9q1:auto_generated|                                                                                                ; 89 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated                                                                                                                                                                                                                       ; dcfifo_r9q1                              ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                       ; a_gray2bin_6ib                           ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                       ; a_gray2bin_6ib                           ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 23 (23)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                           ; a_graycounter_1lc                        ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 21 (21)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                           ; a_graycounter_577                        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                            ; alt_synch_pipe_8pl                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                      ; dffpipe_pe9                              ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                            ; alt_synch_pipe_9pl                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                      ; dffpipe_qe9                              ; work         ;
;                |altsyncram_ts81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram                                                                                                                                                                                              ; altsyncram_ts81                          ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                              ; cmpr_n76                                 ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                               ; cmpr_n76                                 ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                    ; dffpipe_oe9                              ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                    ; dffpipe_oe9                              ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                                                                                                       ; 67 (0)              ; 62 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2                                                                                                                                                                                                                                                                          ; Sdram_WR_FIFO                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 67 (0)              ; 62 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                  ; dcfifo                                   ; work         ;
;             |dcfifo_r9q1:auto_generated|                                                                                                ; 67 (12)             ; 62 (10)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated                                                                                                                                                                                                                       ; dcfifo_r9q1                              ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                       ; a_gray2bin_6ib                           ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                       ; a_gray2bin_6ib                           ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 21 (21)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                           ; a_graycounter_577                        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 10 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                            ; alt_synch_pipe_8pl                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 10 (10)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                      ; dffpipe_pe9                              ; work         ;
;                |altsyncram_ts81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram                                                                                                                                                                                              ; altsyncram_ts81                          ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                              ; cmpr_n76                                 ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                    ; dffpipe_oe9                              ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                    ; dffpipe_oe9                              ; work         ;
;       |command:command1|                                                                                                                ; 63 (63)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|command:command1                                                                                                                                                                                                                                                                                   ; command                                  ; work         ;
;       |control_interface:control1|                                                                                                      ; 64 (64)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1                                                                                                                                                                                                                                                                         ; control_interface                        ; work         ;
;    |VGA_CTRL_640_480_24bit:VGA_CTRL|                                                                                                    ; 60 (60)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|VGA_CTRL_640_480_24bit:VGA_CTRL                                                                                                                                                                                                                                                                                                            ; VGA_CTRL_640_480_24bit                   ; work         ;
;    |mysystem:u0|                                                                                                                        ; 1732 (0)            ; 1042 (0)                  ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0                                                                                                                                                                                                                                                                                                                                ; mysystem                                 ; mysystem     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; altera_reset_controller                  ; mysystem     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                ; mysystem     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                  ; mysystem     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                ; mysystem     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                ; mysystem     ;
;       |mysystem_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 392 (0)             ; 189 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                   ; mysystem_mm_interconnect_0               ; mysystem     ;
;          |altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|                                                                 ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|                                                                               ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                ; altera_merlin_master_agent               ; mysystem     ;
;          |altera_merlin_master_agent:nios2_instruction_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                         ; altera_merlin_master_agent               ; mysystem     ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                 ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                      ; altera_merlin_master_translator          ; mysystem     ;
;          |altera_merlin_master_translator:nios2_instruction_master_translator|                                                          ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                               ; altera_merlin_master_translator          ; mysystem     ;
;          |altera_merlin_slave_agent:nios2_jtag_debug_module_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                ; mysystem     ;
;          |altera_merlin_slave_agent:oc_iic_0_av_agent|                                                                                  ; 13 (5)              ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                ; mysystem     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor         ; mysystem     ;
;          |altera_merlin_slave_agent:pio_key_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                ; mysystem     ;
;          |altera_merlin_slave_agent:pio_reset_s1_agent|                                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                ; mysystem     ;
;          |altera_merlin_slave_translator:nios2_jtag_debug_module_translator|                                                            ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:oc_iic_0_av_translator|                                                                        ; 4 (4)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:onchip_s1_translator|                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:pio_key_s1_translator|                                                                         ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                                                                         ; 5 (5)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:pio_reset_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 6 (6)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|                                                                    ; 44 (44)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter              ; mysystem     ;
;          |altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|                                                                    ; 30 (30)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter              ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                    ; mysystem_mm_interconnect_0_cmd_demux     ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                            ; mysystem_mm_interconnect_0_cmd_demux_001 ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                            ; mysystem_mm_interconnect_0_cmd_demux_001 ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                ; mysystem_mm_interconnect_0_cmd_demux_001 ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                               ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                    ; mysystem_mm_interconnect_0_cmd_mux       ; mysystem     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                 ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                        ; mysystem_mm_interconnect_0_cmd_mux       ; mysystem     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                 ; mysystem     ;
;          |mysystem_mm_interconnect_0_router:router|                                                                                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router:router                                                                                                                                                                                                                                          ; mysystem_mm_interconnect_0_router        ; mysystem     ;
;          |mysystem_mm_interconnect_0_router_001:router_001|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                  ; mysystem_mm_interconnect_0_router_001    ; mysystem     ;
;          |mysystem_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                        ; mysystem_mm_interconnect_0_rsp_mux       ; mysystem     ;
;          |mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                ; mysystem_mm_interconnect_0_rsp_mux_001   ; mysystem     ;
;       |mysystem_nios2:nios2|                                                                                                            ; 921 (628)           ; 579 (308)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2                                                                                                                                                                                                                                                                                                           ; mysystem_nios2                           ; mysystem     ;
;          |mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|                                                                        ; 293 (37)            ; 271 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci                                                                                                                                                                                                                                                     ; mysystem_nios2_nios2_oci                 ; mysystem     ;
;             |mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|                                     ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper                                                                                                                                                               ; mysystem_nios2_jtag_debug_module_wrapper ; mysystem     ;
;                |mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|                                    ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk                                                                           ; mysystem_nios2_jtag_debug_module_sysclk  ; mysystem     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                      ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                      ; altera_std_synchronizer                  ; work         ;
;                |mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|                                          ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck                                                                                 ; mysystem_nios2_jtag_debug_module_tck     ; mysystem     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                            ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                            ; altera_std_synchronizer                  ; work         ;
;                |sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy|                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy                                                                                                   ; sld_virtual_jtag_basic                   ; work         ;
;             |mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|                                                       ; 10 (10)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg                                                                                                                                                                                 ; mysystem_nios2_nios2_avalon_reg          ; mysystem     ;
;             |mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break|                                                         ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break                                                                                                                                                                                   ; mysystem_nios2_nios2_oci_break           ; mysystem     ;
;             |mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|                                                         ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug                                                                                                                                                                                   ; mysystem_nios2_nios2_oci_debug           ; mysystem     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                               ; altera_std_synchronizer                  ; work         ;
;             |mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|                                                               ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem                                                                                                                                                                                         ; mysystem_nios2_nios2_ocimem              ; mysystem     ;
;                |mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|                                                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram                                                                                                                        ; mysystem_nios2_ociram_sp_ram_module      ; mysystem     ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram                                                                                              ; altsyncram                               ; work         ;
;                      |altsyncram_2m81:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2m81:auto_generated                                                               ; altsyncram_2m81                          ; work         ;
;          |mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a                                                                                                                                                                                                                                      ; mysystem_nios2_register_bank_a_module    ; mysystem     ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                            ; altsyncram                               ; work         ;
;                |altsyncram_ffg1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_ffg1:auto_generated                                                                                                                                                                             ; altsyncram_ffg1                          ; work         ;
;          |mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b                                                                                                                                                                                                                                      ; mysystem_nios2_register_bank_b_module    ; mysystem     ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                            ; altsyncram                               ; work         ;
;                |altsyncram_gfg1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_gfg1:auto_generated                                                                                                                                                                             ; altsyncram_gfg1                          ; work         ;
;       |mysystem_onchip:onchip|                                                                                                          ; 1 (1)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_onchip:onchip                                                                                                                                                                                                                                                                                                         ; mysystem_onchip                          ; mysystem     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ; altsyncram                               ; work         ;
;             |altsyncram_7cg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram|altsyncram_7cg1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_7cg1                          ; work         ;
;       |mysystem_pio_key:pio_key|                                                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_pio_key:pio_key                                                                                                                                                                                                                                                                                                       ; mysystem_pio_key                         ; mysystem     ;
;       |mysystem_pio_led:pio_led|                                                                                                        ; 18 (18)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_pio_led:pio_led                                                                                                                                                                                                                                                                                                       ; mysystem_pio_led                         ; mysystem     ;
;       |mysystem_pio_reset:pio_reset|                                                                                                    ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_pio_reset:pio_reset                                                                                                                                                                                                                                                                                                   ; mysystem_pio_reset                       ; mysystem     ;
;       |mysystem_uart_0:uart_0|                                                                                                          ; 160 (0)             ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0                                                                                                                                                                                                                                                                                                         ; mysystem_uart_0                          ; mysystem     ;
;          |mysystem_uart_0_regs:the_mysystem_uart_0_regs|                                                                                ; 52 (52)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_regs:the_mysystem_uart_0_regs                                                                                                                                                                                                                                                           ; mysystem_uart_0_regs                     ; mysystem     ;
;          |mysystem_uart_0_rx:the_mysystem_uart_0_rx|                                                                                    ; 62 (62)             ; 44 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx                                                                                                                                                                                                                                                               ; mysystem_uart_0_rx                       ; mysystem     ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer                  ; work         ;
;          |mysystem_uart_0_tx:the_mysystem_uart_0_tx|                                                                                    ; 46 (46)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx                                                                                                                                                                                                                                                               ; mysystem_uart_0_tx                       ; mysystem     ;
;       |oc_i2c_master:oc_iic_0|                                                                                                          ; 224 (0)             ; 116 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0                                                                                                                                                                                                                                                                                                         ; oc_i2c_master                            ; mysystem     ;
;          |i2c_master_top:i2c_top_inst|                                                                                                  ; 224 (79)            ; 116 (44)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst                                                                                                                                                                                                                                                                             ; i2c_master_top                           ; mysystem     ;
;             |i2c_master_byte_ctrl:u1|                                                                                                   ; 145 (51)            ; 72 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1                                                                                                                                                                                                                                                     ; i2c_master_byte_ctrl                     ; mysystem     ;
;                |i2c_master_bit_ctrl:u1|                                                                                                 ; 94 (94)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1                                                                                                                                                                                                                              ; i2c_master_bit_ctrl                      ; mysystem     ;
;    |pll:pll|                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|pll:pll                                                                                                                                                                                                                                                                                                                                    ; pll                                      ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                            ; altpll                                   ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                  ; pll_altpll                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 121 (1)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 120 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 120 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 120 (1)             ; 77 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (80)            ; 72 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                           ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2m81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; mysystem_nios2_ociram_default_contents.mif ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_ffg1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; mysystem_nios2_rf_ram_a.mif                ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_gfg1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; mysystem_nios2_rf_ram_b.mif                ;
; mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram|altsyncram_7cg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; mysystem_onchip.hex                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File                                                                     ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                     ;
; Altera ; ALTPLL                          ; 13.0    ; N/A          ; N/A          ; |ov7670_debug|pll:pll                                                                                                                                                                                                                                                             ; pll.v                                                                               ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0                                                                                                                                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_irq_mapper:irq_mapper                                                                                                                                                                                                                          ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                             ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                     ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                    ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                             ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                     ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                 ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                             ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                               ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent                                                                                                                                                    ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo                                                                                                                                               ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator                                                                                                                                          ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent                                                                                                                                                                ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo                                                                                                                                                           ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter                                                                                                                                                      ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter                                                                                                                                                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter                                                                                                                                                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator                                                                                                                                                      ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent                                                                                                                                                                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo                                                                                                                                                             ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator                                                                                                                                                        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent                                                                                                                                                                 ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo                                                                                                                                                            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator                                                                                                                                                       ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                                                                                 ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                       ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent                                                                                                                                                               ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo                                                                                                                                                          ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator                                                                                                                                                     ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router:router                                                                                                                                                                   ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_001:router_001                                                                                                                                                           ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_002:router_002                                                                                                                                                           ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_003:router_003                                                                                                                                                           ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_004                                                                                                                                                           ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_002:router_005                                                                                                                                                           ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_006                                                                                                                                                           ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_007                                                                                                                                                           ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_008                                                                                                                                                           ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                     ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                     ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                     ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                     ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                     ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                     ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                 ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                         ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                             ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                        ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_nios2_qsys               ; 16.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2                                                                                                                                                                                                                                    ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_onchip:onchip                                                                                                                                                                                                                                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_pio_key:pio_key                                                                                                                                                                                                                                ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_pio_led:pio_led                                                                                                                                                                                                                                ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_pio_reset:pio_reset                                                                                                                                                                                                                            ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                              ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
; Altera ; altera_avalon_uart              ; 18.1    ; N/A          ; N/A          ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0                                                                                                                                                                                                                                  ; /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/mysystem.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|\statemachine:c_state                                                                                      ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; Name                           ; \statemachine:c_state.st_stop ; \statemachine:c_state.st_ack ; \statemachine:c_state.st_write ; \statemachine:c_state.st_read ; \statemachine:c_state.st_start ; \statemachine:c_state.st_idle ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; \statemachine:c_state.st_idle  ; 0                             ; 0                            ; 0                              ; 0                             ; 0                              ; 0                             ;
; \statemachine:c_state.st_start ; 0                             ; 0                            ; 0                              ; 0                             ; 1                              ; 1                             ;
; \statemachine:c_state.st_read  ; 0                             ; 0                            ; 0                              ; 1                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_write ; 0                             ; 0                            ; 1                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_ack   ; 0                             ; 1                            ; 0                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_stop  ; 1                             ; 0                            ; 0                              ; 0                             ; 0                              ; 1                             ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|c_state                                                                                                                                                                  ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; Name            ; c_state.wr_d ; c_state.wr_c ; c_state.wr_b ; c_state.wr_a ; c_state.rd_d ; c_state.rd_c ; c_state.rd_b ; c_state.rd_a ; c_state.stop_d ; c_state.stop_c ; c_state.stop_b ; c_state.stop_a ; c_state.start_e ; c_state.start_d ; c_state.start_c ; c_state.start_b ; c_state.start_a ; c_state.idle ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; c_state.idle    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0            ;
; c_state.start_a ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 1               ; 1            ;
; c_state.start_b ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1               ; 0               ; 1            ;
; c_state.start_c ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0               ; 0               ; 1            ;
; c_state.start_d ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0               ; 0               ; 1            ;
; c_state.start_e ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_a  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_b  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_c  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_d  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_a    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_b    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_c    ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_d    ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_a    ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_b    ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_c    ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_d    ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 123                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[0]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[1]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[2]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[3]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[4]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[5]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[6]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[7]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[8]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[9]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|rdptr_g[0..9]                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                            ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                               ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[0..9]                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[0..9]                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                           ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                              ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                              ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_use_reg                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_chipselect_pre                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[4..31]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator|av_chipselect_pre                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[2..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[3..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|W_ipending_reg[3..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|R_ctrl_custom                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_im:the_mysystem_nios2_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_im:the_mysystem_nios2_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_xbrk:the_mysystem_nios2_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][47]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][46]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][45]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[2..31]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[3..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][47]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][46]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][45]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[3]                                                                                             ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[0,1]                                                                                                                                                                                                                ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[2]                                                                                                                                                                                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[0..22]                                                                                                                                                                                                              ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[23]                                                                                                                                                                                                                 ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                 ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                 ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                 ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                 ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                   ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                   ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                   ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                   ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][58]                                                                                                                                      ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                      ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][51]                                                                                                                                      ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                      ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][57]                                                                                                                                      ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                      ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][73]                                                                                                                                      ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                      ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][36]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][61]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][31]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][38]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][32]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][24]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][30]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][62]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][35]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][62]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][33]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][62]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][34]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][62]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                   ; Merged with mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                   ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[1,2,4..7]                                                                                                                                                                                                             ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[0]                                                                                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent|hold_waitrequest                                                                                                                                   ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                          ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                 ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                          ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator|waitrequest_reset_override                                                                                                                             ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                          ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                          ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                          ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[1,2]                                                                                                                                                                                         ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0]                                                                                                                                                                                           ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                                                                              ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|waitrequest_reset_override                                                                                                                              ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator|waitrequest_reset_override                                                                                                                            ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|waitrequest_reset_override                                                                                                                              ;
; mysystem:u0|mysystem_pio_key:pio_key|d1_data_in[0,1]                                                                                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|waitrequest_reset_override                                                                                                                              ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][57]                                                                                                                                      ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                                      ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][58]                                                                                                                                      ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                                      ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][73]                                                                                                                                      ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                                      ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][74]                                                                                                                                      ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                                      ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][31]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][24]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][32]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][24]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][36]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][24]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][38]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][24]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][61]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][24]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][63]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][24]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][33]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][30]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][34]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][30]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][35]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][30]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][62]                                                                                                                                                  ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][30]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                   ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                   ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                    ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[1,2]                                                                                                                                                                                                                    ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0]                                                                                                                                                                                                                      ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                   ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                   ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                 ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                 ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                 ; Merged with mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[1..7]                                                                                                                                                                                                               ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                                                                                                                                                                                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[1..7]                                                                                                                                                                                                               ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[0]                                                                                                                                                                                                                  ;
; mysystem:u0|mysystem_pio_key:pio_key|edge_capture[1]                                                                                                                                                                                                                  ; Merged with mysystem:u0|mysystem_pio_key:pio_key|edge_capture[0]                                                                                                                                                                                                                  ;
; mysystem:u0|mysystem_pio_key:pio_key|d2_data_in[1]                                                                                                                                                                                                                    ; Merged with mysystem:u0|mysystem_pio_key:pio_key|d2_data_in[0]                                                                                                                                                                                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[2]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[0]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[23]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[0]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|byteen_reg[3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][24]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[0..9]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][37]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0..8]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][37]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0..8]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][91]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][91]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mRD                                                                                                                                                                                                                           ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                                                                                                                    ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize.011 ; Merged with mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize.001 ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][11]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][12]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][13]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][14]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][15]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][16]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][17]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][18]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][19]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][20]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][21]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][22]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][23]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][11]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][12]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[3]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][13]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[4]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][14]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[5]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][15]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[6]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][16]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[7]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][17]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[8]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][18]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[9]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][19]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[10]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][20]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[11]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][21]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[12]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][22]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[13]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][23]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[14]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 732                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                            ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][11],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][12],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][13],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][14],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][15],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][16],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][17],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][18],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][19],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][20],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][21],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][22],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][23],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][11],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][12],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][13],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[4],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][14],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[5],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][15],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[6],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][16],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[7],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][17],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[8],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][18],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[9],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][19],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[10],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][20],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[11],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][21],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[12],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][22],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[13],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][23],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[14]                                                                                                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[1]                                                                                                                                                                                                                  ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[9],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[8],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[7],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[6],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[5],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[4],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[3],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[2],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[0],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8],                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7],                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6],                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5],                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4],                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0],                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9,                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_use_reg                                                                                                                                       ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][24],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][37]                                                                                                                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                                                                                                   ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                         ; Stuck at VCC                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                                                                                                          ;
;                                                                                                                                                                                                                                                                     ; due to stuck port clock        ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                                                                                                          ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                          ; Stuck at VCC                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ; due to stuck port clock        ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                                                                                                          ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                            ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][51],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                 ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                 ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                               ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                 ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                              ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[1]                                                                                                                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                                                                                                                                                                                                                ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0]                                                                                                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                   ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break|trigbrktype                                                                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                                                                                                   ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[2]                                                                                                                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[3]                                                                                                                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[4]                                                                                                                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[5]                                                                                                                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[0]                                                                                                                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[6]                                                                                                                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[9]                                                                                                                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[8]                                                                                                                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                     ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7],                                                                                      ;
;                                                                                                                                                                                                                                                                     ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[7]                                                                                                                                ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[6]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[6]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[7]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[7]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                               ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                 ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[5]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[5]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[4]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[4]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[3]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[3]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                       ; Stuck at VCC                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                 ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                               ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                 ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[8]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[8]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[9]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[9]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[10]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[10]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[11]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[11]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[12]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[12]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[13]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[13]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[14]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[14]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[15]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[15]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[16]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[16]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[17]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[17]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][47]                                                                                                                                                ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][47]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                 ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                 ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                               ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[1][91]                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem[0][91]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                           ; Stuck at VCC                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|DRsize.101 ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][45]                                                                                                                                                ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][45]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][46]                                                                                                                                                ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[1][46]                                                                                                                                                  ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                               ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                 ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                  ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                  ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                  ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                 ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                 ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                 ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                 ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                   ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                 ; Lost Fanouts                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                   ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[29]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[29]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[16]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[16]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[17]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[17]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[18]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[18]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[19]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[19]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[20]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[20]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[21]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[21]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[22]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[22]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[23]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[23]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[24]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[24]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[25]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[25]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[26]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[26]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[27]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[27]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[28]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[28]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[15]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[15]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[30]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[30]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[31]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[31]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator|av_chipselect_pre                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|byteen_reg[3]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                      ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[2]                                                                                                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[2]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[19]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[19]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[20]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[20]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[21]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[21]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[22]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[22]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[23]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[23]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[24]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[24]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[25]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[25]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[26]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[26]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[27]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[27]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[28]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[28]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[29]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[29]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[30]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[30]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[31]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[31]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg[18]                                                                                                                                                                                                                  ; Stuck at GND                   ; mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[18]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[3]                                                                                                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[3]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[4]                                                                                                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[4]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[5]                                                                                                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[5]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[6]                                                                                                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[6]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[7]                                                                                                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[7]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[8]                                                                                                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[8]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[9]                                                                                                                                                                                                                    ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[9]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[10]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[10]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[11]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[11]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[12]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[12]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[13]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[13]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
; mysystem:u0|mysystem_pio_key:pio_key|readdata[14]                                                                                                                                                                                                                   ; Stuck at GND                   ; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|av_readdata_pre[14]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1716  ;
; Number of registers using Synchronous Clear  ; 154   ;
; Number of registers using Synchronous Load   ; 222   ;
; Number of registers using Asynchronous Clear ; 1148  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 692   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx|txd                                                                                                                                                                                                                                                ; 1       ;
; mysystem:u0|mysystem_pio_led:pio_led|data_out[0]                                                                                                                                                                                                                                                                                ; 3       ;
; mysystem:u0|mysystem_pio_led:pio_led|data_out[1]                                                                                                                                                                                                                                                                                ; 3       ;
; mysystem:u0|mysystem_pio_led:pio_led|data_out[2]                                                                                                                                                                                                                                                                                ; 3       ;
; mysystem:u0|mysystem_pio_led:pio_led|data_out[3]                                                                                                                                                                                                                                                                                ; 3       ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx|pre_txd                                                                                                                                                                                                                                            ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                      ; 7       ;
; mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 34      ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                                                    ; 25      ;
; mysystem:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                      ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                         ; 4       ;
; mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; 9       ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                       ; 4       ;
; mysystem:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                          ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                         ; 5       ;
; mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; mysystem:u0|mysystem_nios2:nios2|i_read                                                                                                                                                                                                                                                                                         ; 6       ;
; mysystem:u0|mysystem_nios2:nios2|F_pc[11]                                                                                                                                                                                                                                                                                       ; 2       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                            ; 2       ;
; mysystem:u0|mysystem_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                                                 ; 9       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                     ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                     ; 8       ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx|tx_ready                                                                                                                                                                                                                                           ; 6       ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; mysystem:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                     ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                        ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                        ; 5       ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_regs:the_mysystem_uart_0_regs|baud_divisor[1]                                                                                                                                                                                                                                ; 3       ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_regs:the_mysystem_uart_0_regs|baud_divisor[4]                                                                                                                                                                                                                                ; 3       ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_regs:the_mysystem_uart_0_regs|baud_divisor[5]                                                                                                                                                                                                                                ; 3       ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_regs:the_mysystem_uart_0_regs|baud_divisor[7]                                                                                                                                                                                                                                ; 3       ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_regs:the_mysystem_uart_0_regs|baud_divisor[8]                                                                                                                                                                                                                                ; 3       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                       ; 2       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                       ; 2       ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                       ; 2       ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; 1       ;
; mysystem:u0|mysystem_pio_reset:pio_reset|data_out                                                                                                                                                                                                                                                                               ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                        ; 5       ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx|tx_shift_empty                                                                                                                                                                                                                                     ; 2       ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 1       ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|count[0]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|data_reg[20]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|data_reg[14]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|d_byteenable[1]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[15]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|E_src2[10]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|E_src1[21]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|E_src1[5]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|E_shift_rot_result[21]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|D_iw[4]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|av_ld_byte1_data[6]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov7670_debug|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|cr[4]                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator|av_readdata_pre[4]                                                                                                                                                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator|av_readdata_pre[1]                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|cr[1]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|dcnt[2]                                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|sr[2]                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[9]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[7]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|W_alu_result[3]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|E_src2[29]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|MonDReg[20]                                                                                                                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|MonDReg[9]                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break|break_readreg[5]                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|readdata[2]                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|ctr[6]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|prer[11]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|txr[0]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[19]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|cnt[13]                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|d_writedata[26]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|baud_rate_counter[2]                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|prer[4]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|sr[36]                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|sr[34]                                                                                        ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|sr[4]                                                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|sr[19]                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|F_pc[4]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|MonAReg[6]                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|d_byteenable[3]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|mWR                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|CMD[0]                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|ST[1]                                                                                                                                                                                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|core_cmd[2]                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ov7670_debug|mysystem:u0|mysystem_pio_led:pio_led|data_out[1]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|core_cmd                                                                                                                                                                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|c_state                                                                                                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|E_logic_result[7]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|c_state                                                                                                                                                                                                                                    ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|W_rf_wr_data[3]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|W_rf_wr_data[1]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router:router|src_channel[0]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_ffg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_gfg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram|altsyncram_7cg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_uart_0:uart_0 ;
+-----------------------------+-------+------+--------------+
; Assignment                  ; Value ; From ; To           ;
+-----------------------------+-------+------+--------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -            ;
+-----------------------------+-------+------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for mysystem:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 12                    ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 25                    ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; -2500                 ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                                                                ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------------------+
; lpm_file       ; mysystem_nios2_rf_ram_a.mif ; String                                                                                              ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                                      ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 5                           ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 32                          ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                          ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 5                           ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 32                          ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0                      ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                   ;
; INIT_FILE                          ; mysystem_nios2_rf_ram_a.mif ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ffg1             ; Untyped                                                                                                   ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                                                                ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------------------+
; lpm_file       ; mysystem_nios2_rf_ram_b.mif ; String                                                                                              ;
+----------------+-----------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                                      ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 5                           ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 32                          ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                          ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 5                           ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 32                          ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0                      ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                   ;
; INIT_FILE                          ; mysystem_nios2_rf_ram_b.mif ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_gfg1             ; Untyped                                                                                                   ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram ;
+----------------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                      ; Type                                                                                                                                                                                               ;
+----------------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; mysystem_nios2_ociram_default_contents.mif ; String                                                                                                                                                                                             ;
+----------------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                                                                                                                                                                                     ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                                         ; Signed Integer                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                                          ; Signed Integer                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                                        ; Signed Integer                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                                          ; Signed Integer                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE                          ; mysystem_nios2_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Signed Integer                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2m81                            ; Untyped                                                                                                                                                                                                  ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                               ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                     ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                     ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                     ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                     ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                             ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                     ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                     ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                             ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                     ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                             ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                             ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_onchip:onchip ;
+----------------+---------------------+------------------------------------------+
; Parameter Name ; Value               ; Type                                     ;
+----------------+---------------------+------------------------------------------+
; INIT_FILE      ; mysystem_onchip.hex ; String                                   ;
+----------------+---------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; mysystem_onchip.hex  ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_7cg1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst ;
+----------------+------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                          ;
+----------------+------------+-------------------------------------------------------------------------------+
; ARST_LVL       ; '0'        ; Enumerated                                                                    ;
; Tcq            ; 1000000 fs ; Physical                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1 ;
+----------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                  ;
+----------------+------------+-------------------------------------------------------------------------------------------------------+
; tcq            ; 1000000 fs ; Physical                                                                                              ;
+----------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1 ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                         ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; tcq            ; 1000000 fs ; Physical                                                                                                                     ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 43    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 23    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 28    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 24    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 25    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 26    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 27    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 47    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 45    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 50    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 48    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 35    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 33    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 32    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 30    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 54    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 52    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 60    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 59    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 38    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 36    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 61    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 63    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 64    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 65    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 65    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 65    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router:router|mysystem_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_001:router_001|mysystem_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_002:router_002|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_003:router_003|mysystem_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_004|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_002:router_005|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_006|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_007|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_008|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 43    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 23    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 30    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 35    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 33    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 24    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 26    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 27    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 40    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 39    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 38    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 36    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 64    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                          ;
; OUT_BYTE_CNT_H            ; 30    ; Signed Integer                                                                                                          ;
; OUT_BURSTWRAP_H           ; 35    ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 32    ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L ; 30    ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                               ;
; ST_DATA_W      ; 64    ; Signed Integer                                                                                                                                                                                                                               ;
; ST_CHANNEL_W   ; 7     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                          ;
; IN_PKT_ADDR_H                 ; 23    ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 24    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 30    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 32    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 33    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 35    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 36    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 38    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 59    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 60    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 29    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 39    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 40    ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 61    ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 63    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 26    ; Signed Integer                                                                                                          ;
; IN_ST_DATA_W                  ; 64    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                          ;
; OUT_ST_DATA_W                 ; 91    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                          ;
; IN_PKT_ADDR_H                 ; 50    ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 51    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 57    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 59    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 60    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 62    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 63    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 65    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 86    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 87    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 56    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 66    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 67    ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 88    ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 90    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 53    ; Signed Integer                                                                                                          ;
; IN_ST_DATA_W                  ; 91    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_H                ; 23    ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 24    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 30    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 32    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 36    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 38    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 59    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 60    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 29    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 39    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 40    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 61    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 63    ; Signed Integer                                                                                                          ;
; OUT_ST_DATA_W                 ; 64    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 ;
+--------------------+-------+-----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                      ;
+--------------------+-------+-----------------------------------------------------------+
; CMOS_FRAME_WAITCNT ; 1010  ; Unsigned Binary                                           ;
+--------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|command:command1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                               ;
; REF_PER        ; 1024  ; Signed Integer                                                               ;
; SC_CL          ; 3     ; Signed Integer                                                               ;
; SC_RCD         ; 3     ; Signed Integer                                                               ;
; SC_RRD         ; 7     ; Signed Integer                                                               ;
; SC_PM          ; 1     ; Signed Integer                                                               ;
; SC_BL          ; 1     ; Signed Integer                                                               ;
; SDR_BL         ; 111   ; Unsigned Binary                                                              ;
; SDR_BT         ; 0     ; Unsigned Binary                                                              ;
; SDR_CL         ; 011   ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                       ;
; REF_PER        ; 1024  ; Signed Integer                                                                       ;
; SC_CL          ; 3     ; Signed Integer                                                                       ;
; SC_RCD         ; 3     ; Signed Integer                                                                       ;
; SC_RRD         ; 7     ; Signed Integer                                                                       ;
; SC_PM          ; 1     ; Signed Integer                                                                       ;
; SC_BL          ; 1     ; Signed Integer                                                                       ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                      ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                      ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_r9q1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_r9q1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_r9q1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_r9q1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CTRL_640_480_24bit:VGA_CTRL ;
+----------------+------------+------------------------------------------------+
; Parameter Name ; Value      ; Type                                           ;
+----------------+------------+------------------------------------------------+
; VGA_HS_end     ; 0001011111 ; Unsigned Binary                                ;
; hdat_begin     ; 0010001111 ; Unsigned Binary                                ;
; hdat_end       ; 1100001111 ; Unsigned Binary                                ;
; hpixel_end     ; 1100011111 ; Unsigned Binary                                ;
; VGA_VS_end     ; 0000000001 ; Unsigned Binary                                ;
; vdat_begin     ; 0000100010 ; Unsigned Binary                                ;
; vdat_end       ; 1000000010 ; Unsigned Binary                                ;
; vline_end      ; 1000001100 ; Unsigned Binary                                ;
+----------------+------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                             ;
; Entity Instance                           ; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                     ;
; Entity Instance                           ; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                     ;
; Entity Instance                           ; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                     ;
; Entity Instance                           ; mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                         ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CTRL_640_480_24bit:VGA_CTRL"  ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; data_in[18..16] ; Input  ; Info     ; Stuck at GND           ;
; data_in[9..8]   ; Input  ; Info     ; Stuck at GND           ;
; data_in[2..0]   ; Input  ; Info     ; Stuck at GND           ;
; hcount          ; Output ; Info     ; Explicitly unconnected ;
; vcount          ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2"                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1"                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2"                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1"                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port"                                                                                                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[9]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2_DATA             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_LENGTH[8..4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[2..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[3]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_LOAD             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_CLK              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[9]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_DATA             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_MAX_ADDR         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_LENGTH           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_LOAD             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_CLK              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565"                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; cmos_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_frame_href  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_fps_rate    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_in1      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                           ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_004|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_003:router_003|mysystem_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_002:router_002|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_001:router_001|mysystem_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router:router|mysystem_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_uart_0:uart_0"                                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; arst_i ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_onchip:onchip" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_pib:the_mysystem_nios2_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo|mysystem_nios2_nios2_oci_fifo_wrptr_inc:the_mysystem_nios2_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dtrace:the_mysystem_nios2_nios2_oci_dtrace|mysystem_nios2_nios2_oci_td_mode:mysystem_nios2_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_itrace:the_mysystem_nios2_nios2_oci_itrace"                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_xbrk:the_mysystem_nios2_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci"           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_test_bench:the_mysystem_nios2_test_bench" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                         ;
+-----------------+-------+----------+---------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                    ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0|mysystem_nios2:nios2" ;
+--------------+--------+----------+---------------------------+
; Port         ; Type   ; Severity ; Details                   ;
+--------------+--------+----------+---------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected    ;
+--------------+--------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mysystem:u0"                                                                                                                                                                                       ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pio_key_export       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pio_key_export[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; pio_reset_out_export ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 120                         ;
; cycloneiii_ff         ; 1639                        ;
;     CLR               ; 550                         ;
;     CLR SCLR          ; 7                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 113                         ;
;     ENA               ; 209                         ;
;     ENA CLR           ; 327                         ;
;     ENA CLR SCLR      ; 55                          ;
;     ENA CLR SLD       ; 25                          ;
;     ENA SCLR          ; 15                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 18                          ;
;     SLD               ; 16                          ;
;     plain             ; 245                         ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 2397                        ;
;     arith             ; 232                         ;
;         2 data inputs ; 175                         ;
;         3 data inputs ; 57                          ;
;     normal            ; 2165                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 318                         ;
;         3 data inputs ; 625                         ;
;         4 data inputs ; 1161                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 2.93                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 91                                       ;
; cycloneiii_ff         ; 77                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 19                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 121                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 113                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 25                                       ;
;         4 data inputs ; 59                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.89                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Oct 26 00:49:37 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov7670_debug -c ov7670_debug
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "mysystem.qsys"
Info (12250): 2019.10.26.00:49:51 Progress: Loading ov7670/mysystem.qsys
Info (12250): 2019.10.26.00:49:51 Progress: Reading input file
Info (12250): 2019.10.26.00:49:51 Progress: Adding clk_0 [clock_source 13.0]
Warning (12251): Clk_0: Used clock_source 18.1 (instead of 13.0)
Info (12250): 2019.10.26.00:49:52 Progress: Parameterizing module clk_0
Info (12250): 2019.10.26.00:49:52 Progress: Adding nios2 [altera_nios2_qsys 13.0]
Warning (12251): Nios2: Used altera_nios2_qsys 16.1 (instead of 13.0)
Info (12250): 2019.10.26.00:49:52 Progress: Parameterizing module nios2
Info (12250): 2019.10.26.00:49:52 Progress: Adding onchip [altera_avalon_onchip_memory2 13.0.1]
Warning (12251): Onchip: Used altera_avalon_onchip_memory2 18.1 (instead of 13.0.1)
Info (12250): 2019.10.26.00:49:52 Progress: Parameterizing module onchip
Info (12250): 2019.10.26.00:49:52 Progress: Adding oc_iic_0 [oc_iic 1.0]
Info (12250): 2019.10.26.00:49:53 Progress: Parameterizing module oc_iic_0
Info (12250): 2019.10.26.00:49:53 Progress: Adding uart_0 [altera_avalon_uart 13.0.1]
Warning (12251): Uart_0: Used altera_avalon_uart 18.1 (instead of 13.0.1)
Info (12250): 2019.10.26.00:49:53 Progress: Parameterizing module uart_0
Info (12250): 2019.10.26.00:49:53 Progress: Adding pio_led [altera_avalon_pio 13.0.1]
Warning (12251): Pio_led: Used altera_avalon_pio 18.1 (instead of 13.0.1)
Info (12250): 2019.10.26.00:49:53 Progress: Parameterizing module pio_led
Info (12250): 2019.10.26.00:49:53 Progress: Adding pio_key [altera_avalon_pio 13.0.1]
Warning (12251): Pio_key: Used altera_avalon_pio 18.1 (instead of 13.0.1)
Info (12250): 2019.10.26.00:49:53 Progress: Parameterizing module pio_key
Info (12250): 2019.10.26.00:49:53 Progress: Adding pio_reset [altera_avalon_pio 13.0.1]
Warning (12251): Pio_reset: Used altera_avalon_pio 18.1 (instead of 13.0.1)
Info (12250): 2019.10.26.00:49:53 Progress: Parameterizing module pio_reset
Info (12250): 2019.10.26.00:49:53 Progress: Building connections
Info (12250): 2019.10.26.00:49:53 Progress: Parameterizing connections
Info (12250): 2019.10.26.00:49:53 Progress: Validating
Info (12250): 2019.10.26.00:49:53 Progress: Done reading input file
Warning (12251): Mysystem.nios2: Nios II Classic cores are no longer recommended for new projects
Info (12250): Mysystem.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Mysystem: Generating mysystem "mysystem" for QUARTUS_SYNTH
Info (12250): Nios2: Starting RTL generation for module 'mysystem_nios2'
Info (12250): Nios2:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=mysystem_nios2 --dir=/tmp/alt8195_7806661370850142369.dir/0002_nios2_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64 --verilog --config=/tmp/alt8195_7806661370850142369.dir/0002_nios2_gen//mysystem_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2: # 2019.10.26 00:49:58 (*) Starting Nios II generation
Info (12250): Nios2: # 2019.10.26 00:49:58 (*)   Checking for plaintext license.
Info (12250): Nios2: # 2019.10.26 00:49:59 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64
Info (12250): Nios2: # 2019.10.26 00:49:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2: # 2019.10.26 00:49:59 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2: # 2019.10.26 00:49:59 (*)   Plaintext license not found.
Info (12250): Nios2: # 2019.10.26 00:49:59 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2: # 2019.10.26 00:49:59 (*)   Elaborating CPU configuration settings
Info (12250): Nios2: # 2019.10.26 00:49:59 (*)   Creating all objects for CPU
Info (12250): Nios2: # 2019.10.26 00:50:00 (*)   Generating RTL from CPU objects
Info (12250): Nios2: # 2019.10.26 00:50:00 (*)   Creating plain-text RTL
Info (12250): Nios2: # 2019.10.26 00:50:01 (*) Done Nios II generation
Info (12250): Nios2: Done RTL generation for module 'mysystem_nios2'
Info (12250): Nios2: "mysystem" instantiated altera_nios2_qsys "nios2"
Info (12250): Onchip: Starting RTL generation for module 'mysystem_onchip'
Info (12250): Onchip:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip --dir=/tmp/alt8195_7806661370850142369.dir/0003_onchip_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0003_onchip_gen//mysystem_onchip_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip: Done RTL generation for module 'mysystem_onchip'
Info (12250): Onchip: "mysystem" instantiated altera_avalon_onchip_memory2 "onchip"
Info (12250): Oc_iic_0: "mysystem" instantiated oc_iic "oc_iic_0"
Info (12250): Uart_0: Starting RTL generation for module 'mysystem_uart_0'
Info (12250): Uart_0:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mysystem_uart_0 --dir=/tmp/alt8195_7806661370850142369.dir/0005_uart_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0005_uart_0_gen//mysystem_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'mysystem_uart_0'
Info (12250): Uart_0: "mysystem" instantiated altera_avalon_uart "uart_0"
Info (12250): Pio_led: Starting RTL generation for module 'mysystem_pio_led'
Info (12250): Pio_led:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_led --dir=/tmp/alt8195_7806661370850142369.dir/0006_pio_led_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0006_pio_led_gen//mysystem_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_led: Done RTL generation for module 'mysystem_pio_led'
Info (12250): Pio_led: "mysystem" instantiated altera_avalon_pio "pio_led"
Info (12250): Pio_key: Starting RTL generation for module 'mysystem_pio_key'
Info (12250): Pio_key:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_key --dir=/tmp/alt8195_7806661370850142369.dir/0007_pio_key_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0007_pio_key_gen//mysystem_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_key: Done RTL generation for module 'mysystem_pio_key'
Info (12250): Pio_key: "mysystem" instantiated altera_avalon_pio "pio_key"
Info (12250): Pio_reset: Starting RTL generation for module 'mysystem_pio_reset'
Info (12250): Pio_reset:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_reset --dir=/tmp/alt8195_7806661370850142369.dir/0008_pio_reset_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0008_pio_reset_gen//mysystem_pio_reset_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_reset: Done RTL generation for module 'mysystem_pio_reset'
Info (12250): Pio_reset: "mysystem" instantiated altera_avalon_pio "pio_reset"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "mysystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "mysystem" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "mysystem" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info (12250): Onchip_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_s1_translator"
Info (12250): Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info (12250): Onchip_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_s1_agent"
Info (12250): Onchip_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Oc_iic_0_av_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "oc_iic_0_av_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv
Info (12250): Oc_iic_0_av_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "oc_iic_0_av_rsp_width_adapter"
Info (12250): Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Mysystem: Done "mysystem" with 34 modules, 60 files
Info (12249): Finished elaborating Platform Designer system entity "mysystem.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_WR_FIFO.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_RD_FIFO.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_Control_4Port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/control_interface.v
    Info (12023): Found entity 1: control_interface File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/command.v
    Info (12023): Found entity 1: command File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_debug.v
    Info (12023): Found entity 1: ov7670_debug File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file CMOS_Capture_RGB565.v
    Info (12023): Found entity 1: CMOS_Capture_RGB565 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/CMOS_Capture_RGB565.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file VGA_CTRL_640_480_24bit.v
    Info (12023): Found entity 1: VGA_CTRL_640_480_24bit File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/VGA_CTRL_640_480_24bit.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/mysystem.v
    Info (12023): Found entity 1: mysystem File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_bit_ctrl-structural File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd Line: 138
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd Line: 109
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_byte_ctrl-structural File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 107
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/mysystem/submodules/i2c_master_top.vhd
    Info (12022): Found design unit 1: i2c_master_top-structural File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_top.vhd Line: 95
    Info (12023): Found entity 1: i2c_master_top File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_top.vhd Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_irq_mapper.sv
    Info (12023): Found entity 1: mysystem_irq_mapper File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v
    Info (12023): Found entity 1: mysystem_mm_interconnect_0 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_001 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_cmd_demux File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_cmd_demux_001 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_cmd_mux File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_cmd_mux_001 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_router_default_decode File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: mysystem_mm_interconnect_0_router File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_router_001_default_decode File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: mysystem_mm_interconnect_0_router_001 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_router_002_default_decode File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: mysystem_mm_interconnect_0_router_002 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_router_003_default_decode File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: mysystem_mm_interconnect_0_router_003 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_router_004_default_decode File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: mysystem_mm_interconnect_0_router_004 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_rsp_demux_001 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_rsp_mux File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_rsp_mux_001 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/mysystem/submodules/mysystem_nios2.v
    Info (12023): Found entity 1: mysystem_nios2_register_bank_a_module File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 21
    Info (12023): Found entity 2: mysystem_nios2_register_bank_b_module File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 87
    Info (12023): Found entity 3: mysystem_nios2_nios2_oci_debug File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 153
    Info (12023): Found entity 4: mysystem_nios2_ociram_sp_ram_module File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 295
    Info (12023): Found entity 5: mysystem_nios2_nios2_ocimem File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 359
    Info (12023): Found entity 6: mysystem_nios2_nios2_avalon_reg File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 543
    Info (12023): Found entity 7: mysystem_nios2_nios2_oci_break File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 636
    Info (12023): Found entity 8: mysystem_nios2_nios2_oci_xbrk File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 931
    Info (12023): Found entity 9: mysystem_nios2_nios2_oci_dbrk File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1138
    Info (12023): Found entity 10: mysystem_nios2_nios2_oci_itrace File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1325
    Info (12023): Found entity 11: mysystem_nios2_nios2_oci_td_mode File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1649
    Info (12023): Found entity 12: mysystem_nios2_nios2_oci_dtrace File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1717
    Info (12023): Found entity 13: mysystem_nios2_nios2_oci_compute_input_tm_cnt File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1812
    Info (12023): Found entity 14: mysystem_nios2_nios2_oci_fifo_wrptr_inc File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1884
    Info (12023): Found entity 15: mysystem_nios2_nios2_oci_fifo_cnt_inc File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1927
    Info (12023): Found entity 16: mysystem_nios2_nios2_oci_fifo File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1974
    Info (12023): Found entity 17: mysystem_nios2_nios2_oci_pib File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2476
    Info (12023): Found entity 18: mysystem_nios2_nios2_oci_im File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2545
    Info (12023): Found entity 19: mysystem_nios2_nios2_performance_monitors File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2662
    Info (12023): Found entity 20: mysystem_nios2_nios2_oci File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2679
    Info (12023): Found entity 21: mysystem_nios2 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 3188
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: mysystem_nios2_jtag_debug_module_sysclk File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_tck.v
    Info (12023): Found entity 1: mysystem_nios2_jtag_debug_module_tck File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: mysystem_nios2_jtag_debug_module_wrapper File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_nios2_oci_test_bench.v
    Info (12023): Found entity 1: mysystem_nios2_oci_test_bench File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_nios2_test_bench.v
    Info (12023): Found entity 1: mysystem_nios2_test_bench File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_onchip.v
    Info (12023): Found entity 1: mysystem_onchip File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_onchip.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_pio_key.v
    Info (12023): Found entity 1: mysystem_pio_key File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_pio_led.v
    Info (12023): Found entity 1: mysystem_pio_led File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_pio_reset.v
    Info (12023): Found entity 1: mysystem_pio_reset File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_reset.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/mysystem/submodules/mysystem_uart_0.v
    Info (12023): Found entity 1: mysystem_uart_0_tx File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v Line: 21
    Info (12023): Found entity 2: mysystem_uart_0_rx_stimulus_source File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v Line: 194
    Info (12023): Found entity 3: mysystem_uart_0_rx File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v Line: 288
    Info (12023): Found entity 4: mysystem_uart_0_regs File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v Line: 547
    Info (12023): Found entity 5: mysystem_uart_0 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v Line: 804
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/oc_i2c_master.v
    Info (12023): Found entity 1: oc_i2c_master File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/oc_i2c_master.v Line: 17
Warning (10037): Verilog HDL or VHDL warning at mysystem_nios2.v(1617): conditional expression evaluates to a constant File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1617
Warning (10037): Verilog HDL or VHDL warning at mysystem_nios2.v(1619): conditional expression evaluates to a constant File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1619
Warning (10037): Verilog HDL or VHDL warning at mysystem_nios2.v(1777): conditional expression evaluates to a constant File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1777
Warning (10037): Verilog HDL or VHDL warning at mysystem_nios2.v(2607): conditional expression evaluates to a constant File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2607
Info (12127): Elaborating entity "ov7670_debug" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ov7670_debug.v(174): object "sdr_rd2_clk" assigned a value but never read File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 174
Warning (10036): Verilog HDL or VHDL warning at ov7670_debug.v(177): object "sdr_rd2_rdreq" assigned a value but never read File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 177
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 107
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v Line: 102
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v Line: 102
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v Line: 102
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "mysystem" for hierarchy "mysystem:u0" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 119
Info (12128): Elaborating entity "mysystem_nios2" for hierarchy "mysystem:u0|mysystem_nios2:nios2" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 110
Info (12128): Elaborating entity "mysystem_nios2_test_bench" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_test_bench:the_mysystem_nios2_test_bench" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 3856
Info (12128): Elaborating entity "mysystem_nios2_register_bank_a_module" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 4341
Info (12128): Elaborating entity "altsyncram" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 58
Info (12130): Elaborated megafunction instantiation "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 58
Info (12133): Instantiated megafunction "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mysystem_nios2_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffg1.tdf
    Info (12023): Found entity 1: altsyncram_ffg1 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ffg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ffg1" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_ffg1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mysystem_nios2_register_bank_b_module" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 4362
Info (12128): Elaborating entity "altsyncram" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 124
Info (12130): Elaborated megafunction instantiation "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 124
Info (12133): Instantiated megafunction "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 124
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mysystem_nios2_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfg1.tdf
    Info (12023): Found entity 1: altsyncram_gfg1 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_gfg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gfg1" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_gfg1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 4831
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_debug" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2860
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 220
Info (12130): Elaborated megafunction instantiation "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 220
Info (12133): Instantiated megafunction "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "mysystem_nios2_nios2_ocimem" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2880
Info (12128): Elaborating entity "mysystem_nios2_ociram_sp_ram_module" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 510
Info (12128): Elaborating entity "altsyncram" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 335
Info (12130): Elaborated megafunction instantiation "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 335
Info (12133): Instantiated megafunction "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 335
    Info (12134): Parameter "init_file" = "mysystem_nios2_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_2m81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2m81:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mysystem_nios2_nios2_avalon_reg" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2899
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_break" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2930
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_xbrk" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_xbrk:the_mysystem_nios2_nios2_oci_xbrk" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2951
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_dbrk" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2977
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_itrace" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_itrace:the_mysystem_nios2_nios2_oci_itrace" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2996
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_dtrace" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dtrace:the_mysystem_nios2_nios2_oci_dtrace" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 3011
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_td_mode" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_dtrace:the_mysystem_nios2_nios2_oci_dtrace|mysystem_nios2_nios2_oci_td_mode:mysystem_nios2_nios2_oci_trc_ctrl_td_mode" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 1766
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_fifo" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 3030
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_compute_input_tm_cnt" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo|mysystem_nios2_nios2_oci_compute_input_tm_cnt:the_mysystem_nios2_nios2_oci_compute_input_tm_cnt" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2101
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_fifo_wrptr_inc" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo|mysystem_nios2_nios2_oci_fifo_wrptr_inc:the_mysystem_nios2_nios2_oci_fifo_wrptr_inc" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2110
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_fifo_cnt_inc" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo|mysystem_nios2_nios2_oci_fifo_cnt_inc:the_mysystem_nios2_nios2_oci_fifo_cnt_inc" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2119
Info (12128): Elaborating entity "mysystem_nios2_oci_test_bench" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo|mysystem_nios2_oci_test_bench:the_mysystem_nios2_oci_test_bench" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2127
Warning (12158): Entity "mysystem_nios2_oci_test_bench" contains only dangling pins File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 2127
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_pib" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_pib:the_mysystem_nios2_nios2_oci_pib" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 3040
Info (12128): Elaborating entity "mysystem_nios2_nios2_oci_im" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_im:the_mysystem_nios2_nios2_oci_im" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 3061
Info (12128): Elaborating entity "mysystem_nios2_jtag_debug_module_wrapper" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v Line: 3166
Info (12128): Elaborating entity "mysystem_nios2_jtag_debug_module_tck" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v Line: 166
Info (12128): Elaborating entity "mysystem_nios2_jtag_debug_module_sysclk" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v Line: 219
Info (12130): Elaborated megafunction instantiation "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v Line: 219
Info (12133): Instantiated megafunction "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy" with the following parameter: File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v Line: 219
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "mysystem_onchip" for hierarchy "mysystem:u0|mysystem_onchip:onchip" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 124
Info (12128): Elaborating entity "altsyncram" for hierarchy "mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_onchip.v Line: 69
Info (12130): Elaborated megafunction instantiation "mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_onchip.v Line: 69
Info (12133): Instantiated megafunction "mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram" with the following parameter: File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_onchip.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "mysystem_onchip.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7cg1.tdf
    Info (12023): Found entity 1: altsyncram_7cg1 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_7cg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7cg1" for hierarchy "mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram|altsyncram_7cg1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "mysystem_onchip.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "mysystem_onchip.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "mysystem_onchip.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "mysystem_onchip.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "mysystem_onchip.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "mysystem_onchip.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "mysystem_onchip.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "mysystem_onchip.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "mysystem_onchip.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "mysystem_onchip.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "mysystem_onchip.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex Line: 11
Info (12128): Elaborating entity "oc_i2c_master" for hierarchy "mysystem:u0|oc_i2c_master:oc_iic_0" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 139
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/oc_i2c_master.v Line: 124
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_top.vhd Line: 269
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 159
Info (12128): Elaborating entity "mysystem_uart_0" for hierarchy "mysystem:u0|mysystem_uart_0:uart_0" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 154
Info (12128): Elaborating entity "mysystem_uart_0_tx" for hierarchy "mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v Line: 878
Info (12128): Elaborating entity "mysystem_uart_0_rx" for hierarchy "mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v Line: 896
Info (12128): Elaborating entity "mysystem_uart_0_rx_stimulus_source" for hierarchy "mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|mysystem_uart_0_rx_stimulus_source:the_mysystem_uart_0_rx_stimulus_source" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v Line: 366
Info (12128): Elaborating entity "mysystem_uart_0_regs" for hierarchy "mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_regs:the_mysystem_uart_0_regs" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v Line: 927
Info (12128): Elaborating entity "mysystem_pio_led" for hierarchy "mysystem:u0|mysystem_pio_led:pio_led" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 165
Info (12128): Elaborating entity "mysystem_pio_key" for hierarchy "mysystem:u0|mysystem_pio_key:pio_key" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 177
Info (12128): Elaborating entity "mysystem_pio_reset" for hierarchy "mysystem:u0|mysystem_pio_reset:pio_reset" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 188
Info (12128): Elaborating entity "mysystem_mm_interconnect_0" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 250
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 627
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 687
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 751
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 815
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 879
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 943
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 1007
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 1071
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 1216
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 1297
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 1381
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 1422
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 1506
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 1547
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_router" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router:router" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2188
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_router_default_decode" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router:router|mysystem_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_router_001" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_001:router_001" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2204
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_router_001_default_decode" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_001:router_001|mysystem_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_router_002" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_002:router_002" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2220
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_router_002_default_decode" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_002:router_002|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_router_003" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_003:router_003" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2236
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_router_003_default_decode" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_003:router_003|mysystem_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_router_004" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_004" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2252
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_router_004_default_decode" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_004:router_004|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2366
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_cmd_demux" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2419
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_cmd_demux_001" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2442
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_cmd_mux" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2465
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_cmd_mux_001" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2482
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_rsp_demux_001" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2613
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_rsp_mux" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2757
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_rsp_mux_001" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2780
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2846
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2912
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_avalon_st_adapter" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2941
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v Line: 2970
Info (12128): Elaborating entity "mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "mysystem_irq_mapper" for hierarchy "mysystem:u0|mysystem_irq_mapper:irq_mapper" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 259
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mysystem:u0|altera_reset_controller:rst_controller" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 322
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mysystem:u0|altera_reset_controller:rst_controller_001" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v Line: 385
Info (12128): Elaborating entity "CMOS_Capture_RGB565" for hierarchy "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 146
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 241
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(442): truncated value with size 10 to match size of target (9) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 442
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 10 to match size of target (9) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 460
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 196
Warning (10230): Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/control_interface.v Line: 104
Warning (10230): Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/control_interface.v Line: 108
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|command:command1" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 222
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 225
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 225
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 225
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 231
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/sdr_data_path.v Line: 24
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 244
Warning (272007): Device family Cyclone IV E does not have M10K blocks -- using available memory blocks File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12133): Instantiated megafunction "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M10K blocks -- using available memory blocks File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_r9q1.tdf
    Info (12023): Found entity 1: dcfifo_r9q1 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_r9q1" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_gray2bin_6ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_graycounter_577.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_graycounter_1lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ts81.tdf
    Info (12023): Found entity 1: altsyncram_ts81 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ts81" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/cmpr_n76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:rdempty_eq_comp" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf Line: 80
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 272
Info (12128): Elaborating entity "VGA_CTRL_640_480_24bit" for hierarchy "VGA_CTRL_640_480_24bit:VGA_CTRL" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 255
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.10.26.00:50:15 Progress: Loading sld32d7614c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32d7614c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[0]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[1]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[2]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[3]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[4]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[5]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[6]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[7]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[8]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[9]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[10]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[11]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[12]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[13]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[14]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[15]" File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 521
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_rst_n" is stuck at VCC File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 54
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 55
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 66
    Warning (13410): Pin "VGA_RED[0]" is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 74
    Warning (13410): Pin "VGA_RED[1]" is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 74
    Warning (13410): Pin "VGA_RED[2]" is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 74
    Warning (13410): Pin "VGA_GREEN[0]" is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 75
    Warning (13410): Pin "VGA_GREEN[1]" is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 75
    Warning (13410): Pin "VGA_BLUE[0]" is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 76
    Warning (13410): Pin "VGA_BLUE[1]" is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 76
    Warning (13410): Pin "VGA_BLUE[2]" is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 76
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 185 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/output_files/ov7670_debug.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Info (15717): Design contains 21 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "uart_0_txd" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 44
    Info (15719): Pin "sdram_dqm[0]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 64
    Info (15719): Pin "sdram_dqm[1]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 64
    Info (15719): Pin "sdram_addr[12]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 66
    Info (15719): Pin "VGA_DCLK" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 70
    Info (15719): Pin "VGA_BLANK" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 73
    Info (15719): Pin "VGA_RED[0]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 74
    Info (15719): Pin "VGA_RED[1]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 74
    Info (15719): Pin "VGA_RED[2]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 74
    Info (15719): Pin "VGA_GREEN[0]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 75
    Info (15719): Pin "VGA_GREEN[1]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 75
    Info (15719): Pin "VGA_BLUE[0]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 76
    Info (15719): Pin "VGA_BLUE[1]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 76
    Info (15719): Pin "VGA_BLUE[2]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 76
    Info (15719): Pin "pio_led[0]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 79
    Info (15719): Pin "pio_led[1]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 79
    Info (15719): Pin "pio_led[2]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 79
    Info (15719): Pin "pio_led[3]" is virtual output pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 79
    Info (15718): Pin "pio_key[0]" is virtual input pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 78
    Info (15718): Pin "pio_key[1]" is virtual input pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 78
    Info (15718): Pin "uart_0_rxd" is virtual input pin File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 43
Info (21057): Implemented 3327 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 3073 logic cells
    Info (21064): Implemented 176 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 1168 megabytes
    Info: Processing ended: Sat Oct 26 00:50:30 2019
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:02:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/output_files/ov7670_debug.map.smsg.


