

================================================================
== Vitis HLS Report for 'Filter_vertical_HW_1'
================================================================
* Date:           Fri Oct 27 15:51:12 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ese532_hw7
* Solution:       P4 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.223 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     4277|   255708|  28.515 us|  1.705 ms|  4277|  255708|     none|
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_113_2_VITIS_LOOP_114_3  |     3318|     3318|         2|          1|          1|     3318|       yes|
        |- VITIS_LOOP_119_4                   |      956|   252386|       956|          -|          -|  1 ~ 264|        no|
        | + VITIS_LOOP_120_5                  |      477|      477|         5|          1|          1|      474|       yes|
        | + VITIS_LOOP_134_7                  |      474|      474|         2|          1|          1|      474|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 5, States = { 6 7 8 9 10 }
  Pipeline-2 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 11 6 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Input_local_0 = alloca i64 1" [Filter.cpp:107]   --->   Operation 15 'alloca' 'Input_local_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Input_local_1 = alloca i64 1" [Filter.cpp:107]   --->   Operation 16 'alloca' 'Input_local_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Input_local_2 = alloca i64 1" [Filter.cpp:107]   --->   Operation 17 'alloca' 'Input_local_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Input_local_3 = alloca i64 1" [Filter.cpp:107]   --->   Operation 18 'alloca' 'Input_local_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Input_local_4 = alloca i64 1" [Filter.cpp:107]   --->   Operation 19 'alloca' 'Input_local_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Input_local_5 = alloca i64 1" [Filter.cpp:107]   --->   Operation 20 'alloca' 'Input_local_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Input_local_6 = alloca i64 1" [Filter.cpp:107]   --->   Operation 21 'alloca' 'Input_local_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outStream, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outStream, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outStream, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tempStream, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tempStream, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tempStream, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outStream, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tempStream, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%br_ln113 = br void" [Filter.cpp:113]   --->   Operation 30 'br' 'br_ln113' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %entry, i12 %add_ln113, void %.split6123.i" [Filter.cpp:113]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i3 0, void %entry, i3 %select_ln113, void %.split6123.i" [Filter.cpp:115]   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i = phi i9 0, void %entry, i9 %add_ln114, void %.split6123.i" [Filter.cpp:114]   --->   Operation 33 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.96ns)   --->   "%add_ln113 = add i12 %indvar_flatten, i12 1" [Filter.cpp:113]   --->   Operation 34 'add' 'add_ln113' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.86ns)   --->   "%icmp_ln113 = icmp_eq  i12 %indvar_flatten, i12 3318" [Filter.cpp:113]   --->   Operation 36 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %.split8.i, void %.preheader1.i.preheader" [Filter.cpp:113]   --->   Operation 37 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln114 = icmp_eq  i9 %i, i9 474" [Filter.cpp:114]   --->   Operation 38 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.45ns)   --->   "%select_ln103 = select i1 %icmp_ln114, i9 0, i9 %i" [Filter.cpp:103]   --->   Operation 39 'select' 'select_ln103' <Predicate = (!icmp_ln113)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.74ns)   --->   "%add_ln113_1 = add i3 %j, i3 1" [Filter.cpp:113]   --->   Operation 40 'add' 'add_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln113 = select i1 %icmp_ln114, i3 %add_ln113_1, i3 %j" [Filter.cpp:113]   --->   Operation 41 'select' 'select_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.88ns)   --->   "%switch_ln115 = switch i3 %select_ln113, void %branch6.i, i3 0, void %branch0.i, i3 1, void %branch1.i, i3 2, void %branch2.i, i3 3, void %branch3.i, i3 4, void %branch4.i, i3 5, void %branch5.i" [Filter.cpp:115]   --->   Operation 42 'switch' 'switch_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.88>
ST_2 : Operation 43 [1/1] (0.92ns)   --->   "%add_ln114 = add i9 %select_ln103, i9 1" [Filter.cpp:114]   --->   Operation 43 'add' 'add_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.51>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3318, i64 3318, i64 3318"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%i_cast_i = zext i9 %select_ln103" [Filter.cpp:103]   --->   Operation 48 'zext' 'i_cast_i' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.16ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %tempStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'read' 'tmp' <Predicate = (!icmp_ln113)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%Input_local_0_addr = getelementptr i8 %Input_local_0, i64 0, i64 %i_cast_i" [Filter.cpp:115]   --->   Operation 51 'getelementptr' 'Input_local_0_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%Input_local_1_addr = getelementptr i8 %Input_local_1, i64 0, i64 %i_cast_i" [Filter.cpp:115]   --->   Operation 52 'getelementptr' 'Input_local_1_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%Input_local_2_addr = getelementptr i8 %Input_local_2, i64 0, i64 %i_cast_i" [Filter.cpp:115]   --->   Operation 53 'getelementptr' 'Input_local_2_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%Input_local_3_addr = getelementptr i8 %Input_local_3, i64 0, i64 %i_cast_i" [Filter.cpp:115]   --->   Operation 54 'getelementptr' 'Input_local_3_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%Input_local_4_addr = getelementptr i8 %Input_local_4, i64 0, i64 %i_cast_i" [Filter.cpp:115]   --->   Operation 55 'getelementptr' 'Input_local_4_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%Input_local_5_addr = getelementptr i8 %Input_local_5, i64 0, i64 %i_cast_i" [Filter.cpp:115]   --->   Operation 56 'getelementptr' 'Input_local_5_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%Input_local_6_addr = getelementptr i8 %Input_local_6, i64 0, i64 %i_cast_i" [Filter.cpp:115]   --->   Operation 57 'getelementptr' 'Input_local_6_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.35ns)   --->   "%store_ln115 = store i8 %tmp, i9 %Input_local_5_addr" [Filter.cpp:115]   --->   Operation 58 'store' 'store_ln115' <Predicate = (select_ln113 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln115 = br void %.split6123.i" [Filter.cpp:115]   --->   Operation 59 'br' 'br_ln115' <Predicate = (select_ln113 == 5)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.35ns)   --->   "%store_ln115 = store i8 %tmp, i9 %Input_local_4_addr" [Filter.cpp:115]   --->   Operation 60 'store' 'store_ln115' <Predicate = (select_ln113 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln115 = br void %.split6123.i" [Filter.cpp:115]   --->   Operation 61 'br' 'br_ln115' <Predicate = (select_ln113 == 4)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.35ns)   --->   "%store_ln115 = store i8 %tmp, i9 %Input_local_3_addr" [Filter.cpp:115]   --->   Operation 62 'store' 'store_ln115' <Predicate = (select_ln113 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln115 = br void %.split6123.i" [Filter.cpp:115]   --->   Operation 63 'br' 'br_ln115' <Predicate = (select_ln113 == 3)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.35ns)   --->   "%store_ln115 = store i8 %tmp, i9 %Input_local_2_addr" [Filter.cpp:115]   --->   Operation 64 'store' 'store_ln115' <Predicate = (select_ln113 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln115 = br void %.split6123.i" [Filter.cpp:115]   --->   Operation 65 'br' 'br_ln115' <Predicate = (select_ln113 == 2)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.35ns)   --->   "%store_ln115 = store i8 %tmp, i9 %Input_local_1_addr" [Filter.cpp:115]   --->   Operation 66 'store' 'store_ln115' <Predicate = (select_ln113 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln115 = br void %.split6123.i" [Filter.cpp:115]   --->   Operation 67 'br' 'br_ln115' <Predicate = (select_ln113 == 1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.35ns)   --->   "%store_ln115 = store i8 %tmp, i9 %Input_local_0_addr" [Filter.cpp:115]   --->   Operation 68 'store' 'store_ln115' <Predicate = (select_ln113 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln115 = br void %.split6123.i" [Filter.cpp:115]   --->   Operation 69 'br' 'br_ln115' <Predicate = (select_ln113 == 0)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.35ns)   --->   "%store_ln115 = store i8 %tmp, i9 %Input_local_6_addr" [Filter.cpp:115]   --->   Operation 70 'store' 'store_ln115' <Predicate = (select_ln113 == 7) | (select_ln113 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln115 = br void %.split6123.i" [Filter.cpp:115]   --->   Operation 71 'br' 'br_ln115' <Predicate = (select_ln113 == 7) | (select_ln113 == 6)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.48>
ST_4 : Operation 72 [1/1] (0.48ns)   --->   "%br_ln119 = br void %.preheader1.i" [Filter.cpp:119]   --->   Operation 72 'br' 'br_ln119' <Predicate = true> <Delay = 0.48>

State 5 <SV = 3> <Delay = 0.92>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%Y = phi i9 %Y_1, void, i9 0, void %.preheader1.i.preheader"   --->   Operation 73 'phi' 'Y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.85ns)   --->   "%icmp_ln119 = icmp_eq  i9 %Y, i9 264" [Filter.cpp:119]   --->   Operation 74 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 264, i64 132"   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.92ns)   --->   "%Y_1 = add i9 %Y, i9 1" [Filter.cpp:119]   --->   Operation 76 'add' 'Y_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %.split4.i, void %Filter_vertical_HW.1.exit" [Filter.cpp:119]   --->   Operation 77 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [Filter.cpp:103]   --->   Operation 78 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.48ns)   --->   "%br_ln120 = br void" [Filter.cpp:120]   --->   Operation 79 'br' 'br_ln120' <Predicate = (!icmp_ln119)> <Delay = 0.48>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%X = phi i9 0, void %.split4.i, i9 %add_ln120, void %.split.i" [Filter.cpp:120]   --->   Operation 80 'phi' 'X' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.92ns)   --->   "%add_ln120 = add i9 %X, i9 1" [Filter.cpp:120]   --->   Operation 81 'add' 'add_ln120' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.85ns)   --->   "%icmp_ln120 = icmp_eq  i9 %X, i9 474" [Filter.cpp:120]   --->   Operation 82 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 474, i64 474, i64 474"   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %.split.i, void" [Filter.cpp:120]   --->   Operation 84 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i9 %X" [Filter.cpp:120]   --->   Operation 85 'zext' 'zext_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%Input_local_3_addr_1 = getelementptr i8 %Input_local_3, i64 0, i64 %zext_ln120" [Filter.cpp:128]   --->   Operation 86 'getelementptr' 'Input_local_3_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (1.35ns)   --->   "%Input_local_3_load = load i9 %Input_local_3_addr_1" [Filter.cpp:128]   --->   Operation 87 'load' 'Input_local_3_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>

State 7 <SV = 5> <Delay = 2.44>
ST_7 : Operation 88 [1/2] (1.35ns)   --->   "%Input_local_3_load = load i9 %Input_local_3_addr_1" [Filter.cpp:128]   --->   Operation 88 'load' 'Input_local_3_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i8 %Input_local_3_load" [Filter.cpp:128]   --->   Operation 89 'zext' 'zext_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 90 [3/3] (1.08ns) (grouped into DSP with root node add_ln128)   --->   "%mul_ln128 = mul i15 %zext_ln128_2, i15 98" [Filter.cpp:128]   --->   Operation 90 'mul' 'mul_ln128' <Predicate = (!icmp_ln120)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%Input_local_0_addr_1 = getelementptr i8 %Input_local_0, i64 0, i64 %zext_ln120" [Filter.cpp:128]   --->   Operation 91 'getelementptr' 'Input_local_0_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (1.35ns)   --->   "%Input_local_0_load = load i9 %Input_local_0_addr_1" [Filter.cpp:128]   --->   Operation 92 'load' 'Input_local_0_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%Input_local_1_addr_1 = getelementptr i8 %Input_local_1, i64 0, i64 %zext_ln120" [Filter.cpp:128]   --->   Operation 93 'getelementptr' 'Input_local_1_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (1.35ns)   --->   "%Input_local_1_load = load i9 %Input_local_1_addr_1" [Filter.cpp:128]   --->   Operation 94 'load' 'Input_local_1_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%Input_local_2_addr_1 = getelementptr i8 %Input_local_2, i64 0, i64 %zext_ln120" [Filter.cpp:128]   --->   Operation 95 'getelementptr' 'Input_local_2_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (1.35ns)   --->   "%Input_local_2_load = load i9 %Input_local_2_addr_1" [Filter.cpp:128]   --->   Operation 96 'load' 'Input_local_2_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_8 : Operation 97 [2/3] (1.08ns) (grouped into DSP with root node add_ln128)   --->   "%mul_ln128 = mul i15 %zext_ln128_2, i15 98" [Filter.cpp:128]   --->   Operation 97 'mul' 'mul_ln128' <Predicate = (!icmp_ln120)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%Input_local_4_addr_1 = getelementptr i8 %Input_local_4, i64 0, i64 %zext_ln120" [Filter.cpp:128]   --->   Operation 98 'getelementptr' 'Input_local_4_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (1.35ns)   --->   "%Input_local_4_load = load i9 %Input_local_4_addr_1" [Filter.cpp:128]   --->   Operation 99 'load' 'Input_local_4_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%Input_local_5_addr_1 = getelementptr i8 %Input_local_5, i64 0, i64 %zext_ln120" [Filter.cpp:128]   --->   Operation 100 'getelementptr' 'Input_local_5_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (1.35ns)   --->   "%Input_local_5_load = load i9 %Input_local_5_addr_1" [Filter.cpp:128]   --->   Operation 101 'load' 'Input_local_5_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%Input_local_6_addr_1 = getelementptr i8 %Input_local_6, i64 0, i64 %zext_ln120" [Filter.cpp:128]   --->   Operation 102 'getelementptr' 'Input_local_6_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 103 [2/2] (1.35ns)   --->   "%Input_local_6_load = load i9 %Input_local_6_addr_1" [Filter.cpp:128]   --->   Operation 103 'load' 'Input_local_6_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>

State 9 <SV = 7> <Delay = 4.22>
ST_9 : Operation 104 [1/2] (1.35ns)   --->   "%Input_local_0_load = load i9 %Input_local_0_addr_1" [Filter.cpp:128]   --->   Operation 104 'load' 'Input_local_0_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_9 : Operation 105 [1/2] (1.35ns)   --->   "%Input_local_1_load = load i9 %Input_local_1_addr_1" [Filter.cpp:128]   --->   Operation 105 'load' 'Input_local_1_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i8 %Input_local_1_load" [Filter.cpp:128]   --->   Operation 106 'zext' 'zext_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 107 [1/2] (1.35ns)   --->   "%Input_local_2_load = load i9 %Input_local_2_addr_1" [Filter.cpp:128]   --->   Operation 107 'load' 'Input_local_2_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i8 %Input_local_2_load" [Filter.cpp:128]   --->   Operation 108 'zext' 'zext_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 109 [1/3] (0.00ns) (grouped into DSP with root node add_ln128)   --->   "%mul_ln128 = mul i15 %zext_ln128_2, i15 98" [Filter.cpp:128]   --->   Operation 109 'mul' 'mul_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into DSP with root node add_ln128)   --->   "%zext_ln128_3 = zext i15 %mul_ln128" [Filter.cpp:128]   --->   Operation 110 'zext' 'zext_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (1.35ns)   --->   "%Input_local_4_load = load i9 %Input_local_4_addr_1" [Filter.cpp:128]   --->   Operation 111 'load' 'Input_local_4_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %Input_local_4_load" [Filter.cpp:123]   --->   Operation 112 'zext' 'zext_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 113 [1/2] (1.35ns)   --->   "%Input_local_5_load = load i9 %Input_local_5_addr_1" [Filter.cpp:128]   --->   Operation 113 'load' 'Input_local_5_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i8 %Input_local_5_load" [Filter.cpp:123]   --->   Operation 114 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 115 [1/2] (1.35ns)   --->   "%Input_local_6_load = load i9 %Input_local_6_addr_1" [Filter.cpp:128]   --->   Operation 115 'load' 'Input_local_6_load' <Predicate = (!icmp_ln120)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_9 : Operation 116 [1/1] (0.90ns)   --->   "%tmp_i = add i9 %zext_ln123, i9 %zext_ln128_1" [Filter.cpp:123]   --->   Operation 116 'add' 'tmp_i' <Predicate = (!icmp_ln120)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl3_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp_i, i6 0" [Filter.cpp:123]   --->   Operation 117 'bitconcatenate' 'p_shl3_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl3_cast_i = zext i15 %p_shl3_i" [Filter.cpp:123]   --->   Operation 118 'zext' 'p_shl3_cast_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl4_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_i, i1 0" [Filter.cpp:123]   --->   Operation 119 'bitconcatenate' 'p_shl4_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl4_cast_i = zext i10 %p_shl4_i" [Filter.cpp:123]   --->   Operation 120 'zext' 'p_shl4_cast_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.00ns)   --->   "%tmp1_i = sub i16 %p_shl3_cast_i, i16 %p_shl4_cast_i" [Filter.cpp:123]   --->   Operation 121 'sub' 'tmp1_i' <Predicate = (!icmp_ln120)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.90ns)   --->   "%tmp2_i = add i9 %zext_ln123_1, i9 %zext_ln128" [Filter.cpp:123]   --->   Operation 122 'add' 'tmp2_i' <Predicate = (!icmp_ln120)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp2_cast125_i = zext i9 %tmp2_i" [Filter.cpp:123]   --->   Operation 123 'zext' 'tmp2_cast125_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %tmp2_i, i4 0" [Filter.cpp:123]   --->   Operation 124 'bitconcatenate' 'p_shl_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i13 %p_shl_i" [Filter.cpp:123]   --->   Operation 125 'zext' 'p_shl_cast_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.97ns)   --->   "%tmp3_i = sub i14 %p_shl_cast_i, i14 %tmp2_cast125_i" [Filter.cpp:123]   --->   Operation 126 'sub' 'tmp3_i' <Predicate = (!icmp_ln120)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%tmp3_i_cast = sext i14 %tmp3_i" [Filter.cpp:123]   --->   Operation 127 'sext' 'tmp3_i_cast' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%Input_local_0_load_cast_i = zext i8 %Input_local_0_load" [Filter.cpp:128]   --->   Operation 128 'zext' 'Input_local_0_load_cast_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%Input_local_6_load_cast_i = zext i8 %Input_local_6_load" [Filter.cpp:128]   --->   Operation 129 'zext' 'Input_local_6_load_cast_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.90ns)   --->   "%tmp41_i = add i9 %Input_local_6_load_cast_i, i9 %Input_local_0_load_cast_i" [Filter.cpp:128]   --->   Operation 130 'add' 'tmp41_i' <Predicate = (!icmp_ln120)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp5_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp41_i, i1 0" [Filter.cpp:128]   --->   Operation 131 'bitconcatenate' 'tmp5_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln128_4 = zext i10 %tmp5_i" [Filter.cpp:128]   --->   Operation 132 'zext' 'zext_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_9 : Operation 133 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln128 = add i16 %tmp1_i, i16 %zext_ln128_3" [Filter.cpp:128]   --->   Operation 133 'add' 'add_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 134 [1/1] (0.98ns)   --->   "%add_ln128_1 = add i15 %tmp3_i_cast, i15 %zext_ln128_4" [Filter.cpp:128]   --->   Operation 134 'add' 'add_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 4.01>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [Filter.cpp:123]   --->   Operation 135 'specpipeline' 'specpipeline_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Filter.cpp:123]   --->   Operation 136 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 137 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln128 = add i16 %tmp1_i, i16 %zext_ln128_3" [Filter.cpp:128]   --->   Operation 137 'add' 'add_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i15 %add_ln128_1" [Filter.cpp:128]   --->   Operation 138 'sext' 'sext_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (1.01ns)   --->   "%Sum = add i16 %sext_ln128, i16 %add_ln128" [Filter.cpp:128]   --->   Operation 139 'add' 'Sum' <Predicate = (!icmp_ln120)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %Sum, i32 8, i32 15" [Filter.cpp:130]   --->   Operation 140 'partselect' 'trunc_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %outStream, i8 %trunc_ln" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = (!icmp_ln120)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 142 'br' 'br_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.85>
ST_11 : Operation 143 [1/1] (0.85ns)   --->   "%icmp_ln133 = icmp_eq  i9 %Y, i9 263" [Filter.cpp:133]   --->   Operation 143 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln119)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %.preheader.i.preheader, void %Filter_vertical_HW.1.exit" [Filter.cpp:133]   --->   Operation 144 'br' 'br_ln133' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.48ns)   --->   "%br_ln134 = br void %.preheader.i" [Filter.cpp:134]   --->   Operation 145 'br' 'br_ln134' <Predicate = (!icmp_ln119 & !icmp_ln133)> <Delay = 0.48>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln133) | (icmp_ln119)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 1.35>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%i_1 = phi i9 %add_ln134, void %.split2.i, i9 0, void %.preheader.i.preheader" [Filter.cpp:134]   --->   Operation 147 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.92ns)   --->   "%add_ln134 = add i9 %i_1, i9 1" [Filter.cpp:134]   --->   Operation 148 'add' 'add_ln134' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.85ns)   --->   "%icmp_ln134 = icmp_eq  i9 %i_1, i9 474" [Filter.cpp:134]   --->   Operation 149 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 474, i64 474, i64 474"   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %.split2.i, void" [Filter.cpp:134]   --->   Operation 151 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i9 %i_1" [Filter.cpp:134]   --->   Operation 152 'zext' 'zext_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%Input_local_1_addr_2 = getelementptr i8 %Input_local_1, i64 0, i64 %zext_ln134" [Filter.cpp:138]   --->   Operation 153 'getelementptr' 'Input_local_1_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 154 [2/2] (1.35ns)   --->   "%Input_local_1_load_1 = load i9 %Input_local_1_addr_2" [Filter.cpp:138]   --->   Operation 154 'load' 'Input_local_1_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%Input_local_2_addr_2 = getelementptr i8 %Input_local_2, i64 0, i64 %zext_ln134" [Filter.cpp:138]   --->   Operation 155 'getelementptr' 'Input_local_2_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 156 [2/2] (1.35ns)   --->   "%Input_local_2_load_1 = load i9 %Input_local_2_addr_2" [Filter.cpp:138]   --->   Operation 156 'load' 'Input_local_2_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%Input_local_3_addr_2 = getelementptr i8 %Input_local_3, i64 0, i64 %zext_ln134" [Filter.cpp:138]   --->   Operation 157 'getelementptr' 'Input_local_3_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 158 [2/2] (1.35ns)   --->   "%Input_local_3_load_1 = load i9 %Input_local_3_addr_2" [Filter.cpp:138]   --->   Operation 158 'load' 'Input_local_3_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%Input_local_4_addr_2 = getelementptr i8 %Input_local_4, i64 0, i64 %zext_ln134" [Filter.cpp:138]   --->   Operation 159 'getelementptr' 'Input_local_4_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 160 [2/2] (1.35ns)   --->   "%Input_local_4_load_1 = load i9 %Input_local_4_addr_2" [Filter.cpp:138]   --->   Operation 160 'load' 'Input_local_4_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%Input_local_5_addr_2 = getelementptr i8 %Input_local_5, i64 0, i64 %zext_ln134" [Filter.cpp:138]   --->   Operation 161 'getelementptr' 'Input_local_5_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 162 [2/2] (1.35ns)   --->   "%Input_local_5_load_1 = load i9 %Input_local_5_addr_2" [Filter.cpp:138]   --->   Operation 162 'load' 'Input_local_5_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%Input_local_6_addr_2 = getelementptr i8 %Input_local_6, i64 0, i64 %zext_ln134" [Filter.cpp:138]   --->   Operation 163 'getelementptr' 'Input_local_6_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 164 [2/2] (1.35ns)   --->   "%Input_local_6_load_1 = load i9 %Input_local_6_addr_2" [Filter.cpp:138]   --->   Operation 164 'load' 'Input_local_6_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>

State 13 <SV = 7> <Delay = 3.51>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [Filter.cpp:103]   --->   Operation 165 'specpipeline' 'specpipeline_ln103' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [Filter.cpp:103]   --->   Operation 166 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 167 [1/2] (1.35ns)   --->   "%Input_local_1_load_1 = load i9 %Input_local_1_addr_2" [Filter.cpp:138]   --->   Operation 167 'load' 'Input_local_1_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%Input_local_0_addr_2 = getelementptr i8 %Input_local_0, i64 0, i64 %zext_ln134" [Filter.cpp:138]   --->   Operation 168 'getelementptr' 'Input_local_0_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (1.35ns)   --->   "%store_ln138 = store i8 %Input_local_1_load_1, i9 %Input_local_0_addr_2" [Filter.cpp:138]   --->   Operation 169 'store' 'store_ln138' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 170 [1/2] (1.35ns)   --->   "%Input_local_2_load_1 = load i9 %Input_local_2_addr_2" [Filter.cpp:138]   --->   Operation 170 'load' 'Input_local_2_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 171 [1/1] (1.35ns)   --->   "%store_ln138 = store i8 %Input_local_2_load_1, i9 %Input_local_1_addr_2" [Filter.cpp:138]   --->   Operation 171 'store' 'store_ln138' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 172 [1/2] (1.35ns)   --->   "%Input_local_3_load_1 = load i9 %Input_local_3_addr_2" [Filter.cpp:138]   --->   Operation 172 'load' 'Input_local_3_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 173 [1/1] (1.35ns)   --->   "%store_ln138 = store i8 %Input_local_3_load_1, i9 %Input_local_2_addr_2" [Filter.cpp:138]   --->   Operation 173 'store' 'store_ln138' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 174 [1/2] (1.35ns)   --->   "%Input_local_4_load_1 = load i9 %Input_local_4_addr_2" [Filter.cpp:138]   --->   Operation 174 'load' 'Input_local_4_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 175 [1/1] (1.35ns)   --->   "%store_ln138 = store i8 %Input_local_4_load_1, i9 %Input_local_3_addr_2" [Filter.cpp:138]   --->   Operation 175 'store' 'store_ln138' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 176 [1/2] (1.35ns)   --->   "%Input_local_5_load_1 = load i9 %Input_local_5_addr_2" [Filter.cpp:138]   --->   Operation 176 'load' 'Input_local_5_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 177 [1/1] (1.35ns)   --->   "%store_ln138 = store i8 %Input_local_5_load_1, i9 %Input_local_4_addr_2" [Filter.cpp:138]   --->   Operation 177 'store' 'store_ln138' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 178 [1/2] (1.35ns)   --->   "%Input_local_6_load_1 = load i9 %Input_local_6_addr_2" [Filter.cpp:138]   --->   Operation 178 'load' 'Input_local_6_load_1' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 179 [1/1] (1.35ns)   --->   "%store_ln138 = store i8 %Input_local_6_load_1, i9 %Input_local_5_addr_2" [Filter.cpp:138]   --->   Operation 179 'store' 'store_ln138' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 180 [1/1] (2.16ns)   --->   "%tmp_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %tempStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 180 'read' 'tmp_1' <Predicate = (!icmp_ln134)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_13 : Operation 181 [1/1] (1.35ns)   --->   "%store_ln140 = store i8 %tmp_1, i9 %Input_local_6_addr_2" [Filter.cpp:140]   --->   Operation 181 'store' 'store_ln140' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i"   --->   Operation 182 'br' 'br_ln0' <Predicate = (!icmp_ln134)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.i"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', Filter.cpp:113) with incoming values : ('add_ln113', Filter.cpp:113) [21]  (0.489 ns)

 <State 2>: 2.24ns
The critical path consists of the following:
	'phi' operation ('i', Filter.cpp:114) with incoming values : ('add_ln114', Filter.cpp:114) [23]  (0 ns)
	'icmp' operation ('icmp_ln114', Filter.cpp:114) [31]  (0.857 ns)
	'select' operation ('select_ln103', Filter.cpp:103) [32]  (0.458 ns)
	'add' operation ('add_ln114', Filter.cpp:114) [69]  (0.921 ns)

 <State 3>: 3.52ns
The critical path consists of the following:
	fifo read on port 'tempStream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [38]  (2.17 ns)
	'store' operation ('store_ln115', Filter.cpp:115) of variable 'tmp', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'Input_local[5]', Filter.cpp:107 [48]  (1.35 ns)

 <State 4>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('Y') with incoming values : ('Y', Filter.cpp:119) [74]  (0.489 ns)

 <State 5>: 0.921ns
The critical path consists of the following:
	'phi' operation ('Y') with incoming values : ('Y', Filter.cpp:119) [74]  (0 ns)
	'add' operation ('Y', Filter.cpp:119) [77]  (0.921 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'phi' operation ('X', Filter.cpp:120) with incoming values : ('add_ln120', Filter.cpp:120) [83]  (0 ns)
	'getelementptr' operation ('Input_local_3_addr_1', Filter.cpp:128) [100]  (0 ns)
	'load' operation ('Input_local_3_load', Filter.cpp:128) on array 'Input_local[3]', Filter.cpp:107 [101]  (1.35 ns)

 <State 7>: 2.44ns
The critical path consists of the following:
	'load' operation ('Input_local_3_load', Filter.cpp:128) on array 'Input_local[3]', Filter.cpp:107 [101]  (1.35 ns)
	'mul' operation of DSP[130] ('mul_ln128', Filter.cpp:128) [103]  (1.09 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Input_local_0_addr_1', Filter.cpp:128) [92]  (0 ns)
	'load' operation ('Input_local_0_load', Filter.cpp:128) on array 'Input_local[0]', Filter.cpp:107 [93]  (1.35 ns)

 <State 9>: 4.22ns
The critical path consists of the following:
	'load' operation ('Input_local_1_load', Filter.cpp:128) on array 'Input_local[1]', Filter.cpp:107 [95]  (1.35 ns)
	'add' operation ('tmp2_i', Filter.cpp:123) [119]  (0.907 ns)
	'sub' operation ('tmp3_i', Filter.cpp:123) [123]  (0.975 ns)
	'add' operation ('add_ln128_1', Filter.cpp:128) [131]  (0.989 ns)

 <State 10>: 4.01ns
The critical path consists of the following:
	'add' operation of DSP[130] ('add_ln128', Filter.cpp:128) [130]  (0.831 ns)
	'add' operation ('Sum', Filter.cpp:128) [133]  (1.02 ns)
	fifo write on port 'outStream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [135]  (2.17 ns)

 <State 11>: 0.857ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln133', Filter.cpp:133) [138]  (0.857 ns)

 <State 12>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', Filter.cpp:134) with incoming values : ('add_ln134', Filter.cpp:134) [143]  (0 ns)
	'getelementptr' operation ('Input_local_1_addr_2', Filter.cpp:138) [152]  (0 ns)
	'load' operation ('Input_local_1_load_1', Filter.cpp:138) on array 'Input_local[1]', Filter.cpp:107 [153]  (1.35 ns)

 <State 13>: 3.52ns
The critical path consists of the following:
	fifo read on port 'tempStream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [171]  (2.17 ns)
	'store' operation ('store_ln140', Filter.cpp:140) of variable 'tmp', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'Input_local[6]', Filter.cpp:107 [172]  (1.35 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
