// Seed: 2159505224
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_4 = id_1;
  always @(posedge id_3) begin
    id_1 = id_1;
  end
  always #1 id_4 <= 1;
  assign id_4 = id_3;
endmodule
