INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cordic_top glbl -prj cordic.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s cordic -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cordic_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic_cordic_phabkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_cordic_phabkb_rom
INFO: [VRFC 10-311] analyzing module cordic_cordic_phabkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic_mul_mul_12cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_mul_mul_12cud_DSP48_0
INFO: [VRFC 10-311] analyzing module cordic_mul_mul_12cud
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_cordic_phabkb_rom
Compiling module xil_defaultlib.cordic_cordic_phabkb(DataWidth=1...
Compiling module xil_defaultlib.cordic_AXILiteS_s_axi
Compiling module xil_defaultlib.cordic_mul_mul_12cud_DSP48_0
Compiling module xil_defaultlib.cordic_mul_mul_12cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_cordic_top
Compiling module work.glbl
Built simulation snapshot cordic
