
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vcs +define+WAVE_DUMP_VCS+RTL_SIM +libext+.v -full64 -v2005 -R -timescale=1ns/10ps \
+define+VCS -l vcs.log -debug_all -sverilog -file vlist_Device_top -ucli -do dump.tcl \
+vpdfile+dump/Dev_top_test.vpd
                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Mon Feb 22 21:44:00 2021
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './testbench.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_axi_axi.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_axi.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_core_data_ram.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_core_tag_ram.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_core.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_if_pmem.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_mux.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_pmem_mux.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache.v'
Parsing design file '../rtl/top_src/cache_src_v/icache_data_ram.v'
Parsing design file '../rtl/top_src/cache_src_v/icache_tag_ram.v'
Parsing design file '../rtl/top_src/cache_src_v/icache.v'

Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 104
  Redeclaration of ANSI ports not allowed for 'axi_awready_i', this will be an
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 105
  Redeclaration of ANSI ports not allowed for 'axi_wready_i', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 106
  Redeclaration of ANSI ports not allowed for 'axi_bvalid_i', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 107
  Redeclaration of ANSI ports not allowed for 'axi_bresp_i', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 108
  Redeclaration of ANSI ports not allowed for 'axi_bid_i', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 109
  Redeclaration of ANSI ports not allowed for 'axi_arready_i', this will be an
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 110
  Redeclaration of ANSI ports not allowed for 'axi_rvalid_i', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 111
  Redeclaration of ANSI ports not allowed for 'axi_rdata_i', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 112
  Redeclaration of ANSI ports not allowed for 'axi_rresp_i', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 113
  Redeclaration of ANSI ports not allowed for 'axi_rid_i', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 114
  Redeclaration of ANSI ports not allowed for 'axi_rlast_i', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 118
  Redeclaration of ANSI ports not allowed for 'axi_awvalid_o', this will be an
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 119
  Redeclaration of ANSI ports not allowed for 'axi_awaddr_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 120
  Redeclaration of ANSI ports not allowed for 'axi_awid_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 121
  Redeclaration of ANSI ports not allowed for 'axi_awlen_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 122
  Redeclaration of ANSI ports not allowed for 'axi_awburst_o', this will be an
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 123
  Redeclaration of ANSI ports not allowed for 'axi_wvalid_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 124
  Redeclaration of ANSI ports not allowed for 'axi_wdata_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 125
  Redeclaration of ANSI ports not allowed for 'axi_wstrb_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 126
  Redeclaration of ANSI ports not allowed for 'axi_wlast_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 127
  Redeclaration of ANSI ports not allowed for 'axi_bready_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 128
  Redeclaration of ANSI ports not allowed for 'axi_arvalid_o', this will be an
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 129
  Redeclaration of ANSI ports not allowed for 'axi_araddr_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 130
  Redeclaration of ANSI ports not allowed for 'axi_arid_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 131
  Redeclaration of ANSI ports not allowed for 'axi_arlen_o', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 132
  Redeclaration of ANSI ports not allowed for 'axi_arburst_o', this will be an
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
../rtl/top_src/cache_src_v/icache.v, 133
  Redeclaration of ANSI ports not allowed for 'axi_rready_o', this will be an 
  error in a future release

Parsing design file '../rtl/top_src/core/riscv_alu.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_alu.v'.
Parsing design file '../rtl/top_src/core/riscv_core.v'
Parsing design file '../rtl/top_src/core/riscv_csr.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_csr.v'.
Parsing design file '../rtl/top_src/core/riscv_csr_regfile.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_csr_regfile.v'.
Parsing design file '../rtl/top_src/core/riscv_decode.v'
Parsing design file '../rtl/top_src/core/riscv_decoder.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_decoder.v'.
Parsing design file '../rtl/top_src/core/riscv_divider.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_divider.v'.
Parsing design file '../rtl/top_src/core/riscv_exec.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_exec.v'.
Parsing design file '../rtl/top_src/core/riscv_fetch.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_fetch.v'.
Parsing design file '../rtl/top_src/core/riscv_issue.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_issue.v'.
Parsing design file '../rtl/top_src/core/riscv_lsu.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_lsu.v'.
Parsing design file '../rtl/top_src/core/riscv_mmu.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_mmu.v'.
Parsing design file '../rtl/top_src/core/riscv_multiplier.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_multiplier.v'.
Parsing design file '../rtl/top_src/core/riscv_pipe_ctrl.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_pipe_ctrl.v'.
Parsing design file '../rtl/top_src/core/riscv_regfile.v'
Parsing design file '../rtl/top_src/core/riscv_trace_sim.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_trace_sim.v'.
Parsing design file '../rtl/top_src/core/riscv_xilinx_2r1w.v'
Parsing design file '../rtl/top_src/tcm_src_v/dport_axi.v'
Parsing design file '../rtl/top_src/tcm_src_v/dport_mux.v'
Parsing design file '../rtl/top_src/tcm_src_v/tcm_mem_pmem.v'
Parsing design file '../rtl/top_src/tcm_src_v/tcm_mem_ram.v'
Parsing design file '../rtl/top_src/tcm_src_v/tcm_mem.v'
Parsing design file '../rtl/top_src/tcm_src_v/riscv_tcm_top.v'
Top Level Modules:
       tb_tcm_riscv_top
       dcache
       icache
       riscv_trace_sim
TimeScale is 1 ns / 10 ps

Warning-[TFIPC] Too few instance port connections
../rtl/top_src/tcm_src_v/riscv_tcm_top.v, 275
"tcm_mem u_tcm( .clk_i (clk_i),  .rst_i (rst_i),  .mem_i_rd_i (ifetch_rd_w),  .mem_i_flush_i (ifetch_flush_w),  .mem_i_invalidate_i (ifetch_invalidate_w),  .mem_i_pc_i (ifetch_pc_w),  .mem_d_addr_i (dport_tcm_addr_w),  .mem_d_data_wr_i (dport_tcm_data_wr_w),  .mem_d_rd_i (dport_tcm_rd_w),  .mem_d_wr_i (dport_tcm_wr_w),  .mem_d_cacheable_i (dport_tcm_cacheable_w),  .mem_d_req_tag_i (dport_tcm_req_tag_w),  .mem_d_invalidate_i (dport_tcm_invalidate_w),  .mem_d_writeback_i (dport_tcm_writeback_w),  .mem_d_flush_i (dport_tcm_flush_w),  .axi_awvalid_i (axi_t_awvalid_i),  .axi_awaddr_i (axi_t_awaddr_i),  .axi_awid_i (axi_t_awid_i),  .axi_awlen_i (axi_t_awlen_i),  .axi_awburst_i (axi_t_awburst_i),  .axi_wvalid_i (axi_t_wvalid_i),  .axi_wdata_i (axi_t_wdata_i),   ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
../rtl/top_src/cache_src_v/dcache_axi.v, 198
"dcache_axi_axi u_axi( .clk_i (clk_i),  .rst_i (rst_i),  .inport_valid_i (req_can_issue_w),  .inport_write_i (req_is_write_w),  .inport_wdata_i (req_w[63:32]),  .inport_wstrb_i (req_w[67:64]),  .inport_addr_i ({req_w[31:2], 2'b0}),  .inport_id_i (AXI_ID),  .inport_len_i (req_len_w),  .inport_burst_i (2'b1),  .inport_accept_o (accept_w),  .inport_bready_i (1'b1),  .inport_rready_i (1'b1),  .inport_bvalid_o (bvalid_w),  .inport_bresp_o (bresp_w),  .inport_rvalid_o (rvalid_w),  .inport_rdata_o (inport_read_data_o),  .inport_rresp_o (rresp_w),  .outport_awvalid_o (outport_awvalid_o),  .outport_awaddr_o (outport_awaddr_o),  .outport_awid_o (outport_awid_o),  .outport_awlen_o (outport_awlen_o),  .outport_awburst_o (outport_awburst_o),  .outport_wvalid_o (outpo ... "
  The following 32-bit expression is connected to 4-bit port "inport_id_i" of 
  module "dcache_axi_axi", instance "u_axi".
  Expression: AXI_ID
  	use +lint=PCWM for more details

Starting vcs inline pass...
15 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory `/home/uho/workspace/RISCV_RTL_SIM/sim/csrc'
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o \
_prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libzerosoft_rt_stubs.so \
/usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libvirsim.so /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/liberrorinf.so \
/usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libvcsnew.so \
/usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libsimprofile.so /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libuclinative.so \
-Wl,-whole-archive /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
/usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/uho/workspace/RISCV_RTL_SIM/sim/csrc'
Command: ./simv +define+WAVE_DUMP_VCS+RTL_SIM +libext+.v +define+VCS -a vcs.log -ucli -do dump.tcl +vpdfile+dump/Dev_top_test.vpd
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Feb 22 21:44 2021
Message: From $vcdpluson at time 0 in file ./testbench.v line 3: [VCD+-SVFN]: 
Setting VPD File by "+vpdfile+" switch to dump/Dev_top_test.vpd.

ucli% dump -aggregates -add /
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
1
ucli% run 100us
File Read Done!
Request enqueue start!
Reset disable... Simulation Start !!! 
Request enqueue end!
Core reset
100000000 ps
ucli% exit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100000000 ps
CPU Time:      0.280 seconds;       Data structure size:   0.1Mb
Mon Feb 22 21:44:02 2021
CPU time: .848 seconds to compile + .275 seconds to elab + .082 seconds to link + .381 seconds in simulation
