
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'user' on host 'RTX4090' (Linux_x86_64 version 6.8.0-52-generic) on Fri Apr 11 01:12:58 CST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project 
INFO: [HLS 200-10] Creating and opening project '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project'.
INFO: [HLS 200-1510] Running: set_top loop_pipeline 
INFO: [HLS 200-1510] Running: add_files combined.cpp 
INFO: [HLS 200-10] Adding design file 'combined.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.258 MB.
INFO: [HLS 200-10] Analyzing design file 'combined.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.47 seconds; current allocated memory: 228.355 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/pipelined_loop/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< LOOP_J> at combined.cpp:61:9 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.27 seconds. Elapsed time: 7.64 seconds; current allocated memory: 229.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 230.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 231.164 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 254.125 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_I'(combined.cpp:59:5) and 'LOOP_J'(combined.cpp:61:9) in function 'loop_pipeline' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_I' (combined.cpp:59:5) in function 'loop_pipeline'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 244.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'loop_pipeline' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loop_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I_LOOP_J'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'LOOP_I_LOOP_J'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 245.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 245.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loop_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_pipeline/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'loop_pipeline' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loop_pipeline'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 245.930 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 249.988 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 251.977 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for loop_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for loop_pipeline.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 480.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.5 seconds. CPU system time: 0.79 seconds. Elapsed time: 12.39 seconds; current allocated memory: 25.867 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-112] Total CPU user time: 7.25 seconds. Total CPU system time: 0.9 seconds. Total elapsed time: 13.13 seconds; peak allocated memory: 254.125 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Apr 11 01:13:11 2025...
