cocci_test_suite() {
	struct nouveau_drm *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 86 */;
	struct nv04_mode_state *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 826 */;
	struct nv04_crtc_reg *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 668 */;
	uint8_t cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 58 */;
	void __iomem *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 314 */;
	unsigned cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 313 */;
	enum nvbios_pll_type cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 264 */;
	struct nvkm_pll_vals cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 263 */;
	struct nvbios_pll cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 262 */;
	struct nvkm_bios *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 261 */;
	struct nvkm_clk *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 260 */;
	struct nvif_device *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 259 */;
	struct nvif_object *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 167 */;
	struct nvkm_pll_vals *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 132 */;
	uint32_t cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 131 */;
	unsigned char cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 111 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 109 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 109 */;
	int cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 109 */;
	void cocci_id/* drivers/gpu/drm/nouveau/dispnv04/hw.c 108 */;
}
