{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613377937732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613377937732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 15 09:32:17 2021 " "Processing started: Mon Feb 15 09:32:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613377937732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613377937732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_2 -c Practica_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_2 -c Practica_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613377937732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613377937983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613377937984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica_2 " "Found entity 1: Practica_2" {  } { { "Practica_2.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/Practica_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613377944773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613377944773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica_2 " "Elaborating entity \"Practica_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613377944801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst3 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst3\"" {  } { { "Practica_2.bdf" "inst3" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/Practica_2.bdf" { { 80 256 392 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613377944821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst3 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst3\"" {  } { { "Practica_2.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/Practica_2.bdf" { { 80 256 392 280 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613377944822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst3 " "Instantiated megafunction \"LPM_COUNTER:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613377944822 ""}  } { { "Practica_2.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/Practica_2.bdf" { { 80 256 392 280 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613377944822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ag " "Found entity 1: cntr_4ag" {  } { { "db/cntr_4ag.tdf" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/db/cntr_4ag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613377944859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613377944859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ag LPM_COUNTER:inst3\|cntr_4ag:auto_generated " "Elaborating entity \"cntr_4ag\" for hierarchy \"LPM_COUNTER:inst3\|cntr_4ag:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/quartus_ii_v20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613377944859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:inst2 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:inst2\"" {  } { { "Practica_2.bdf" "inst2" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/Practica_2.bdf" { { 240 728 888 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613377944875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:inst2 " "Elaborated megafunction instantiation \"LPM_ADD_SUB:inst2\"" {  } { { "Practica_2.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/Practica_2.bdf" { { 240 728 888 408 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613377944876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:inst2 " "Instantiated megafunction \"LPM_ADD_SUB:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613377944876 ""}  } { { "Practica_2.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/Practica_2.bdf" { { 240 728 888 408 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613377944876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bu9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bu9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bu9 " "Found entity 1: add_sub_bu9" {  } { { "db/add_sub_bu9.tdf" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/db/add_sub_bu9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613377944909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613377944909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bu9 LPM_ADD_SUB:inst2\|add_sub_bu9:auto_generated " "Elaborating entity \"add_sub_bu9\" for hierarchy \"LPM_ADD_SUB:inst2\|add_sub_bu9:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/quartus_ii_v20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613377944909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:inst1 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:inst1\"" {  } { { "Practica_2.bdf" "inst1" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/Practica_2.bdf" { { 424 248 424 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613377944919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:inst1 " "Elaborated megafunction instantiation \"LPM_FF:inst1\"" {  } { { "Practica_2.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/Practica_2.bdf" { { 424 248 424 568 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613377944920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:inst1 " "Instantiated megafunction \"LPM_FF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1613377944920 ""}  } { { "Practica_2.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_2/Practica_2.bdf" { { 424 248 424 568 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1613377944920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613377945344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613377945760 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613377945760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613377945809 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613377945809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613377945809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613377945809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613377945839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 15 09:32:25 2021 " "Processing ended: Mon Feb 15 09:32:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613377945839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613377945839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613377945839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613377945839 ""}
