/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [5:0] _02_;
  wire [9:0] _03_;
  reg [8:0] _04_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[13] | celloutsig_0_0z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_3z));
  assign celloutsig_1_0z = in_data[171] | ~(in_data[128]);
  assign celloutsig_1_4z = celloutsig_1_3z[3] | ~(celloutsig_1_3z[3]);
  assign celloutsig_1_6z = celloutsig_1_2z[0] | ~(celloutsig_1_5z);
  assign celloutsig_1_7z = celloutsig_1_2z[1] | ~(in_data[172]);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_30z = celloutsig_0_20z[1] | ~(celloutsig_0_10z[2]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z ^ celloutsig_1_3z[1]);
  assign celloutsig_0_22z = ~(celloutsig_0_1z ^ celloutsig_0_15z);
  assign celloutsig_0_31z = { _01_[6:2], celloutsig_0_15z, celloutsig_0_1z } + { celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_0_17z = { celloutsig_0_5z, celloutsig_0_10z[2:1], celloutsig_0_11z[0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_13z } + { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z } + { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_9z };
  reg [9:0] _18_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 10'h000;
    else _18_ <= { in_data[105:97], celloutsig_1_6z };
  assign { _03_[9:8], _00_, _03_[6:0] } = _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 9'h000;
    else _04_ <= in_data[87:79];
  reg [5:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _20_ <= 6'h00;
    else _20_ <= { in_data[89:85], celloutsig_0_0z };
  assign { _01_[6:2], _02_[0] } = _20_;
  assign celloutsig_0_27z = { celloutsig_0_16z, _04_, celloutsig_0_8z } & { celloutsig_0_19z[8:3], celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_28z = { celloutsig_0_18z[11:7], celloutsig_0_14z } / { 1'h1, celloutsig_0_10z[2:1], celloutsig_0_11z[0], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_1_1z = in_data[124:117] >= { in_data[108:102], celloutsig_1_0z };
  assign celloutsig_0_5z = _04_ <= { in_data[10:8], _01_[6:2], _02_[0] };
  assign celloutsig_0_0z = in_data[83:76] < in_data[90:83];
  assign celloutsig_0_9z = { _01_[4:2], _02_[0], celloutsig_0_3z } < { in_data[68], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_16z = { _01_[6:2], _02_[0], celloutsig_0_14z, _04_ } < { _04_[6:5], celloutsig_0_6z, celloutsig_0_12z, _01_[6:2], _02_[0], _01_[6:2], _02_[0], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_34z = celloutsig_0_28z[4:0] % { 1'h1, celloutsig_0_31z[3:1], celloutsig_0_22z };
  assign celloutsig_1_10z = { in_data[116:109], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_3z[5:0], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_19z = { in_data[36:26], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_3z } * { celloutsig_0_17z[1:0], celloutsig_0_10z, _01_[6:2], _02_[0], celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_1_3z = in_data[115] ? { in_data[128:123], celloutsig_1_0z } : { in_data[177], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_11z ? celloutsig_1_10z[8:1] : { in_data[147:145], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_15z = in_data[187] ? celloutsig_1_10z[9:2] : celloutsig_1_13z;
  assign celloutsig_0_11z[0] = celloutsig_0_1z ? celloutsig_0_0z : celloutsig_0_10z[0];
  assign celloutsig_0_18z = celloutsig_0_3z ? { celloutsig_0_10z[3:0], _04_ } : { _04_[7:0], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z, 1'h0, celloutsig_0_6z };
  assign celloutsig_1_13z = - { _03_[3:0], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_14z = - { _03_[9:8], _00_, _03_[6:1], celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_14z = - { celloutsig_0_10z[2:1], celloutsig_0_11z[0], celloutsig_0_3z };
  assign celloutsig_1_11z = celloutsig_1_2z[1] !== in_data[128];
  assign celloutsig_0_12z = _01_[6:3] !== { _04_[6:4], celloutsig_0_3z };
  assign celloutsig_1_18z = celloutsig_1_15z[7:4] | celloutsig_1_14z[15:12];
  assign celloutsig_0_20z = celloutsig_0_10z[4:2] | in_data[27:25];
  assign celloutsig_0_6z = | { _04_[7:5], celloutsig_0_1z };
  assign celloutsig_0_15z = | { celloutsig_0_10z[5:4], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_1_9z = | { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_19z = | celloutsig_1_13z;
  assign celloutsig_0_13z = | _04_[7:0];
  assign celloutsig_0_8z = ^ { _01_[6:2], celloutsig_0_5z };
  assign celloutsig_0_35z = { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z } << { celloutsig_0_27z[3:1], celloutsig_0_20z, celloutsig_0_10z[2:1], celloutsig_0_11z[0] };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } << { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z } ^ { _04_[8:4], celloutsig_0_8z };
  assign _01_[1:0] = { celloutsig_0_15z, celloutsig_0_1z };
  assign _02_[5:1] = _01_[6:2];
  assign _03_[7] = _00_;
  assign celloutsig_0_11z[2:1] = celloutsig_0_10z[2:1];
  assign { out_data[131:128], out_data[96], out_data[36:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
