# do /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/test_output/stdblocks.scheduler_lib_tb.Sanity_check_for_system._331bff47b95538ad76ac508cf6f39ad90fe696f2/modelsim/vsim.wlf -quiet -t ps -onfinish stop stdblocks.scheduler_lib_tb(simulation) -L vunit_lib -L stdblocks -g/scheduler_lib_tb/runner_cfg="active python runner : true,enabled_test_cases : Sanity check for system.,output path : /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/test_output/stdblocks.scheduler_lib_tb.Sanity_check_for_system._331bff47b95538ad76ac508cf6f39ad90fe696f2/,tb path : /home/rftafas/Projects/stdblocks/scheduler_lib/,use_color : true" 
# Start time: 21:13:10 on Nov 19,2020
# ** Warning: Design size of 21340 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: System Sane. Begin tests.
#    Time: 0 ps  Iteration: 1  Instance: /scheduler_lib_tb
# Break in Subprogram stop at /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 21:13:12 on Nov 19,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/test_output/stdblocks.scheduler_lib_tb.testing_queueing_a0fbd62e30f296b1fcb9ab16268b7c29d8938a9f/modelsim/vsim.wlf -quiet -t ps -onfinish stop stdblocks.scheduler_lib_tb(simulation) -L vunit_lib -L stdblocks -g/scheduler_lib_tb/runner_cfg="active python runner : true,enabled_test_cases : testing queueing,output path : /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/test_output/stdblocks.scheduler_lib_tb.testing_queueing_a0fbd62e30f296b1fcb9ab16268b7c29d8938a9f/,tb path : /home/rftafas/Projects/stdblocks/scheduler_lib/,use_color : true" 
# Start time: 21:13:12 on Nov 19,2020
# ** Warning: Design size of 21340 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 21:13:12 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
