{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702316379498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702316379511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 18:39:38 2023 " "Processing started: Mon Dec 11 18:39:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702316379511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316379511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316379511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702316380403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702316380404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/tb_ALU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGBANK " "Found entity 1: REGBANK" {  } { { "REGBANK.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/REGBANK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_Gen " "Found entity 1: Imm_Gen" {  } { { "Imm_Gen.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/Imm_Gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.sv 1 1 " "Found 1 design units, including 1 entities, in source file core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arom.sv 1 1 " "Found 1 design units, including 1 entities, in source file arom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aROM " "Found entity 1: aROM" {  } { { "aROM.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/aROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/ALUcontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702316410984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316410984 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cableALumux top.sv(35) " "Verilog HDL Implicit Net warning at top.sv(35): created implicit net for \"cableALumux\"" {  } { { "top.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/top.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316410984 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_mux core.sv(115) " "Verilog HDL Implicit Net warning at core.sv(115): created implicit net for \"sel_mux\"" {  } { { "core.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316410984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702316411043 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iaddr core.sv(17) " "Output port \"iaddr\" at core.sv(17) has no driver" {  } { { "core.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702316411048 "|core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d_rw core.sv(19) " "Output port \"d_rw\" at core.sv(19) has no driver" {  } { { "core.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702316411048 "|core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGBANK REGBANK:REGBANK_inst " "Elaborating entity \"REGBANK\" for hierarchy \"REGBANK:REGBANK_inst\"" {  } { { "core.sv" "REGBANK_inst" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316411100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imm_Gen Imm_Gen:Imm_Gen_inst " "Elaborating entity \"Imm_Gen\" for hierarchy \"Imm_Gen:Imm_Gen_inst\"" {  } { { "core.sv" "Imm_Gen_inst" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316411252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_2to1_inst1 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_2to1_inst1\"" {  } { { "core.sv" "mux_2to1_inst1" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316411256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:mux_4to1_inst1 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:mux_4to1_inst1\"" {  } { { "core.sv" "mux_4to1_inst1" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316411260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol ALUcontrol:ALUcontrol_inst " "Elaborating entity \"ALUcontrol\" for hierarchy \"ALUcontrol:ALUcontrol_inst\"" {  } { { "core.sv" "ALUcontrol_inst" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316411265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "core.sv" "ALU_inst" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316411269 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.sv(29) " "Verilog HDL warning at ALU.sv(29): converting signed shift amount to unsigned" {  } { { "ALU.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/ALU.sv" 29 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1702316411272 "|core|ALU:ALU_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(36) " "Verilog HDL assignment warning at ALU.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/ALU.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702316411272 "|core|ALU:ALU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "core.sv" "control_inst" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316411276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:sumador_inst2 " "Elaborating entity \"sumador\" for hierarchy \"sumador:sumador_inst2\"" {  } { { "core.sv" "sumador_inst2" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316411280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"PC:PC_inst\"" {  } { { "core.sv" "PC_inst" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702316411286 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[31\] sumador:sumador_inst1\|dataa\[31\] " "Net \"idata\[31\]\", which fans out to \"sumador:sumador_inst1\|dataa\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[31\] " "Net is fed by \"PC:PC_inst\|PC\[31\]\"" {  } { { "PC.sv" "PC\[31\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411447 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[31\] " "Net is fed by \"idata\[31\]\"" {  } { { "core.sv" "idata\[31\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411447 ""}  } { { "core.sv" "idata\[31\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[31\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411447 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[30\] sumador:sumador_inst1\|dataa\[30\] " "Net \"idata\[30\]\", which fans out to \"sumador:sumador_inst1\|dataa\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[30\] " "Net is fed by \"PC:PC_inst\|PC\[30\]\"" {  } { { "PC.sv" "PC\[30\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[30\] " "Net is fed by \"idata\[30\]\"" {  } { { "core.sv" "idata\[30\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""}  } { { "core.sv" "idata\[30\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[30\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411448 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[29\] sumador:sumador_inst1\|dataa\[29\] " "Net \"idata\[29\]\", which fans out to \"sumador:sumador_inst1\|dataa\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[29\] " "Net is fed by \"PC:PC_inst\|PC\[29\]\"" {  } { { "PC.sv" "PC\[29\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[29\] " "Net is fed by \"idata\[29\]\"" {  } { { "core.sv" "idata\[29\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""}  } { { "core.sv" "idata\[29\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[29\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411448 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[28\] sumador:sumador_inst1\|dataa\[28\] " "Net \"idata\[28\]\", which fans out to \"sumador:sumador_inst1\|dataa\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[28\] " "Net is fed by \"PC:PC_inst\|PC\[28\]\"" {  } { { "PC.sv" "PC\[28\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[28\] " "Net is fed by \"idata\[28\]\"" {  } { { "core.sv" "idata\[28\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""}  } { { "core.sv" "idata\[28\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[28\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411448 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[27\] sumador:sumador_inst1\|dataa\[27\] " "Net \"idata\[27\]\", which fans out to \"sumador:sumador_inst1\|dataa\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[27\] " "Net is fed by \"PC:PC_inst\|PC\[27\]\"" {  } { { "PC.sv" "PC\[27\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[27\] " "Net is fed by \"idata\[27\]\"" {  } { { "core.sv" "idata\[27\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""}  } { { "core.sv" "idata\[27\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[27\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411448 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[26\] sumador:sumador_inst1\|dataa\[26\] " "Net \"idata\[26\]\", which fans out to \"sumador:sumador_inst1\|dataa\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[26\] " "Net is fed by \"PC:PC_inst\|PC\[26\]\"" {  } { { "PC.sv" "PC\[26\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[26\] " "Net is fed by \"idata\[26\]\"" {  } { { "core.sv" "idata\[26\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""}  } { { "core.sv" "idata\[26\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[26\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411448 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[25\] sumador:sumador_inst1\|dataa\[25\] " "Net \"idata\[25\]\", which fans out to \"sumador:sumador_inst1\|dataa\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[25\] " "Net is fed by \"PC:PC_inst\|PC\[25\]\"" {  } { { "PC.sv" "PC\[25\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[25\] " "Net is fed by \"idata\[25\]\"" {  } { { "core.sv" "idata\[25\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""}  } { { "core.sv" "idata\[25\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[25\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411448 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[24\] sumador:sumador_inst1\|dataa\[24\] " "Net \"idata\[24\]\", which fans out to \"sumador:sumador_inst1\|dataa\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[24\] " "Net is fed by \"PC:PC_inst\|PC\[24\]\"" {  } { { "PC.sv" "PC\[24\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[24\] " "Net is fed by \"idata\[24\]\"" {  } { { "core.sv" "idata\[24\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411448 ""}  } { { "core.sv" "idata\[24\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[24\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411448 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[23\] sumador:sumador_inst1\|dataa\[23\] " "Net \"idata\[23\]\", which fans out to \"sumador:sumador_inst1\|dataa\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[23\] " "Net is fed by \"PC:PC_inst\|PC\[23\]\"" {  } { { "PC.sv" "PC\[23\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[23\] " "Net is fed by \"idata\[23\]\"" {  } { { "core.sv" "idata\[23\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""}  } { { "core.sv" "idata\[23\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[23\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[22\] sumador:sumador_inst1\|dataa\[22\] " "Net \"idata\[22\]\", which fans out to \"sumador:sumador_inst1\|dataa\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[22\] " "Net is fed by \"PC:PC_inst\|PC\[22\]\"" {  } { { "PC.sv" "PC\[22\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[22\] " "Net is fed by \"idata\[22\]\"" {  } { { "core.sv" "idata\[22\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""}  } { { "core.sv" "idata\[22\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[22\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[21\] sumador:sumador_inst1\|dataa\[21\] " "Net \"idata\[21\]\", which fans out to \"sumador:sumador_inst1\|dataa\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[21\] " "Net is fed by \"PC:PC_inst\|PC\[21\]\"" {  } { { "PC.sv" "PC\[21\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[21\] " "Net is fed by \"idata\[21\]\"" {  } { { "core.sv" "idata\[21\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""}  } { { "core.sv" "idata\[21\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[21\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[20\] sumador:sumador_inst1\|dataa\[20\] " "Net \"idata\[20\]\", which fans out to \"sumador:sumador_inst1\|dataa\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[20\] " "Net is fed by \"PC:PC_inst\|PC\[20\]\"" {  } { { "PC.sv" "PC\[20\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[20\] " "Net is fed by \"idata\[20\]\"" {  } { { "core.sv" "idata\[20\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""}  } { { "core.sv" "idata\[20\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[20\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[19\] sumador:sumador_inst1\|dataa\[19\] " "Net \"idata\[19\]\", which fans out to \"sumador:sumador_inst1\|dataa\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[19\] " "Net is fed by \"PC:PC_inst\|PC\[19\]\"" {  } { { "PC.sv" "PC\[19\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[19\] " "Net is fed by \"idata\[19\]\"" {  } { { "core.sv" "idata\[19\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""}  } { { "core.sv" "idata\[19\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[19\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[18\] sumador:sumador_inst1\|dataa\[18\] " "Net \"idata\[18\]\", which fans out to \"sumador:sumador_inst1\|dataa\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[18\] " "Net is fed by \"PC:PC_inst\|PC\[18\]\"" {  } { { "PC.sv" "PC\[18\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[18\] " "Net is fed by \"idata\[18\]\"" {  } { { "core.sv" "idata\[18\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""}  } { { "core.sv" "idata\[18\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[18\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[17\] sumador:sumador_inst1\|dataa\[17\] " "Net \"idata\[17\]\", which fans out to \"sumador:sumador_inst1\|dataa\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[17\] " "Net is fed by \"PC:PC_inst\|PC\[17\]\"" {  } { { "PC.sv" "PC\[17\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[17\] " "Net is fed by \"idata\[17\]\"" {  } { { "core.sv" "idata\[17\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411449 ""}  } { { "core.sv" "idata\[17\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[17\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411449 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[16\] sumador:sumador_inst1\|dataa\[16\] " "Net \"idata\[16\]\", which fans out to \"sumador:sumador_inst1\|dataa\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[16\] " "Net is fed by \"PC:PC_inst\|PC\[16\]\"" {  } { { "PC.sv" "PC\[16\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[16\] " "Net is fed by \"idata\[16\]\"" {  } { { "core.sv" "idata\[16\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""}  } { { "core.sv" "idata\[16\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[16\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411450 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[15\] sumador:sumador_inst1\|dataa\[15\] " "Net \"idata\[15\]\", which fans out to \"sumador:sumador_inst1\|dataa\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[15\] " "Net is fed by \"PC:PC_inst\|PC\[15\]\"" {  } { { "PC.sv" "PC\[15\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[15\] " "Net is fed by \"idata\[15\]\"" {  } { { "core.sv" "idata\[15\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""}  } { { "core.sv" "idata\[15\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[15\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411450 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[14\] sumador:sumador_inst1\|dataa\[14\] " "Net \"idata\[14\]\", which fans out to \"sumador:sumador_inst1\|dataa\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[14\] " "Net is fed by \"PC:PC_inst\|PC\[14\]\"" {  } { { "PC.sv" "PC\[14\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[14\] " "Net is fed by \"idata\[14\]\"" {  } { { "core.sv" "idata\[14\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""}  } { { "core.sv" "idata\[14\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[14\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411450 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[13\] sumador:sumador_inst1\|dataa\[13\] " "Net \"idata\[13\]\", which fans out to \"sumador:sumador_inst1\|dataa\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[13\] " "Net is fed by \"PC:PC_inst\|PC\[13\]\"" {  } { { "PC.sv" "PC\[13\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[13\] " "Net is fed by \"idata\[13\]\"" {  } { { "core.sv" "idata\[13\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""}  } { { "core.sv" "idata\[13\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[13\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411450 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[12\] sumador:sumador_inst1\|dataa\[12\] " "Net \"idata\[12\]\", which fans out to \"sumador:sumador_inst1\|dataa\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[12\] " "Net is fed by \"PC:PC_inst\|PC\[12\]\"" {  } { { "PC.sv" "PC\[12\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[12\] " "Net is fed by \"idata\[12\]\"" {  } { { "core.sv" "idata\[12\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""}  } { { "core.sv" "idata\[12\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[12\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411450 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[11\] sumador:sumador_inst1\|dataa\[11\] " "Net \"idata\[11\]\", which fans out to \"sumador:sumador_inst1\|dataa\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[11\] " "Net is fed by \"PC:PC_inst\|PC\[11\]\"" {  } { { "PC.sv" "PC\[11\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[11\] " "Net is fed by \"idata\[11\]\"" {  } { { "core.sv" "idata\[11\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""}  } { { "core.sv" "idata\[11\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[11\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411450 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[10\] sumador:sumador_inst1\|dataa\[10\] " "Net \"idata\[10\]\", which fans out to \"sumador:sumador_inst1\|dataa\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[10\] " "Net is fed by \"PC:PC_inst\|PC\[10\]\"" {  } { { "PC.sv" "PC\[10\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[10\] " "Net is fed by \"idata\[10\]\"" {  } { { "core.sv" "idata\[10\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411450 ""}  } { { "core.sv" "idata\[10\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[10\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411450 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[9\] sumador:sumador_inst1\|dataa\[9\] " "Net \"idata\[9\]\", which fans out to \"sumador:sumador_inst1\|dataa\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[9\] " "Net is fed by \"PC:PC_inst\|PC\[9\]\"" {  } { { "PC.sv" "PC\[9\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[9\] " "Net is fed by \"idata\[9\]\"" {  } { { "core.sv" "idata\[9\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""}  } { { "core.sv" "idata\[9\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[9\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411451 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[8\] sumador:sumador_inst1\|dataa\[8\] " "Net \"idata\[8\]\", which fans out to \"sumador:sumador_inst1\|dataa\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[8\] " "Net is fed by \"PC:PC_inst\|PC\[8\]\"" {  } { { "PC.sv" "PC\[8\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[8\] " "Net is fed by \"idata\[8\]\"" {  } { { "core.sv" "idata\[8\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""}  } { { "core.sv" "idata\[8\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[8\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411451 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[7\] sumador:sumador_inst1\|dataa\[7\] " "Net \"idata\[7\]\", which fans out to \"sumador:sumador_inst1\|dataa\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[7\] " "Net is fed by \"PC:PC_inst\|PC\[7\]\"" {  } { { "PC.sv" "PC\[7\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[7\] " "Net is fed by \"idata\[7\]\"" {  } { { "core.sv" "idata\[7\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""}  } { { "core.sv" "idata\[7\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[7\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411451 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[6\] sumador:sumador_inst1\|dataa\[6\] " "Net \"idata\[6\]\", which fans out to \"sumador:sumador_inst1\|dataa\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[6\] " "Net is fed by \"PC:PC_inst\|PC\[6\]\"" {  } { { "PC.sv" "PC\[6\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[6\] " "Net is fed by \"idata\[6\]\"" {  } { { "core.sv" "idata\[6\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""}  } { { "core.sv" "idata\[6\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[6\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411451 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[5\] sumador:sumador_inst1\|dataa\[5\] " "Net \"idata\[5\]\", which fans out to \"sumador:sumador_inst1\|dataa\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[5\] " "Net is fed by \"PC:PC_inst\|PC\[5\]\"" {  } { { "PC.sv" "PC\[5\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[5\] " "Net is fed by \"idata\[5\]\"" {  } { { "core.sv" "idata\[5\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""}  } { { "core.sv" "idata\[5\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[5\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411451 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[4\] sumador:sumador_inst1\|dataa\[4\] " "Net \"idata\[4\]\", which fans out to \"sumador:sumador_inst1\|dataa\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[4\] " "Net is fed by \"PC:PC_inst\|PC\[4\]\"" {  } { { "PC.sv" "PC\[4\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[4\] " "Net is fed by \"idata\[4\]\"" {  } { { "core.sv" "idata\[4\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""}  } { { "core.sv" "idata\[4\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[4\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411451 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[3\] sumador:sumador_inst1\|dataa\[3\] " "Net \"idata\[3\]\", which fans out to \"sumador:sumador_inst1\|dataa\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[3\] " "Net is fed by \"PC:PC_inst\|PC\[3\]\"" {  } { { "PC.sv" "PC\[3\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[3\] " "Net is fed by \"idata\[3\]\"" {  } { { "core.sv" "idata\[3\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411451 ""}  } { { "core.sv" "idata\[3\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[3\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411451 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[2\] sumador:sumador_inst1\|dataa\[2\] " "Net \"idata\[2\]\", which fans out to \"sumador:sumador_inst1\|dataa\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[2\] " "Net is fed by \"PC:PC_inst\|PC\[2\]\"" {  } { { "PC.sv" "PC\[2\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411452 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[2\] " "Net is fed by \"idata\[2\]\"" {  } { { "core.sv" "idata\[2\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411452 ""}  } { { "core.sv" "idata\[2\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[2\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411452 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[1\] sumador:sumador_inst1\|dataa\[1\] " "Net \"idata\[1\]\", which fans out to \"sumador:sumador_inst1\|dataa\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[1\] " "Net is fed by \"PC:PC_inst\|PC\[1\]\"" {  } { { "PC.sv" "PC\[1\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411452 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[1\] " "Net is fed by \"idata\[1\]\"" {  } { { "core.sv" "idata\[1\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411452 ""}  } { { "core.sv" "idata\[1\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[1\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411452 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "idata\[0\] sumador:sumador_inst1\|dataa\[0\] " "Net \"idata\[0\]\", which fans out to \"sumador:sumador_inst1\|dataa\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "PC:PC_inst\|PC\[0\] " "Net is fed by \"PC:PC_inst\|PC\[0\]\"" {  } { { "PC.sv" "PC\[0\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411452 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "idata\[0\] " "Net is fed by \"idata\[0\]\"" {  } { { "core.sv" "idata\[0\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1702316411452 ""}  } { { "core.sv" "idata\[0\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv" 16 -1 0 } } { "sumador.sv" "dataa\[0\]" { Text "C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1702316411452 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702316411571 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 11 18:40:11 2023 " "Processing ended: Mon Dec 11 18:40:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702316411571 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702316411571 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702316411571 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316411571 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 98 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 98 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702316412184 ""}
