%table generated from Verilog-A input
\index{MOSFET level 111!device output variables}
\begin{DeviceParamTableGenerated}{MOSFET level 111 Output Variables}{M_111_OutputVars}
WEFF & Effective width for I-V &   m & none \\ \hline
LEFF & Effective length for I-V &   m & none \\ \hline
WEFFCV & Effective width for C-V &   m & none \\ \hline
LEFFCV & Effective length for C-V &   m & none \\ \hline
IDS & Intrinsic drain current &   A & none \\ \hline
IDEFF & Total drain current &   A & none \\ \hline
ISEFF & Total source current &   A & none \\ \hline
IGTOT & Total gate current &   A & none \\ \hline
IDSGEN & Generation-recombination current &   A & none \\ \hline
III & Impact ionization current &   A & none \\ \hline
IGIDL & GIDL current &   A & none \\ \hline
IGISL & GISL current &   A & none \\ \hline
IJSB & Source-to-substrate junction current &   A & none \\ \hline
IJDB & Drain-to-substrate junction current &   A & none \\ \hline
ISUB & Substrate current &   A & none \\ \hline
BETA & Drain current prefactor per fin per finger &   A/V$^{2}$ & none \\ \hline
VDSSAT & Drain-to-source saturation voltage &   V & none \\ \hline
VDSEFF & Effective drain-to-source voltage &   V & none \\ \hline
VFB & Flatband voltage &   V & none \\ \hline
VTH & Threshold voltage &   V & none \\ \hline
GM & Transconductance &   A/V & none \\ \hline
GDS & Output conductance &   A/V & none \\ \hline
GMBS & Substrate conductance &   A/V & none \\ \hline
QGI & Intrinsic gate charge &   C & none \\ \hline
QDI & Intrinsic drain charge &   C & none \\ \hline
QSI & Intrinsic source charge &   C & none \\ \hline
QBI & Intrinsic substrate charge &   C & none \\ \hline
QG & Total gate charge &   C & none \\ \hline
QD & Total drain charge &   C & none \\ \hline
QS & Total source charge &   C & none \\ \hline
QB & Total substrate charge &   C & none \\ \hline
CGGI & Intrinsic gate capacitance &   F & none \\ \hline
CGSI & Intrinsic gate-to-source capacitance &   F & none \\ \hline
CGDI & Intrinsic gate-to-drain capacitance &   F & none \\ \hline
CGEI & Intrinsic gate-to-substrate capacitance &   F & none \\ \hline
CDGI & Intrinsic drain-to-gate capacitance &   F & none \\ \hline
CDDI & Intrinsic drain capacitance &   F & none \\ \hline
CDSI & Intrinsic drain-to-source capacitance &   F & none \\ \hline
CDEI & Intrinsic drain-to-substrate capacitance &   F & none \\ \hline
CSGI & Intrinsic source-to-gate capacitance &   F & none \\ \hline
CSDI & Intrinsic source-to-drain capacitance &   F & none \\ \hline
CSSI & Intrinsic source capacitance &   F & none \\ \hline
CSEI & Intrinsic source-to-substrate capacitance &   F & none \\ \hline
CEGI & Intrinsic substrate-to-gate capacitance &   F & none \\ \hline
CEDI & Intrinsic substrate-to-drain capacitance &   F & none \\ \hline
CESI & Intrinsic substrate-to-source capacitance &   F & none \\ \hline
CEEI & Intrinsic substrate capacitance &   F & none \\ \hline
CGG & Total gate capacitance &   F & none \\ \hline
CGS & Total gate-to-source capacitance &   F & none \\ \hline
CGD & Total gate-to-drain capacitance &   F & none \\ \hline
CGE & Total gate-to-substrate capacitance &   F & none \\ \hline
CDG & Total drain-to-gate capacitance &   F & none \\ \hline
CDD & Total drain capacitance &   F & none \\ \hline
CDS & Total drain-to-source capacitance &   F & none \\ \hline
CDE & Total drain-to-substrate capacitance &   F & none \\ \hline
CSG & Total source-to-gate capacitance &   F & none \\ \hline
CSD & Total source-to-drain capacitance &   F & none \\ \hline
CSS & Total source capacitance &   F & none \\ \hline
CSE & Total source-to-substrate capacitance &   F & none \\ \hline
CEG & Total substrate-to-gate capacitance &   F & none \\ \hline
CED & Total substrate-to-drain capacitance &   F & none \\ \hline
CES & Total substrate-to-source capacitance &   F & none \\ \hline
CEE & Total substrate capacitance &   F & none \\ \hline
CGSEXT & External gate-to-source capacitance &   F & none \\ \hline
CGDEXT & External gate-to-drain capacitance &   F & none \\ \hline
CGBOV & Gate-to-substrate overlap capacitance &   F & none \\ \hline
CJST & Total junction and source-to-substrate capacitance &   F & none \\ \hline
CJDT & Total junction and drain-to-substrate capacitance &   F & none \\ \hline
RSGEO & External bias-independent source resistance &   Ohm & none \\ \hline
RDGEO & External bias-independent drain resistance &   Ohm & none \\ \hline
CFGEO & Geometric parasitic capacitance &   F & none \\ \hline
T\_TOTAL\_K & Device temperature in Kelvin &   K & none \\ \hline
T\_TOTAL\_C & Device temperature in Celsius &   degC & none \\ \hline
T\_DELTA\_SH & Delta temperature by self-heating &   K or degC & none \\ \hline
IGS & Gate-to-source tunneling current &   A & none \\ \hline
IGD & Gate-to-drain tunneling current &   A & none \\ \hline
IGCS & Gate-to-channel tunneling current at source &   A & none \\ \hline
IGCD & Gate-to-channel tunneling current at drain &   A & none \\ \hline
IGBS & Gate-to-substrate tunneling current at source &   A & none \\ \hline
IGBD & Gate-to-substrate tunneling current at drain &   A & none \\ \hline
IGBACC & Gate-to-substrate tunneling current in accumulation &   A & none \\ \hline
IGBINV & Gate-to-substrate tunneling current in inversion &   A & none \\ \hline
DIDSDVG & dIds / dVg &   A/V & none \\ \hline
DIDSDVS & dIds / dVs &   A/V & none \\ \hline
DIDSDVD & dIds / dVd &   A/V & none \\ \hline
DIGSDVG & dIgs / dVg &   A/V & none \\ \hline
DIGSDVS & dIgs / dVs &   A/V & none \\ \hline
DIGSDVD & dIgs / dVd &   A/V & none \\ \hline
DIGDDVG & dIgd / dVg &   A/V & none \\ \hline
DIGDDVS & dIgd / dVs &   A/V & none \\ \hline
DIGDDVD & dIgd / dVd &   A/V & none \\ \hline
DIIIDVG & dIii / dVg &   A/V & none \\ \hline
DIIIDVS & dIii / dVs &   A/V & none \\ \hline
DIIIDVD & dIii / dVd &   A/V & none \\ \hline
DIGIDLDVG & dIgidl / dVg &   A/V & none \\ \hline
DIGIDLDVS & dIgidl / dVs &   A/V & none \\ \hline
DIGIDLDVD & dIgidl / dVd &   A/V & none \\ \hline
DIGISLDVG & dIgisl / dVg &   A/V & none \\ \hline
DIGISLDVS & dIgisl / dVs &   A/V & none \\ \hline
DIGISLDVD & dIgisl / dVd &   A/V & none \\ \hline
CGT & dQg / dTemp &   C/K & none \\ \hline
CST & dQs / dTemp &   C/K & none \\ \hline
CDT & dQd / dTemp &   C/K & none \\ \hline
DIDSDVTH & dIds / dTemp &   A/K & none \\ \hline
DIGSDVTH & dIgs / dTemp &   A/K & none \\ \hline
DIGDDVTH & dIgd / dTemp &   A/K & none \\ \hline
DIIIDVTH & dIii / dTemp &   A/K & none \\ \hline
DIGIDLDVTH & dIgidl / dTemp &   A/K & none \\ \hline
DIGISLDVTH & dIgisl / dTemp &   A/K & none \\ \hline
ITH & Device power &   A*V & none \\ \hline
DITHDVTH & dPower / dTemp &   A*V/K & none \\ \hline
DITHDVG & dPower / dVg &   A & none \\ \hline
DITHDVS & dPower / dVs &   A & none \\ \hline
DITHDVD & dPower / dVd &   A & none \\ \hline
VDSAT & Synonym for VDSSAT &   V & none \\ \hline
VDS & Drain-source voltage &   V & none \\ \hline
VGS & Gate-source voltage &   V & none \\ \hline
VBS & Bulk-source voltage &   V & none \\ \hline
\end{DeviceParamTableGenerated}
