

================================================================
== Vitis HLS Report for 'Mem2Stream_Batch_64u_784u_s'
================================================================
* Date:           Wed Mar 26 22:46:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_0_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104  |Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11  |      101|      101|   2.020 us|   2.020 us|    99|    99|  loop auto-rewind flp (delay=0 clock cycles(s))|
        |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113   |Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1   |     1571|     1571|  31.420 us|  31.420 us|  1569|  1569|  loop auto-rewind flp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_166_1  |        ?|        ?|  112 ~ 1582|          -|          -|     ?|        no|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    271|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     166|    228|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    384|    -|
|Register         |        -|    -|     218|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     384|    883|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113   |Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1   |        0|   0|  85|  112|    0|
    |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104  |Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11  |        0|   0|  81|  116|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                            |                                                      |        0|   0| 166|  228|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln140_fu_190_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln170_fu_172_p2               |         +|   0|  0|  32|          32|          32|
    |rep_2_fu_225_p2                   |         +|   0|  0|  39|          32|           5|
    |rep_3_fu_215_p2                   |         +|   0|  0|  39|          32|           1|
    |sub_ln170_fu_160_p2               |         -|   0|  0|  32|          32|          32|
    |icmp_ln166_fu_134_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln168_fu_143_p2              |      icmp|   0|  0|  13|           4|           4|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 271|         231|         173|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  106|         21|    1|         21|
    |ap_done                |    9|          2|    1|          2|
    |dma2dwc_din            |    9|          2|   64|        128|
    |dma2dwc_write          |   14|          3|    1|          3|
    |gmem_blk_n_AR          |    9|          2|    1|          2|
    |m_axi_gmem_0_ARADDR    |   20|          4|   64|        256|
    |m_axi_gmem_0_ARBURST   |   14|          3|    2|          6|
    |m_axi_gmem_0_ARCACHE   |   14|          3|    4|         12|
    |m_axi_gmem_0_ARID      |   14|          3|    1|          3|
    |m_axi_gmem_0_ARLEN     |   25|          5|   32|        160|
    |m_axi_gmem_0_ARLOCK    |   14|          3|    2|          6|
    |m_axi_gmem_0_ARPROT    |   14|          3|    3|          9|
    |m_axi_gmem_0_ARQOS     |   14|          3|    4|         12|
    |m_axi_gmem_0_ARREGION  |   14|          3|    4|         12|
    |m_axi_gmem_0_ARSIZE    |   14|          3|    3|          9|
    |m_axi_gmem_0_ARUSER    |   14|          3|    1|          3|
    |m_axi_gmem_0_ARVALID   |   20|          4|    1|          4|
    |m_axi_gmem_0_RREADY    |   14|          3|    1|          3|
    |numReps_c_blk_n        |    9|          2|    1|          2|
    |real_start             |    9|          2|    1|          2|
    |rep_fu_72              |   14|          3|   32|         96|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  384|         80|  224|        751|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                     |  20|   0|   20|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |empty_reg_253                                                                 |   4|   0|    4|          0|
    |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln168_reg_264                                                            |   1|   0|    1|          0|
    |in_read_reg_248                                                               |  64|   0|   64|          0|
    |numReps_read_reg_243                                                          |  32|   0|   32|          0|
    |rep_fu_72                                                                     |  32|   0|   32|          0|
    |start_once_reg                                                                |   1|   0|    1|          0|
    |trunc_ln1_reg_268                                                             |  61|   0|   61|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 218|   0|  218|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 784u>|  return value|
|m_axi_gmem_0_AWVALID      |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWREADY      |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWADDR       |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWID         |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWLEN        |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWSIZE       |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWBURST      |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWLOCK       |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWCACHE      |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWPROT       |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWQOS        |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWREGION     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_AWUSER       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WVALID       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WREADY       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WDATA        |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WSTRB        |  out|    8|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WLAST        |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WID          |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_WUSER        |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARVALID      |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARREADY      |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARADDR       |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARID         |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARLEN        |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARSIZE       |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARBURST      |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARLOCK       |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARCACHE      |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARPROT       |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARQOS        |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARREGION     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_ARUSER       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RVALID       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RREADY       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RDATA        |   in|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RLAST        |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RID          |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RFIFONUM     |   in|    9|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RUSER        |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_RRESP        |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_BVALID       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_BREADY       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_BRESP        |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_BID          |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_0_BUSER        |   in|    1|       m_axi|                         gmem|       pointer|
|in_r                      |   in|   64|     ap_none|                         in_r|        scalar|
|dma2dwc_din               |  out|   64|     ap_fifo|                      dma2dwc|       pointer|
|dma2dwc_full_n            |   in|    1|     ap_fifo|                      dma2dwc|       pointer|
|dma2dwc_write             |  out|    1|     ap_fifo|                      dma2dwc|       pointer|
|dma2dwc_num_data_valid    |   in|    3|     ap_fifo|                      dma2dwc|       pointer|
|dma2dwc_fifo_cap          |   in|    3|     ap_fifo|                      dma2dwc|       pointer|
|numReps                   |   in|   32|     ap_none|                      numReps|        scalar|
|numReps_c_din             |  out|   32|     ap_fifo|                    numReps_c|       pointer|
|numReps_c_full_n          |   in|    1|     ap_fifo|                    numReps_c|       pointer|
|numReps_c_write           |  out|    1|     ap_fifo|                    numReps_c|       pointer|
|numReps_c_num_data_valid  |   in|    3|     ap_fifo|                    numReps_c|       pointer|
|numReps_c_fifo_cap        |   in|    3|     ap_fifo|                    numReps_c|       pointer|
+--------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:163]   --->   Operation 21 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numReps"   --->   Operation 23 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 24 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %numReps_c, i32 %numReps_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i32 %numReps_read"   --->   Operation 26 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dma2dwc, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%store_ln163 = store i32 0, i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:163]   --->   Operation 29 'store' 'store_ln163' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln166 = br void %while.cond" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:166]   --->   Operation 30 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.89>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%rep_1 = load i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 31 'load' 'rep_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln166 = icmp_eq  i32 %rep_1, i32 %numReps_read" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:166]   --->   Operation 32 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %while.body, void %while.end" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:166]   --->   Operation 33 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i32 %rep_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:163]   --->   Operation 34 'trunc' 'trunc_ln163' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%icmp_ln168 = icmp_eq  i4 %empty, i4 %trunc_ln163" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:168]   --->   Operation 35 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln166)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln170 = shl i32 %rep_1, i32 7" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 36 'shl' 'shl_ln170' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln170_1 = shl i32 %rep_1, i32 5" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 37 'shl' 'shl_ln170_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln170 = sub i32 %shl_ln170, i32 %shl_ln170_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 38 'sub' 'sub_ln170' <Predicate = (!icmp_ln166)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln170_2 = shl i32 %rep_1, i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 39 'shl' 'shl_ln170_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln170 = add i32 %sub_ln170, i32 %shl_ln170_2" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 40 'add' 'add_ln170' <Predicate = (!icmp_ln166)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %add_ln170, i3 0" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i35 %shl_ln" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 42 'zext' 'zext_ln140' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.52ns)   --->   "%add_ln140 = add i64 %zext_ln140, i64 %in_read" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 43 'add' 'add_ln140' <Predicate = (!icmp_ln166)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln140, i32 3, i32 63" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 44 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln178 = ret" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:178]   --->   Operation 45 'ret' 'ret_ln178' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:166]   --->   Operation 46 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i61 %trunc_ln1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 47 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln140" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 48 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %if.else, void %if.then" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:168]   --->   Operation 49 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [8/8] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 98" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 50 'readreq' 'empty_30' <Predicate = (!icmp_ln168)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%rep_3 = add i32 %rep_1, i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:175]   --->   Operation 51 'add' 'rep_3' <Predicate = (!icmp_ln168)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.70ns)   --->   "%store_ln163 = store i32 %rep_3, i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:163]   --->   Operation 52 'store' 'store_ln163' <Predicate = (!icmp_ln168)> <Delay = 1.70>
ST_3 : Operation 53 [8/8] (14.6ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 1568" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 53 'readreq' 'empty_29' <Predicate = (icmp_ln168)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 54 [1/1] (2.55ns)   --->   "%rep_2 = add i32 %rep_1, i32 16" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:171]   --->   Operation 54 'add' 'rep_2' <Predicate = (icmp_ln168)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.70ns)   --->   "%store_ln163 = store i32 %rep_2, i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:163]   --->   Operation 55 'store' 'store_ln163' <Predicate = (icmp_ln168)> <Delay = 1.70>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 56 [7/8] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 98" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 56 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 57 [6/8] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 98" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 57 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 58 [5/8] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 98" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 58 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 59 [4/8] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 98" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 59 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 60 [3/8] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 98" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 60 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 61 [2/8] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 98" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 61 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 62 [1/8] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 98" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 62 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 784u>_Pipeline_VITIS_LOOP_140_11, i64 %gmem, i61 %trunc_ln1, i64 %dma2dwc" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 63 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 784u>_Pipeline_VITIS_LOOP_140_11, i64 %gmem, i61 %trunc_ln1, i64 %dma2dwc" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 64 'call' 'call_ln140' <Predicate = (!icmp_ln168)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 784u>_Pipeline_VITIS_LOOP_140_1, i64 %gmem, i61 %trunc_ln1, i64 %dma2dwc" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 66 'call' 'call_ln140' <Predicate = (icmp_ln168)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln172 = br void %if.end" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:172]   --->   Operation 67 'br' 'br_ln172' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln166 = br void %while.cond" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:166]   --->   Operation 68 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 14.6>
ST_13 : Operation 69 [7/8] (14.6ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 1568" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 69 'readreq' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 4> <Delay = 14.6>
ST_14 : Operation 70 [6/8] (14.6ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 1568" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 70 'readreq' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 5> <Delay = 14.6>
ST_15 : Operation 71 [5/8] (14.6ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 1568" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 71 'readreq' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 6> <Delay = 14.6>
ST_16 : Operation 72 [4/8] (14.6ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 1568" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 72 'readreq' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 7> <Delay = 14.6>
ST_17 : Operation 73 [3/8] (14.6ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 1568" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 73 'readreq' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 8> <Delay = 14.6>
ST_18 : Operation 74 [2/8] (14.6ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 1568" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 74 'readreq' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 9> <Delay = 14.6>
ST_19 : Operation 75 [1/8] (14.6ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i64 1568" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:170]   --->   Operation 75 'readreq' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 10> <Delay = 0.00>
ST_20 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln140 = call void @Mem2Stream_Batch<64u, 784u>_Pipeline_VITIS_LOOP_140_1, i64 %gmem, i61 %trunc_ln1, i64 %dma2dwc" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:140->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:174]   --->   Operation 76 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dma2dwc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numReps_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                (alloca        ) [ 011111111111111111111]
specinterface_ln0  (specinterface ) [ 000000000000000000000]
numReps_read       (read          ) [ 001111111111111111111]
in_read            (read          ) [ 001111111111111111111]
write_ln0          (write         ) [ 000000000000000000000]
empty              (trunc         ) [ 001111111111111111111]
specinterface_ln0  (specinterface ) [ 000000000000000000000]
specinterface_ln0  (specinterface ) [ 000000000000000000000]
store_ln163        (store         ) [ 000000000000000000000]
br_ln166           (br            ) [ 000000000000000000000]
rep_1              (load          ) [ 000100000000000000000]
icmp_ln166         (icmp          ) [ 001111111111111111111]
br_ln166           (br            ) [ 000000000000000000000]
trunc_ln163        (trunc         ) [ 000000000000000000000]
icmp_ln168         (icmp          ) [ 000111111111111111111]
shl_ln170          (shl           ) [ 000000000000000000000]
shl_ln170_1        (shl           ) [ 000000000000000000000]
sub_ln170          (sub           ) [ 000000000000000000000]
shl_ln170_2        (shl           ) [ 000000000000000000000]
add_ln170          (add           ) [ 000000000000000000000]
shl_ln             (bitconcatenate) [ 000000000000000000000]
zext_ln140         (zext          ) [ 000000000000000000000]
add_ln140          (add           ) [ 000000000000000000000]
trunc_ln1          (partselect    ) [ 000111111111111111111]
ret_ln178          (ret           ) [ 000000000000000000000]
specloopname_ln166 (specloopname  ) [ 000000000000000000000]
sext_ln140         (sext          ) [ 000000000000000000000]
gmem_addr          (getelementptr ) [ 000011111110011111110]
br_ln168           (br            ) [ 000000000000000000000]
rep_3              (add           ) [ 000000000000000000000]
store_ln163        (store         ) [ 000000000000000000000]
rep_2              (add           ) [ 000000000000000000000]
store_ln163        (store         ) [ 000000000000000000000]
empty_30           (readreq       ) [ 000000000000000000000]
call_ln140         (call          ) [ 000000000000000000000]
br_ln0             (br            ) [ 000000000000000000000]
call_ln140         (call          ) [ 000000000000000000000]
br_ln172           (br            ) [ 000000000000000000000]
br_ln166           (br            ) [ 000000000000000000000]
empty_29           (readreq       ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dma2dwc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dma2dwc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numReps_c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream_Batch<64u, 784u>_Pipeline_VITIS_LOOP_140_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream_Batch<64u, 784u>_Pipeline_VITIS_LOOP_140_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="rep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="numReps_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_readreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_30/3 empty_29/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="61" slack="9"/>
<pin id="108" dir="0" index="3" bw="64" slack="0"/>
<pin id="109" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/11 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="0" index="2" bw="61" slack="9"/>
<pin id="117" dir="0" index="3" bw="64" slack="0"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/20 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln163_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="rep_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln166_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln163_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln163/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln168_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shl_ln170_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="shl_ln170_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sub_ln170_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln170/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shl_ln170_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln170_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shl_ln_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="35" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln140_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="35" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln140_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="35" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="1"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="61" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="0" index="3" bw="7" slack="0"/>
<pin id="200" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln140_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="61" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="gmem_addr_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="rep_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_3/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln163_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="rep_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_2/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln163_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="rep_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="243" class="1005" name="numReps_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="248" class="1005" name="in_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="empty_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="264" class="1005" name="icmp_ln168_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="268" class="1005" name="trunc_ln1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="61" slack="1"/>
<pin id="270" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="gmem_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="76" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="64" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="119"><net_src comp="70" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="125"><net_src comp="76" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="131" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="131" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="131" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="148" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="131" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="160" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="190" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="72" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="246"><net_src comp="76" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="251"><net_src comp="82" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="256"><net_src comp="122" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="267"><net_src comp="143" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="195" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="278"><net_src comp="208" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: dma2dwc | {11 12 20 }
	Port: numReps_c | {1 }
 - Input state : 
	Port: Mem2Stream_Batch<64u, 784u> : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: Mem2Stream_Batch<64u, 784u> : in_r | {1 }
	Port: Mem2Stream_Batch<64u, 784u> : numReps | {1 }
  - Chain level:
	State 1
		store_ln163 : 1
	State 2
		icmp_ln166 : 1
		br_ln166 : 2
		trunc_ln163 : 1
		icmp_ln168 : 2
		shl_ln170 : 1
		shl_ln170_1 : 1
		sub_ln170 : 1
		shl_ln170_2 : 1
		add_ln170 : 2
		shl_ln : 3
		zext_ln140 : 4
		add_ln140 : 5
		trunc_ln1 : 6
	State 3
		gmem_addr : 1
		empty_30 : 2
		store_ln163 : 1
		empty_29 : 2
		store_ln163 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                         |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|
|   call   | grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104 |   136   |    28   |
|          |  grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113 |   140   |    24   |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                         add_ln170_fu_172                        |    0    |    32   |
|    add   |                         add_ln140_fu_190                        |    0    |    71   |
|          |                           rep_3_fu_215                          |    0    |    39   |
|          |                           rep_2_fu_225                          |    0    |    39   |
|----------|-----------------------------------------------------------------|---------|---------|
|   icmp   |                        icmp_ln166_fu_134                        |    0    |    39   |
|          |                        icmp_ln168_fu_143                        |    0    |    13   |
|----------|-----------------------------------------------------------------|---------|---------|
|    sub   |                         sub_ln170_fu_160                        |    0    |    32   |
|----------|-----------------------------------------------------------------|---------|---------|
|   read   |                     numReps_read_read_fu_76                     |    0    |    0    |
|          |                        in_read_read_fu_82                       |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   write  |                      write_ln0_write_fu_88                      |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|  readreq |                        grp_readreq_fu_96                        |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   trunc  |                           empty_fu_122                          |    0    |    0    |
|          |                        trunc_ln163_fu_139                       |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                         shl_ln170_fu_148                        |    0    |    0    |
|    shl   |                        shl_ln170_1_fu_154                       |    0    |    0    |
|          |                        shl_ln170_2_fu_166                       |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|bitconcatenate|                          shl_ln_fu_178                          |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   zext   |                        zext_ln140_fu_186                        |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|partselect|                         trunc_ln1_fu_195                        |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   sext   |                        sext_ln140_fu_205                        |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   Total  |                                                                 |   276   |   317   |
|----------|-----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    empty_reg_253   |    4   |
|  gmem_addr_reg_275 |   64   |
| icmp_ln168_reg_264 |    1   |
|   in_read_reg_248  |   64   |
|numReps_read_reg_243|   32   |
|     rep_reg_235    |   32   |
|  trunc_ln1_reg_268 |   61   |
+--------------------+--------+
|        Total       |   258  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_96 |  p1  |   2  |  64  |   128  ||    0    ||    9    |
| grp_readreq_fu_96 |  p2  |   2  |  12  |   24   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   152  ||  3.176  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   276  |   317  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |    9   |
|  Register |    -   |   258  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   534  |   326  |
+-----------+--------+--------+--------+
