Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Aug  7 11:26:13 2025
| Host         : maxwell running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file pl_eth_10g_wrapper_utilization_synth.rpt -pb pl_eth_10g_wrapper_utilization_synth.pb
| Design       : pl_eth_10g_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 37551 |     0 |          0 |    274080 | 13.70 |
|   LUT as Logic             | 32987 |     0 |          0 |    274080 | 12.04 |
|   LUT as Memory            |  4564 |     0 |          0 |    144000 |  3.17 |
|     LUT as Distributed RAM |   368 |     0 |            |           |       |
|     LUT as Shift Register  |  4196 |     0 |            |           |       |
| CLB Registers              | 56969 |     0 |          0 |    548160 | 10.39 |
|   Register as Flip Flop    | 56969 |     0 |          0 |    548160 | 10.39 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |  1886 |     0 |          0 |     34260 |  5.50 |
| F7 Muxes                   |   279 |     0 |          0 |    137040 |  0.20 |
| F8 Muxes                   |     0 |     0 |          0 |     68520 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 273   |          Yes |           - |          Set |
| 1814  |          Yes |           - |        Reset |
| 1955  |          Yes |         Set |            - |
| 52927 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  276 |     0 |          0 |       912 | 30.26 |
|   RAMB36/FIFO*    |  227 |     0 |          0 |       912 | 24.89 |
|     FIFO36E2 only |   64 |       |            |           |       |
|     RAMB36E2 only |  163 |       |            |           |       |
|   RAMB18          |   98 |     0 |          0 |      1824 |  5.37 |
|     RAMB18E2 only |   98 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  208 |     0 |          0 |      2520 |  8.25 |
|   DSP48E2 only |  208 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    1 |     0 |          0 |       328 |  0.30 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       116 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    5 |     0 |          0 |       168 |  2.98 |
| BUFG_PS    |    2 |     0 |          0 |        72 |  2.78 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    1 |     0 |          0 |        24 |   4.17 |
| GTHE4_COMMON    |    1 |     0 |          0 |         6 |  16.67 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 52927 |            Register |
| LUT6          | 12504 |                 CLB |
| LUT2          | 10058 |                 CLB |
| LUT3          |  8204 |                 CLB |
| SRL16E        |  4726 |                 CLB |
| LUT5          |  4204 |                 CLB |
| LUT4          |  2996 |                 CLB |
| FDSE          |  1955 |            Register |
| CARRY8        |  1886 |                 CLB |
| FDCE          |  1814 |            Register |
| LUT1          |  1664 |                 CLB |
| SRLC32E       |   708 |                 CLB |
| RAMD32        |   610 |                 CLB |
| MUXF7         |   279 |                 CLB |
| FDPE          |   273 |            Register |
| DSP48E2       |   208 |          Arithmetic |
| RAMB36E2      |   163 |            BLOCKRAM |
| RAMS32        |   106 |                 CLB |
| RAMB18E2      |    98 |            BLOCKRAM |
| FIFO36E2      |    64 |            BLOCKRAM |
| SRLC16E       |     6 |                 CLB |
| BUFG_GT       |     5 |               Clock |
| RAMD64E       |     4 |                 CLB |
| BUFG_GT_SYNC  |     3 |               Clock |
| BUFG_PS       |     2 |               Clock |
| PS8           |     1 |            Advanced |
| OBUF          |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| GTHE4_CHANNEL |     1 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| dbg_hub_CV |    1 |
+------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


