// Seed: 1378943927
module module_0 (
    output wor  id_0,
    output wand id_1,
    input  tri0 id_2,
    input  wand id_3
);
  assign id_0 = 1'b0;
  wire id_5;
  reg  id_6;
  always id_6 = #1 1'h0 + {1} * id_6 + 1 - id_2;
  always @(posedge 1) begin
    foreach (id_7[1])
    #1
    while (1 && id_3) begin
      if (1) disable id_8;
    end
    id_6 = new id_9;
    $display;
  end
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    output wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output logic id_8,
    input tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    output uwire id_13
);
  tri1 id_15 = 1;
  wire id_16;
  module_0(
      id_13, id_1, id_2, id_5
  );
  wire id_17;
  wire id_18;
  always @(posedge id_5 - id_2 or 1)
    id_8#(
        .id_5 (1'b0),
        .id_16("")
    ) <= 1 == id_11;
endmodule
