C W+RWC+porelrel+poconp+popacq
"PodWWRelRel RfeRelCon PodRRConP Fre PodWRPAcq FreAcqRel"
Cycle=RfeRelCon PodRRConP Fre PodWRPAcq FreAcqRel PodWWRelRel
Relax=
Safe=Fre PodWW PodWR PodRR FreAcqRel RfeRelCon
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Rf Fr Fr
Orig=PodWWRelRel RfeRelCon PodRRConP Fre PodWRPAcq FreAcqRel

{}

P0 (atomic_int* y,atomic_int* x) {
  atomic_store_explicit(x,1,memory_order_release);
  atomic_store_explicit(y,1,memory_order_release);
}

P1 (volatile int* z,atomic_int* y) {
  int r0 = atomic_load_explicit(y,memory_order_consume);
  int r1 = *z;
}

P2 (volatile int* z,atomic_int* x) {
  *z = 1;
  int r0 = atomic_load_explicit(x,memory_order_acquire);
}

exists
(1:r0=1 /\ 1:r1=0 /\ 2:r0=0)
