--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml demmy_disp.twx demmy_disp.ncd -o demmy_disp.twr
demmy_disp.pcf -ucf demmy_disp_spartan_3an.ucf

Design file:              demmy_disp.ncd
Physical constraint file: demmy_disp.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11126 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.282ns.
--------------------------------------------------------------------------------

Paths for end point clock_count_26 (SLICE_X51Y26.G1), 255 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          clock_count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.187ns (Levels of Logic = 7)
  Clock Path Skew:      -0.095ns (0.402 - 0.497)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to clock_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y14.XQ      Tcko                  0.631   state<4>
                                                       state_4
    SLICE_X52Y19.G2      net (fanout=5)        0.783   state<4>
    SLICE_X52Y19.Y       Tilo                  0.707   wait_time<12>
                                                       wait_time<0>11
    SLICE_X46Y15.F4      net (fanout=20)       1.823   N12
    SLICE_X46Y15.X       Tilo                  0.692   wait_time<7>
                                                       wait_time<7>1
    SLICE_X47Y19.G4      net (fanout=1)        0.570   wait_time<7>
    SLICE_X47Y19.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0003_cy<7>
                                                       Mcompar_process_cmp_eq0003_lut<7>
                                                       Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<9>
                                                       Mcompar_process_cmp_eq0003_cy<8>
                                                       Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<11>
                                                       Mcompar_process_cmp_eq0003_cy<10>
                                                       Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.G3      net (fanout=5)        1.008   Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.X       Tif5x                 0.987   N0
                                                       clock_count_mux0000<0>1_f5_F
                                                       clock_count_mux0000<0>1_f5
    SLICE_X51Y26.G1      net (fanout=32)       1.821   N0
    SLICE_X51Y26.CLK     Tgck                  0.727   clock_count<27>
                                                       clock_count_mux0000<5>1
                                                       clock_count_26
    -------------------------------------------------  ---------------------------
    Total                                     11.187ns (5.182ns logic, 6.005ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          clock_count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.010ns (Levels of Logic = 8)
  Clock Path Skew:      -0.095ns (0.402 - 0.497)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to clock_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y14.XQ      Tcko                  0.631   state<4>
                                                       state_4
    SLICE_X52Y19.G2      net (fanout=5)        0.783   state<4>
    SLICE_X52Y19.Y       Tilo                  0.707   wait_time<12>
                                                       wait_time<0>11
    SLICE_X46Y12.F3      net (fanout=20)       1.516   N12
    SLICE_X46Y12.X       Tilo                  0.692   state<2>
                                                       wait_time<0>2
    SLICE_X47Y18.G4      net (fanout=1)        0.570   wait_time<0>
    SLICE_X47Y18.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0003_cy<5>
                                                       Mcompar_process_cmp_eq0003_lut<5>
                                                       Mcompar_process_cmp_eq0003_cy<5>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<5>
    SLICE_X47Y19.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<7>
                                                       Mcompar_process_cmp_eq0003_cy<6>
                                                       Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<9>
                                                       Mcompar_process_cmp_eq0003_cy<8>
                                                       Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<11>
                                                       Mcompar_process_cmp_eq0003_cy<10>
                                                       Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.G3      net (fanout=5)        1.008   Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.X       Tif5x                 0.987   N0
                                                       clock_count_mux0000<0>1_f5_F
                                                       clock_count_mux0000<0>1_f5
    SLICE_X51Y26.G1      net (fanout=32)       1.821   N0
    SLICE_X51Y26.CLK     Tgck                  0.727   clock_count<27>
                                                       clock_count_mux0000<5>1
                                                       clock_count_26
    -------------------------------------------------  ---------------------------
    Total                                     11.010ns (5.312ns logic, 5.698ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_6 (FF)
  Destination:          clock_count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.963ns (Levels of Logic = 7)
  Clock Path Skew:      -0.104ns (0.402 - 0.506)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_6 to clock_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.631   state<6>
                                                       state_6
    SLICE_X52Y19.G1      net (fanout=3)        0.559   state<6>
    SLICE_X52Y19.Y       Tilo                  0.707   wait_time<12>
                                                       wait_time<0>11
    SLICE_X46Y15.F4      net (fanout=20)       1.823   N12
    SLICE_X46Y15.X       Tilo                  0.692   wait_time<7>
                                                       wait_time<7>1
    SLICE_X47Y19.G4      net (fanout=1)        0.570   wait_time<7>
    SLICE_X47Y19.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0003_cy<7>
                                                       Mcompar_process_cmp_eq0003_lut<7>
                                                       Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<9>
                                                       Mcompar_process_cmp_eq0003_cy<8>
                                                       Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<11>
                                                       Mcompar_process_cmp_eq0003_cy<10>
                                                       Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.G3      net (fanout=5)        1.008   Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.X       Tif5x                 0.987   N0
                                                       clock_count_mux0000<0>1_f5_F
                                                       clock_count_mux0000<0>1_f5
    SLICE_X51Y26.G1      net (fanout=32)       1.821   N0
    SLICE_X51Y26.CLK     Tgck                  0.727   clock_count<27>
                                                       clock_count_mux0000<5>1
                                                       clock_count_26
    -------------------------------------------------  ---------------------------
    Total                                     10.963ns (5.182ns logic, 5.781ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_count_30 (SLICE_X49Y29.G1), 255 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          clock_count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.177ns (Levels of Logic = 7)
  Clock Path Skew:      -0.086ns (0.411 - 0.497)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to clock_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y14.XQ      Tcko                  0.631   state<4>
                                                       state_4
    SLICE_X52Y19.G2      net (fanout=5)        0.783   state<4>
    SLICE_X52Y19.Y       Tilo                  0.707   wait_time<12>
                                                       wait_time<0>11
    SLICE_X46Y15.F4      net (fanout=20)       1.823   N12
    SLICE_X46Y15.X       Tilo                  0.692   wait_time<7>
                                                       wait_time<7>1
    SLICE_X47Y19.G4      net (fanout=1)        0.570   wait_time<7>
    SLICE_X47Y19.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0003_cy<7>
                                                       Mcompar_process_cmp_eq0003_lut<7>
                                                       Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<9>
                                                       Mcompar_process_cmp_eq0003_cy<8>
                                                       Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<11>
                                                       Mcompar_process_cmp_eq0003_cy<10>
                                                       Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.G3      net (fanout=5)        1.008   Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.X       Tif5x                 0.987   N0
                                                       clock_count_mux0000<0>1_f5_F
                                                       clock_count_mux0000<0>1_f5
    SLICE_X49Y29.G1      net (fanout=32)       1.811   N0
    SLICE_X49Y29.CLK     Tgck                  0.727   clock_count<31>
                                                       clock_count_mux0000<1>1
                                                       clock_count_30
    -------------------------------------------------  ---------------------------
    Total                                     11.177ns (5.182ns logic, 5.995ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          clock_count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.000ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (0.411 - 0.497)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to clock_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y14.XQ      Tcko                  0.631   state<4>
                                                       state_4
    SLICE_X52Y19.G2      net (fanout=5)        0.783   state<4>
    SLICE_X52Y19.Y       Tilo                  0.707   wait_time<12>
                                                       wait_time<0>11
    SLICE_X46Y12.F3      net (fanout=20)       1.516   N12
    SLICE_X46Y12.X       Tilo                  0.692   state<2>
                                                       wait_time<0>2
    SLICE_X47Y18.G4      net (fanout=1)        0.570   wait_time<0>
    SLICE_X47Y18.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0003_cy<5>
                                                       Mcompar_process_cmp_eq0003_lut<5>
                                                       Mcompar_process_cmp_eq0003_cy<5>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<5>
    SLICE_X47Y19.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<7>
                                                       Mcompar_process_cmp_eq0003_cy<6>
                                                       Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<9>
                                                       Mcompar_process_cmp_eq0003_cy<8>
                                                       Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<11>
                                                       Mcompar_process_cmp_eq0003_cy<10>
                                                       Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.G3      net (fanout=5)        1.008   Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.X       Tif5x                 0.987   N0
                                                       clock_count_mux0000<0>1_f5_F
                                                       clock_count_mux0000<0>1_f5
    SLICE_X49Y29.G1      net (fanout=32)       1.811   N0
    SLICE_X49Y29.CLK     Tgck                  0.727   clock_count<31>
                                                       clock_count_mux0000<1>1
                                                       clock_count_30
    -------------------------------------------------  ---------------------------
    Total                                     11.000ns (5.312ns logic, 5.688ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_6 (FF)
  Destination:          clock_count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.953ns (Levels of Logic = 7)
  Clock Path Skew:      -0.095ns (0.411 - 0.506)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_6 to clock_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.631   state<6>
                                                       state_6
    SLICE_X52Y19.G1      net (fanout=3)        0.559   state<6>
    SLICE_X52Y19.Y       Tilo                  0.707   wait_time<12>
                                                       wait_time<0>11
    SLICE_X46Y15.F4      net (fanout=20)       1.823   N12
    SLICE_X46Y15.X       Tilo                  0.692   wait_time<7>
                                                       wait_time<7>1
    SLICE_X47Y19.G4      net (fanout=1)        0.570   wait_time<7>
    SLICE_X47Y19.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0003_cy<7>
                                                       Mcompar_process_cmp_eq0003_lut<7>
                                                       Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<9>
                                                       Mcompar_process_cmp_eq0003_cy<8>
                                                       Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<11>
                                                       Mcompar_process_cmp_eq0003_cy<10>
                                                       Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.G3      net (fanout=5)        1.008   Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.X       Tif5x                 0.987   N0
                                                       clock_count_mux0000<0>1_f5_F
                                                       clock_count_mux0000<0>1_f5
    SLICE_X49Y29.G1      net (fanout=32)       1.811   N0
    SLICE_X49Y29.CLK     Tgck                  0.727   clock_count<31>
                                                       clock_count_mux0000<1>1
                                                       clock_count_30
    -------------------------------------------------  ---------------------------
    Total                                     10.953ns (5.182ns logic, 5.771ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_count_23 (SLICE_X48Y25.F1), 255 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          clock_count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.944ns (Levels of Logic = 7)
  Clock Path Skew:      -0.078ns (0.419 - 0.497)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to clock_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y14.XQ      Tcko                  0.631   state<4>
                                                       state_4
    SLICE_X52Y19.G2      net (fanout=5)        0.783   state<4>
    SLICE_X52Y19.Y       Tilo                  0.707   wait_time<12>
                                                       wait_time<0>11
    SLICE_X46Y15.F4      net (fanout=20)       1.823   N12
    SLICE_X46Y15.X       Tilo                  0.692   wait_time<7>
                                                       wait_time<7>1
    SLICE_X47Y19.G4      net (fanout=1)        0.570   wait_time<7>
    SLICE_X47Y19.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0003_cy<7>
                                                       Mcompar_process_cmp_eq0003_lut<7>
                                                       Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<9>
                                                       Mcompar_process_cmp_eq0003_cy<8>
                                                       Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<11>
                                                       Mcompar_process_cmp_eq0003_cy<10>
                                                       Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.G3      net (fanout=5)        1.008   Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.X       Tif5x                 0.987   N0
                                                       clock_count_mux0000<0>1_f5_F
                                                       clock_count_mux0000<0>1_f5
    SLICE_X48Y25.F1      net (fanout=32)       1.503   N0
    SLICE_X48Y25.CLK     Tfck                  0.802   clock_count<23>
                                                       clock_count_mux0000<8>1
                                                       clock_count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.944ns (5.257ns logic, 5.687ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          clock_count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.767ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (0.419 - 0.497)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to clock_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y14.XQ      Tcko                  0.631   state<4>
                                                       state_4
    SLICE_X52Y19.G2      net (fanout=5)        0.783   state<4>
    SLICE_X52Y19.Y       Tilo                  0.707   wait_time<12>
                                                       wait_time<0>11
    SLICE_X46Y12.F3      net (fanout=20)       1.516   N12
    SLICE_X46Y12.X       Tilo                  0.692   state<2>
                                                       wait_time<0>2
    SLICE_X47Y18.G4      net (fanout=1)        0.570   wait_time<0>
    SLICE_X47Y18.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0003_cy<5>
                                                       Mcompar_process_cmp_eq0003_lut<5>
                                                       Mcompar_process_cmp_eq0003_cy<5>
    SLICE_X47Y19.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<5>
    SLICE_X47Y19.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<7>
                                                       Mcompar_process_cmp_eq0003_cy<6>
                                                       Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<9>
                                                       Mcompar_process_cmp_eq0003_cy<8>
                                                       Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<11>
                                                       Mcompar_process_cmp_eq0003_cy<10>
                                                       Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.G3      net (fanout=5)        1.008   Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.X       Tif5x                 0.987   N0
                                                       clock_count_mux0000<0>1_f5_F
                                                       clock_count_mux0000<0>1_f5
    SLICE_X48Y25.F1      net (fanout=32)       1.503   N0
    SLICE_X48Y25.CLK     Tfck                  0.802   clock_count<23>
                                                       clock_count_mux0000<8>1
                                                       clock_count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.767ns (5.387ns logic, 5.380ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_6 (FF)
  Destination:          clock_count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.720ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.419 - 0.506)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_6 to clock_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.631   state<6>
                                                       state_6
    SLICE_X52Y19.G1      net (fanout=3)        0.559   state<6>
    SLICE_X52Y19.Y       Tilo                  0.707   wait_time<12>
                                                       wait_time<0>11
    SLICE_X46Y15.F4      net (fanout=20)       1.823   N12
    SLICE_X46Y15.X       Tilo                  0.692   wait_time<7>
                                                       wait_time<7>1
    SLICE_X47Y19.G4      net (fanout=1)        0.570   wait_time<7>
    SLICE_X47Y19.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0003_cy<7>
                                                       Mcompar_process_cmp_eq0003_lut<7>
                                                       Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<7>
    SLICE_X47Y20.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<9>
                                                       Mcompar_process_cmp_eq0003_cy<8>
                                                       Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0003_cy<9>
    SLICE_X47Y21.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0003_cy<11>
                                                       Mcompar_process_cmp_eq0003_cy<10>
                                                       Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.G3      net (fanout=5)        1.008   Mcompar_process_cmp_eq0003_cy<11>
    SLICE_X50Y16.X       Tif5x                 0.987   N0
                                                       clock_count_mux0000<0>1_f5_F
                                                       clock_count_mux0000<0>1_f5
    SLICE_X48Y25.F1      net (fanout=32)       1.503   N0
    SLICE_X48Y25.CLK     Tfck                  0.802   clock_count<23>
                                                       clock_count_mux0000<8>1
                                                       clock_count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.720ns (5.257ns logic, 5.463ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point lcd_e (SLICE_X47Y14.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_e (FF)
  Destination:          lcd_e (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd_e to lcd_e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y14.XQ      Tcko                  0.473   lcd_e
                                                       lcd_e
    SLICE_X47Y14.F4      net (fanout=2)        0.306   lcd_e
    SLICE_X47Y14.CLK     Tckf        (-Th)    -0.466   lcd_e
                                                       lcd_e_mux000058
                                                       lcd_e
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.939ns logic, 0.306ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point state_7 (SLICE_X53Y18.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_6 (FF)
  Destination:          state_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.029 - 0.024)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_6 to state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.505   state<6>
                                                       state_6
    SLICE_X53Y18.G4      net (fanout=3)        0.352   state<6>
    SLICE_X53Y18.CLK     Tckg        (-Th)    -0.470   state<7>
                                                       state_transition_1_state_transition<7>1
                                                       state_7
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.975ns logic, 0.352ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Paths for end point state_5 (SLICE_X52Y17.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_5 (FF)
  Destination:          state_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.365ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_5 to state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y17.XQ      Tcko                  0.505   state<5>
                                                       state_5
    SLICE_X52Y17.F4      net (fanout=4)        0.355   state<5>
    SLICE_X52Y17.CLK     Tckf        (-Th)    -0.505   state<5>
                                                       state_transition_1_state_transition<5>
                                                       state_5
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (1.010ns logic, 0.355ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: state<0>/CLK
  Logical resource: state_0/CK
  Location pin: SLICE_X46Y13.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: state<4>/CLK
  Logical resource: state_4/CK
  Location pin: SLICE_X52Y14.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: process_FSM_FFd1/CLK
  Logical resource: process_FSM_FFd1/CK
  Location pin: SLICE_X50Y17.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50MHZ    |   11.282|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11126 paths, 0 nets, and 480 connections

Design statistics:
   Minimum period:  11.282ns{1}   (Maximum frequency:  88.637MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 29 13:25:51 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



