File groups of a minimally generated peripheral.

| Index | Property           | Observed value     |
|-------|--------------------|--------------------|
|   0   | CLASS              | file_group |
|   0   | COMPONENT_SUBCORES |  |
|   0   | DEPENDENCY         |  |
|   0   | DESCRIPTION        |  |
|   0   | DISPLAY_NAME       | Verilog Synthesis |
|   0   | ENV_IDS            | verilogSource:vivado.xilinx<span>.com</span>:synthesis |
|   0   | LANGUAGE           | verilog |
|   0   | MODEL_NAME         | testAXI1_v1_3 |
|   0   | NAME               | xilinx_verilogsynthesis |
|   0   | TYPE               | verilog:synthesis |
|   1   | CLASS              | file_group |
|   1   | COMPONENT_SUBCORES |  |
|   1   | DEPENDENCY         |  |
|   1   | DESCRIPTION        |  |
|   1   | DISPLAY_NAME       | Verilog Simulation |
|   1   | ENV_IDS            | verilogSource:vivado.xilinx<span>.com</span>:simulation |
|   1   | LANGUAGE           | verilog |
|   1   | MODEL_NAME         | testAXI1_v1_3 |
|   1   | NAME               | xilinx_verilogbehavioralsimulation |
|   1   | TYPE               | verilog:simulation |
|   2   | CLASS              | file_group |
|   2   | COMPONENT_SUBCORES |  |
|   2   | DEPENDENCY         |  |
|   2   | DESCRIPTION        |  |
|   2   | DISPLAY_NAME       | UI Layout |
|   2   | ENV_IDS            | :vivado.xilinx<span>.com</span>:xgui.ui |
|   2   | LANGUAGE           |  |
|   2   | MODEL_NAME         |  |
|   2   | NAME               | xilinx_xpgui |
|   2   | TYPE               | gui |
|   3   | CLASS              | file_group |
|   3   | COMPONENT_SUBCORES |  |
|   3   | DEPENDENCY         |  |
|   3   | DESCRIPTION        |  |
|   3   | DISPLAY_NAME       | Block Diagram |
|   3   | ENV_IDS            | :vivado.xilinx<span>.com</span>:block.diagram |
|   3   | LANGUAGE           |  |
|   3   | MODEL_NAME         |  |
|   3   | NAME               | bd_tcl |
|   3   | TYPE               | block_diagram |