# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../dice.srcs/sources_1/new/Top/data_delay_reg.vhd" \
"../../../../dice.srcs/sources_1/new/DSP/dsp_madd.vhd" \
"../../../../dice.srcs/sources_1/new/DSP/dsp_mult.vhd" \
"../../../../dice.srcs/sources_1/new/DSP/dsp_presub_mult.vhd" \
"../../../../dice.srcs/sources_1/new/Top/rgb_to_ycrcb.vhd" \
"../../../../dice.srcs/sim_1/new/rgb_to_ycrcb_sim.vhd" \

# Do not sort compile order
nosort
