
disco.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f5e0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  0800f770  0800f770  0001f770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f95c  0800f95c  0001f95c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f964  0800f964  0001f964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f968  0800f968  0001f968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000c4  20000000  0800f96c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001c28  200000c4  0800fa30  000200c4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001cec  0800fa30  00021cec  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 10 .debug_line   00010b07  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0003ee57  00000000  00000000  00030bfb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00006e73  00000000  00000000  0006fa52  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00002068  00000000  00000000  000768c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001d98  00000000  00000000  00078930  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00009c32  00000000  00000000  0007a6c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000842fa  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00008818  00000000  00000000  00084378  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c4 	.word	0x200000c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f758 	.word	0x0800f758

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c8 	.word	0x200000c8
 80001cc:	0800f758 	.word	0x0800f758

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000580:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000584:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000586:	e003      	b.n	8000590 <LoopCopyDataInit>

08000588 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000588:	4b0c      	ldr	r3, [pc, #48]	; (80005bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800058a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800058c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800058e:	3104      	adds	r1, #4

08000590 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000590:	480b      	ldr	r0, [pc, #44]	; (80005c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000592:	4b0c      	ldr	r3, [pc, #48]	; (80005c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000594:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000596:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000598:	d3f6      	bcc.n	8000588 <CopyDataInit>
	ldr	r2, =_sbss
 800059a:	4a0b      	ldr	r2, [pc, #44]	; (80005c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800059c:	e002      	b.n	80005a4 <LoopFillZerobss>

0800059e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800059e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80005a0:	f842 3b04 	str.w	r3, [r2], #4

080005a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80005a4:	4b09      	ldr	r3, [pc, #36]	; (80005cc <LoopForever+0x16>)
	cmp	r2, r3
 80005a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80005a8:	d3f9      	bcc.n	800059e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005aa:	f003 fd31 	bl	8004010 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005ae:	f00e fc6b 	bl	800ee88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005b2:	f000 fd01 	bl	8000fb8 <main>

080005b6 <LoopForever>:

LoopForever:
    b LoopForever
 80005b6:	e7fe      	b.n	80005b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005b8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80005bc:	0800f96c 	.word	0x0800f96c
	ldr	r0, =_sdata
 80005c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80005c4:	200000c4 	.word	0x200000c4
	ldr	r2, =_sbss
 80005c8:	200000c4 	.word	0x200000c4
	ldr	r3, = _ebss
 80005cc:	20001cec 	.word	0x20001cec

080005d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005d0:	e7fe      	b.n	80005d0 <ADC1_2_IRQHandler>
	...

080005d4 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b08a      	sub	sp, #40	; 0x28
 80005d8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig;

    /**DAC Initialization 
    */
  hdac1.Instance = DAC1;
 80005da:	4b1b      	ldr	r3, [pc, #108]	; (8000648 <MX_DAC1_Init+0x74>)
 80005dc:	4a1b      	ldr	r2, [pc, #108]	; (800064c <MX_DAC1_Init+0x78>)
 80005de:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80005e0:	4819      	ldr	r0, [pc, #100]	; (8000648 <MX_DAC1_Init+0x74>)
 80005e2:	f003 ff0a 	bl	80043fa <HAL_DAC_Init>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d003      	beq.n	80005f4 <MX_DAC1_Init+0x20>
  {
    _Error_Handler(__FILE__, __LINE__);
 80005ec:	2145      	movs	r1, #69	; 0x45
 80005ee:	4818      	ldr	r0, [pc, #96]	; (8000650 <MX_DAC1_Init+0x7c>)
 80005f0:	f000 ff04 	bl	80013fc <_Error_Handler>
  }

    /**DAC channel OUT1 config 
    */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80005f4:	2300      	movs	r3, #0
 80005f6:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80005fc:	2302      	movs	r3, #2
 80005fe:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000600:	2301      	movs	r3, #1
 8000602:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2200      	movs	r2, #0
 800060c:	4619      	mov	r1, r3
 800060e:	480e      	ldr	r0, [pc, #56]	; (8000648 <MX_DAC1_Init+0x74>)
 8000610:	f003 ff15 	bl	800443e <HAL_DAC_ConfigChannel>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d003      	beq.n	8000622 <MX_DAC1_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800061a:	2151      	movs	r1, #81	; 0x51
 800061c:	480c      	ldr	r0, [pc, #48]	; (8000650 <MX_DAC1_Init+0x7c>)
 800061e:	f000 feed 	bl	80013fc <_Error_Handler>
  }

    /**DAC channel OUT2 config 
    */
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000622:	2301      	movs	r3, #1
 8000624:	613b      	str	r3, [r7, #16]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000626:	1d3b      	adds	r3, r7, #4
 8000628:	2210      	movs	r2, #16
 800062a:	4619      	mov	r1, r3
 800062c:	4806      	ldr	r0, [pc, #24]	; (8000648 <MX_DAC1_Init+0x74>)
 800062e:	f003 ff06 	bl	800443e <HAL_DAC_ConfigChannel>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d003      	beq.n	8000640 <MX_DAC1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000638:	2159      	movs	r1, #89	; 0x59
 800063a:	4805      	ldr	r0, [pc, #20]	; (8000650 <MX_DAC1_Init+0x7c>)
 800063c:	f000 fede 	bl	80013fc <_Error_Handler>
  }

}
 8000640:	bf00      	nop
 8000642:	3728      	adds	r7, #40	; 0x28
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000190 	.word	0x20000190
 800064c:	40007400 	.word	0x40007400
 8000650:	0800f770 	.word	0x0800f770

08000654 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000654:	b480      	push	{r7}
 8000656:	b085      	sub	sp, #20
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]

  if(dacHandle->Instance==DAC1)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a0a      	ldr	r2, [pc, #40]	; (800068c <HAL_DAC_MspInit+0x38>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d10b      	bne.n	800067e <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000666:	4a0a      	ldr	r2, [pc, #40]	; (8000690 <HAL_DAC_MspInit+0x3c>)
 8000668:	4b09      	ldr	r3, [pc, #36]	; (8000690 <HAL_DAC_MspInit+0x3c>)
 800066a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800066c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000670:	6593      	str	r3, [r2, #88]	; 0x58
 8000672:	4b07      	ldr	r3, [pc, #28]	; (8000690 <HAL_DAC_MspInit+0x3c>)
 8000674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000676:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 800067e:	bf00      	nop
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	40007400 	.word	0x40007400
 8000690:	40021000 	.word	0x40021000

08000694 <MX_DFSDM1_Init>:
DFSDM_Channel_HandleTypeDef hdfsdm1_channel0;
DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0

  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 8000698:	4b32      	ldr	r3, [pc, #200]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 800069a:	4a33      	ldr	r2, [pc, #204]	; (8000768 <MX_DFSDM1_Init+0xd4>)
 800069c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = DISABLE;
 800069e:	4b31      	ldr	r3, [pc, #196]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80006a4:	4b2f      	ldr	r3, [pc, #188]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 80006aa:	4b2e      	ldr	r3, [pc, #184]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006ac:	2202      	movs	r2, #2
 80006ae:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_INTERNAL_REGISTER;
 80006b0:	4b2c      	ldr	r3, [pc, #176]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006b6:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80006b8:	4b2a      	ldr	r3, [pc, #168]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80006be:	4b29      	ldr	r3, [pc, #164]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80006c4:	4b27      	ldr	r3, [pc, #156]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 80006ca:	4b26      	ldr	r3, [pc, #152]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80006d0:	4b24      	ldr	r3, [pc, #144]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 80006d6:	4b23      	ldr	r3, [pc, #140]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006d8:	2201      	movs	r2, #1
 80006da:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0x00;
 80006dc:	4b21      	ldr	r3, [pc, #132]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006de:	2200      	movs	r2, #0
 80006e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
 80006e2:	4b20      	ldr	r3, [pc, #128]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 80006e8:	481e      	ldr	r0, [pc, #120]	; (8000764 <MX_DFSDM1_Init+0xd0>)
 80006ea:	f003 ffaf 	bl	800464c <HAL_DFSDM_ChannelInit>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d003      	beq.n	80006fc <MX_DFSDM1_Init+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 80006f4:	214f      	movs	r1, #79	; 0x4f
 80006f6:	481d      	ldr	r0, [pc, #116]	; (800076c <MX_DFSDM1_Init+0xd8>)
 80006f8:	f000 fe80 	bl	80013fc <_Error_Handler>
  }

  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 80006fc:	4b1c      	ldr	r3, [pc, #112]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 80006fe:	4a1d      	ldr	r2, [pc, #116]	; (8000774 <MX_DFSDM1_Init+0xe0>)
 8000700:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = DISABLE;
 8000702:	4b1b      	ldr	r3, [pc, #108]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 8000704:	2200      	movs	r2, #0
 8000706:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000708:	4b19      	ldr	r3, [pc, #100]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800070e:	4b18      	ldr	r3, [pc, #96]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 8000710:	2202      	movs	r2, #2
 8000712:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_INTERNAL_REGISTER;
 8000714:	4b16      	ldr	r3, [pc, #88]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 8000716:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800071a:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800071c:	4b14      	ldr	r3, [pc, #80]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 800071e:	2200      	movs	r2, #0
 8000720:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000722:	4b13      	ldr	r3, [pc, #76]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000728:	4b11      	ldr	r3, [pc, #68]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 800072e:	4b10      	ldr	r3, [pc, #64]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000734:	4b0e      	ldr	r3, [pc, #56]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 8000736:	2200      	movs	r2, #0
 8000738:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800073a:	4b0d      	ldr	r3, [pc, #52]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 800073c:	2201      	movs	r2, #1
 800073e:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0x00;
 8000740:	4b0b      	ldr	r3, [pc, #44]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 8000742:	2200      	movs	r2, #0
 8000744:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000746:	4b0a      	ldr	r3, [pc, #40]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 8000748:	2200      	movs	r2, #0
 800074a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 800074c:	4808      	ldr	r0, [pc, #32]	; (8000770 <MX_DFSDM1_Init+0xdc>)
 800074e:	f003 ff7d 	bl	800464c <HAL_DFSDM_ChannelInit>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d003      	beq.n	8000760 <MX_DFSDM1_Init+0xcc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000758:	2161      	movs	r1, #97	; 0x61
 800075a:	4804      	ldr	r0, [pc, #16]	; (800076c <MX_DFSDM1_Init+0xd8>)
 800075c:	f000 fe4e 	bl	80013fc <_Error_Handler>
  }

}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	200001dc 	.word	0x200001dc
 8000768:	40016000 	.word	0x40016000
 800076c:	0800f784 	.word	0x0800f784
 8000770:	200001a4 	.word	0x200001a4
 8000774:	40016020 	.word	0x40016020

08000778 <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]

  if(DFSDM1_Init == 0)
 8000780:	4b0d      	ldr	r3, [pc, #52]	; (80007b8 <HAL_DFSDM_ChannelMspInit+0x40>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d110      	bne.n	80007aa <HAL_DFSDM_ChannelMspInit+0x32>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000788:	4a0c      	ldr	r2, [pc, #48]	; (80007bc <HAL_DFSDM_ChannelMspInit+0x44>)
 800078a:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <HAL_DFSDM_ChannelMspInit+0x44>)
 800078c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800078e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000792:	6613      	str	r3, [r2, #96]	; 0x60
 8000794:	4b09      	ldr	r3, [pc, #36]	; (80007bc <HAL_DFSDM_ChannelMspInit+0x44>)
 8000796:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000798:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800079c:	60fb      	str	r3, [r7, #12]
 800079e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80007a0:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <HAL_DFSDM_ChannelMspInit+0x40>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	3301      	adds	r3, #1
 80007a6:	4a04      	ldr	r2, [pc, #16]	; (80007b8 <HAL_DFSDM_ChannelMspInit+0x40>)
 80007a8:	6013      	str	r3, [r2, #0]
  }
}
 80007aa:	bf00      	nop
 80007ac:	3714      	adds	r7, #20
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	200000e0 	.word	0x200000e0
 80007bc:	40021000 	.word	0x40021000

080007c0 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel1
  */
void MX_DMA_Init(void) 
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007c6:	4a25      	ldr	r2, [pc, #148]	; (800085c <MX_DMA_Init+0x9c>)
 80007c8:	4b24      	ldr	r3, [pc, #144]	; (800085c <MX_DMA_Init+0x9c>)
 80007ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007cc:	f043 0301 	orr.w	r3, r3, #1
 80007d0:	6493      	str	r3, [r2, #72]	; 0x48
 80007d2:	4b22      	ldr	r3, [pc, #136]	; (800085c <MX_DMA_Init+0x9c>)
 80007d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007d6:	f003 0301 	and.w	r3, r3, #1
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007de:	4a1f      	ldr	r2, [pc, #124]	; (800085c <MX_DMA_Init+0x9c>)
 80007e0:	4b1e      	ldr	r3, [pc, #120]	; (800085c <MX_DMA_Init+0x9c>)
 80007e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007e4:	f043 0302 	orr.w	r3, r3, #2
 80007e8:	6493      	str	r3, [r2, #72]	; 0x48
 80007ea:	4b1c      	ldr	r3, [pc, #112]	; (800085c <MX_DMA_Init+0x9c>)
 80007ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007ee:	f003 0302 	and.w	r3, r3, #2
 80007f2:	603b      	str	r3, [r7, #0]
 80007f4:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 80007f6:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <MX_DMA_Init+0xa0>)
 80007f8:	4a1a      	ldr	r2, [pc, #104]	; (8000864 <MX_DMA_Init+0xa4>)
 80007fa:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_0;
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_DMA_Init+0xa0>)
 80007fe:	2200      	movs	r2, #0
 8000800:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000802:	4b17      	ldr	r3, [pc, #92]	; (8000860 <MX_DMA_Init+0xa0>)
 8000804:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000808:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800080a:	4b15      	ldr	r3, [pc, #84]	; (8000860 <MX_DMA_Init+0xa0>)
 800080c:	2240      	movs	r2, #64	; 0x40
 800080e:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8000810:	4b13      	ldr	r3, [pc, #76]	; (8000860 <MX_DMA_Init+0xa0>)
 8000812:	2280      	movs	r2, #128	; 0x80
 8000814:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000816:	4b12      	ldr	r3, [pc, #72]	; (8000860 <MX_DMA_Init+0xa0>)
 8000818:	2200      	movs	r2, #0
 800081a:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800081c:	4b10      	ldr	r3, [pc, #64]	; (8000860 <MX_DMA_Init+0xa0>)
 800081e:	2200      	movs	r2, #0
 8000820:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8000822:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_DMA_Init+0xa0>)
 8000824:	2200      	movs	r2, #0
 8000826:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_HIGH;
 8000828:	4b0d      	ldr	r3, [pc, #52]	; (8000860 <MX_DMA_Init+0xa0>)
 800082a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800082e:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 8000830:	480b      	ldr	r0, [pc, #44]	; (8000860 <MX_DMA_Init+0xa0>)
 8000832:	f004 f81f 	bl	8004874 <HAL_DMA_Init>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d003      	beq.n	8000844 <MX_DMA_Init+0x84>
  {
    _Error_Handler(__FILE__, __LINE__);
 800083c:	2158      	movs	r1, #88	; 0x58
 800083e:	480a      	ldr	r0, [pc, #40]	; (8000868 <MX_DMA_Init+0xa8>)
 8000840:	f000 fddc 	bl	80013fc <_Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000844:	2200      	movs	r2, #0
 8000846:	2100      	movs	r1, #0
 8000848:	2038      	movs	r0, #56	; 0x38
 800084a:	f003 fd68 	bl	800431e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 800084e:	2038      	movs	r0, #56	; 0x38
 8000850:	f003 fd81 	bl	8004356 <HAL_NVIC_EnableIRQ>

}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40021000 	.word	0x40021000
 8000860:	20000214 	.word	0x20000214
 8000864:	40020008 	.word	0x40020008
 8000868:	0800f79c 	.word	0x0800f79c

0800086c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b08c      	sub	sp, #48	; 0x30
 8000870:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000872:	4a92      	ldr	r2, [pc, #584]	; (8000abc <MX_GPIO_Init+0x250>)
 8000874:	4b91      	ldr	r3, [pc, #580]	; (8000abc <MX_GPIO_Init+0x250>)
 8000876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000878:	f043 0310 	orr.w	r3, r3, #16
 800087c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087e:	4b8f      	ldr	r3, [pc, #572]	; (8000abc <MX_GPIO_Init+0x250>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000882:	f003 0310 	and.w	r3, r3, #16
 8000886:	61bb      	str	r3, [r7, #24]
 8000888:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088a:	4a8c      	ldr	r2, [pc, #560]	; (8000abc <MX_GPIO_Init+0x250>)
 800088c:	4b8b      	ldr	r3, [pc, #556]	; (8000abc <MX_GPIO_Init+0x250>)
 800088e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000890:	f043 0304 	orr.w	r3, r3, #4
 8000894:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000896:	4b89      	ldr	r3, [pc, #548]	; (8000abc <MX_GPIO_Init+0x250>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800089a:	f003 0304 	and.w	r3, r3, #4
 800089e:	617b      	str	r3, [r7, #20]
 80008a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008a2:	4a86      	ldr	r2, [pc, #536]	; (8000abc <MX_GPIO_Init+0x250>)
 80008a4:	4b85      	ldr	r3, [pc, #532]	; (8000abc <MX_GPIO_Init+0x250>)
 80008a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ae:	4b83      	ldr	r3, [pc, #524]	; (8000abc <MX_GPIO_Init+0x250>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008b6:	613b      	str	r3, [r7, #16]
 80008b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ba:	4a80      	ldr	r2, [pc, #512]	; (8000abc <MX_GPIO_Init+0x250>)
 80008bc:	4b7f      	ldr	r3, [pc, #508]	; (8000abc <MX_GPIO_Init+0x250>)
 80008be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008c6:	4b7d      	ldr	r3, [pc, #500]	; (8000abc <MX_GPIO_Init+0x250>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	60fb      	str	r3, [r7, #12]
 80008d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	4a7a      	ldr	r2, [pc, #488]	; (8000abc <MX_GPIO_Init+0x250>)
 80008d4:	4b79      	ldr	r3, [pc, #484]	; (8000abc <MX_GPIO_Init+0x250>)
 80008d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d8:	f043 0302 	orr.w	r3, r3, #2
 80008dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008de:	4b77      	ldr	r3, [pc, #476]	; (8000abc <MX_GPIO_Init+0x250>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e2:	f003 0302 	and.w	r3, r3, #2
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008ea:	4a74      	ldr	r2, [pc, #464]	; (8000abc <MX_GPIO_Init+0x250>)
 80008ec:	4b73      	ldr	r3, [pc, #460]	; (8000abc <MX_GPIO_Init+0x250>)
 80008ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f0:	f043 0308 	orr.w	r3, r3, #8
 80008f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008f6:	4b71      	ldr	r3, [pc, #452]	; (8000abc <MX_GPIO_Init+0x250>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fa:	f003 0308 	and.w	r3, r3, #8
 80008fe:	607b      	str	r3, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	f240 1109 	movw	r1, #265	; 0x109
 8000908:	486d      	ldr	r0, [pc, #436]	; (8000ac0 <MX_GPIO_Init+0x254>)
 800090a:	f004 fd4f 	bl	80053ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	210c      	movs	r1, #12
 8000912:	486c      	ldr	r0, [pc, #432]	; (8000ac4 <MX_GPIO_Init+0x258>)
 8000914:	f004 fd4a 	bl	80053ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000918:	2201      	movs	r2, #1
 800091a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800091e:	486a      	ldr	r0, [pc, #424]	; (8000ac8 <MX_GPIO_Init+0x25c>)
 8000920:	f004 fd44 	bl	80053ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800092a:	4867      	ldr	r0, [pc, #412]	; (8000ac8 <MX_GPIO_Init+0x25c>)
 800092c:	f004 fd3e 	bl	80053ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	2180      	movs	r1, #128	; 0x80
 8000934:	4865      	ldr	r0, [pc, #404]	; (8000acc <MX_GPIO_Init+0x260>)
 8000936:	f004 fd39 	bl	80053ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 800093a:	2308      	movs	r3, #8
 800093c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093e:	2301      	movs	r3, #1
 8000940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000946:	2302      	movs	r3, #2
 8000948:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 800094a:	f107 031c 	add.w	r3, r7, #28
 800094e:	4619      	mov	r1, r3
 8000950:	485b      	ldr	r0, [pc, #364]	; (8000ac0 <MX_GPIO_Init+0x254>)
 8000952:	f004 fa6f 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8000956:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800095a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800095c:	4b5c      	ldr	r3, [pc, #368]	; (8000ad0 <MX_GPIO_Init+0x264>)
 800095e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000964:	f107 031c 	add.w	r3, r7, #28
 8000968:	4619      	mov	r1, r3
 800096a:	4857      	ldr	r0, [pc, #348]	; (8000ac8 <MX_GPIO_Init+0x25c>)
 800096c:	f004 fa62 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8000970:	2307      	movs	r3, #7
 8000972:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000974:	2300      	movs	r3, #0
 8000976:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800097c:	f107 031c 	add.w	r3, r7, #28
 8000980:	4619      	mov	r1, r3
 8000982:	4851      	ldr	r0, [pc, #324]	; (8000ac8 <MX_GPIO_Init+0x25c>)
 8000984:	f004 fa56 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin 
 8000988:	232f      	movs	r3, #47	; 0x2f
 800098a:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800098c:	2300      	movs	r3, #0
 800098e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000990:	2302      	movs	r3, #2
 8000992:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000994:	f107 031c 	add.w	r3, r7, #28
 8000998:	4619      	mov	r1, r3
 800099a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800099e:	f004 fa49 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 80009a2:	2310      	movs	r3, #16
 80009a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a6:	4b4a      	ldr	r3, [pc, #296]	; (8000ad0 <MX_GPIO_Init+0x264>)
 80009a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 80009ae:	f107 031c 	add.w	r3, r7, #28
 80009b2:	4619      	mov	r1, r3
 80009b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b8:	f004 fa3c 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 80009bc:	2304      	movs	r3, #4
 80009be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c0:	2301      	movs	r3, #1
 80009c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c8:	2303      	movs	r3, #3
 80009ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 80009cc:	f107 031c 	add.w	r3, r7, #28
 80009d0:	4619      	mov	r1, r3
 80009d2:	483c      	ldr	r0, [pc, #240]	; (8000ac4 <MX_GPIO_Init+0x258>)
 80009d4:	f004 fa2e 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 80009d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009de:	2301      	movs	r3, #1
 80009e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009e2:	2301      	movs	r3, #1
 80009e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009e6:	2303      	movs	r3, #3
 80009e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 80009ea:	f107 031c 	add.w	r3, r7, #28
 80009ee:	4619      	mov	r1, r3
 80009f0:	4833      	ldr	r0, [pc, #204]	; (8000ac0 <MX_GPIO_Init+0x254>)
 80009f2:	f004 fa1f 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 80009f6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80009fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a04:	2300      	movs	r3, #0
 8000a06:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a08:	f107 031c 	add.w	r3, r7, #28
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	482e      	ldr	r0, [pc, #184]	; (8000ac8 <MX_GPIO_Init+0x25c>)
 8000a10:	f004 fa10 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8000a14:	2305      	movs	r3, #5
 8000a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a18:	4b2d      	ldr	r3, [pc, #180]	; (8000ad0 <MX_GPIO_Init+0x264>)
 8000a1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a20:	f107 031c 	add.w	r3, r7, #28
 8000a24:	4619      	mov	r1, r3
 8000a26:	4829      	ldr	r0, [pc, #164]	; (8000acc <MX_GPIO_Init+0x260>)
 8000a28:	f004 fa04 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000a2c:	2380      	movs	r3, #128	; 0x80
 8000a2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a30:	2301      	movs	r3, #1
 8000a32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a38:	2303      	movs	r3, #3
 8000a3a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8000a3c:	f107 031c 	add.w	r3, r7, #28
 8000a40:	4619      	mov	r1, r3
 8000a42:	4822      	ldr	r0, [pc, #136]	; (8000acc <MX_GPIO_Init+0x260>)
 8000a44:	f004 f9f6 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 8000a48:	2308      	movs	r3, #8
 8000a4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a50:	2300      	movs	r3, #0
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a54:	2300      	movs	r3, #0
 8000a56:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 8000a58:	f107 031c 	add.w	r3, r7, #28
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4819      	ldr	r0, [pc, #100]	; (8000ac4 <MX_GPIO_Init+0x258>)
 8000a60:	f004 f9e8 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8000a64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a6a:	4b19      	ldr	r3, [pc, #100]	; (8000ad0 <MX_GPIO_Init+0x264>)
 8000a6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a72:	f107 031c 	add.w	r3, r7, #28
 8000a76:	4619      	mov	r1, r3
 8000a78:	4812      	ldr	r0, [pc, #72]	; (8000ac4 <MX_GPIO_Init+0x258>)
 8000a7a:	f004 f9db 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a82:	2301      	movs	r3, #1
 8000a84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8000a8e:	f107 031c 	add.w	r3, r7, #28
 8000a92:	4619      	mov	r1, r3
 8000a94:	480a      	ldr	r0, [pc, #40]	; (8000ac0 <MX_GPIO_Init+0x254>)
 8000a96:	f004 f9cd 	bl	8004e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <MX_GPIO_Init+0x264>)
 8000aa0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8000aa6:	f107 031c 	add.w	r3, r7, #28
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4804      	ldr	r0, [pc, #16]	; (8000ac0 <MX_GPIO_Init+0x254>)
 8000aae:	f004 f9c1 	bl	8004e34 <HAL_GPIO_Init>

}
 8000ab2:	bf00      	nop
 8000ab4:	3730      	adds	r7, #48	; 0x30
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	48001000 	.word	0x48001000
 8000ac4:	48000400 	.word	0x48000400
 8000ac8:	48000800 	.word	0x48000800
 8000acc:	48000c00 	.word	0x48000c00
 8000ad0:	10120000 	.word	0x10120000

08000ad4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000ad8:	4b1e      	ldr	r3, [pc, #120]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000ada:	4a1f      	ldr	r2, [pc, #124]	; (8000b58 <MX_I2C1_Init+0x84>)
 8000adc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 8000ade:	4b1d      	ldr	r3, [pc, #116]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000ae0:	4a1e      	ldr	r2, [pc, #120]	; (8000b5c <MX_I2C1_Init+0x88>)
 8000ae2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ae4:	4b1b      	ldr	r3, [pc, #108]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aea:	4b1a      	ldr	r3, [pc, #104]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000aec:	2201      	movs	r2, #1
 8000aee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000af0:	4b18      	ldr	r3, [pc, #96]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000af6:	4b17      	ldr	r3, [pc, #92]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000afc:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b02:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b08:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b0e:	4811      	ldr	r0, [pc, #68]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000b10:	f006 f86b 	bl	8006bea <HAL_I2C_Init>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d003      	beq.n	8000b22 <MX_I2C1_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000b1a:	214d      	movs	r1, #77	; 0x4d
 8000b1c:	4810      	ldr	r0, [pc, #64]	; (8000b60 <MX_I2C1_Init+0x8c>)
 8000b1e:	f000 fc6d 	bl	80013fc <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b22:	2100      	movs	r1, #0
 8000b24:	480b      	ldr	r0, [pc, #44]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000b26:	f006 fd9b 	bl	8007660 <HAL_I2CEx_ConfigAnalogFilter>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d003      	beq.n	8000b38 <MX_I2C1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000b30:	2154      	movs	r1, #84	; 0x54
 8000b32:	480b      	ldr	r0, [pc, #44]	; (8000b60 <MX_I2C1_Init+0x8c>)
 8000b34:	f000 fc62 	bl	80013fc <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4806      	ldr	r0, [pc, #24]	; (8000b54 <MX_I2C1_Init+0x80>)
 8000b3c:	f006 fddb 	bl	80076f6 <HAL_I2CEx_ConfigDigitalFilter>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d003      	beq.n	8000b4e <MX_I2C1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000b46:	215b      	movs	r1, #91	; 0x5b
 8000b48:	4805      	ldr	r0, [pc, #20]	; (8000b60 <MX_I2C1_Init+0x8c>)
 8000b4a:	f000 fc57 	bl	80013fc <_Error_Handler>
  }

}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	2000025c 	.word	0x2000025c
 8000b58:	40005400 	.word	0x40005400
 8000b5c:	00702991 	.word	0x00702991
 8000b60:	0800f7b0 	.word	0x0800f7b0

08000b64 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8000b68:	4b1e      	ldr	r3, [pc, #120]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000b6a:	4a1f      	ldr	r2, [pc, #124]	; (8000be8 <MX_I2C2_Init+0x84>)
 8000b6c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00702991;
 8000b6e:	4b1d      	ldr	r3, [pc, #116]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000b70:	4a1e      	ldr	r2, [pc, #120]	; (8000bec <MX_I2C2_Init+0x88>)
 8000b72:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000b74:	4b1b      	ldr	r3, [pc, #108]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b7a:	4b1a      	ldr	r3, [pc, #104]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b80:	4b18      	ldr	r3, [pc, #96]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000b86:	4b17      	ldr	r3, [pc, #92]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b8c:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b92:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b98:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b9e:	4811      	ldr	r0, [pc, #68]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000ba0:	f006 f823 	bl	8006bea <HAL_I2C_Init>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d003      	beq.n	8000bb2 <MX_I2C2_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000baa:	216e      	movs	r1, #110	; 0x6e
 8000bac:	4810      	ldr	r0, [pc, #64]	; (8000bf0 <MX_I2C2_Init+0x8c>)
 8000bae:	f000 fc25 	bl	80013fc <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	480b      	ldr	r0, [pc, #44]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000bb6:	f006 fd53 	bl	8007660 <HAL_I2CEx_ConfigAnalogFilter>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d003      	beq.n	8000bc8 <MX_I2C2_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000bc0:	2175      	movs	r1, #117	; 0x75
 8000bc2:	480b      	ldr	r0, [pc, #44]	; (8000bf0 <MX_I2C2_Init+0x8c>)
 8000bc4:	f000 fc1a 	bl	80013fc <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4806      	ldr	r0, [pc, #24]	; (8000be4 <MX_I2C2_Init+0x80>)
 8000bcc:	f006 fd93 	bl	80076f6 <HAL_I2CEx_ConfigDigitalFilter>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d003      	beq.n	8000bde <MX_I2C2_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000bd6:	217c      	movs	r1, #124	; 0x7c
 8000bd8:	4805      	ldr	r0, [pc, #20]	; (8000bf0 <MX_I2C2_Init+0x8c>)
 8000bda:	f000 fc0f 	bl	80013fc <_Error_Handler>
  }

}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200002a8 	.word	0x200002a8
 8000be8:	40005800 	.word	0x40005800
 8000bec:	00702991 	.word	0x00702991
 8000bf0:	0800f7b0 	.word	0x0800f7b0

08000bf4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08a      	sub	sp, #40	; 0x28
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a22      	ldr	r2, [pc, #136]	; (8000c8c <HAL_I2C_MspInit+0x98>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d11c      	bne.n	8000c40 <HAL_I2C_MspInit+0x4c>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000c06:	23c0      	movs	r3, #192	; 0xc0
 8000c08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c0a:	2312      	movs	r3, #18
 8000c0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c12:	2303      	movs	r3, #3
 8000c14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c16:	2304      	movs	r3, #4
 8000c18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1a:	f107 0314 	add.w	r3, r7, #20
 8000c1e:	4619      	mov	r1, r3
 8000c20:	481b      	ldr	r0, [pc, #108]	; (8000c90 <HAL_I2C_MspInit+0x9c>)
 8000c22:	f004 f907 	bl	8004e34 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c26:	4a1b      	ldr	r2, [pc, #108]	; (8000c94 <HAL_I2C_MspInit+0xa0>)
 8000c28:	4b1a      	ldr	r3, [pc, #104]	; (8000c94 <HAL_I2C_MspInit+0xa0>)
 8000c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c30:	6593      	str	r3, [r2, #88]	; 0x58
 8000c32:	4b18      	ldr	r3, [pc, #96]	; (8000c94 <HAL_I2C_MspInit+0xa0>)
 8000c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c3a:	613b      	str	r3, [r7, #16]
 8000c3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000c3e:	e021      	b.n	8000c84 <HAL_I2C_MspInit+0x90>
  else if(i2cHandle->Instance==I2C2)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a14      	ldr	r2, [pc, #80]	; (8000c98 <HAL_I2C_MspInit+0xa4>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d11c      	bne.n	8000c84 <HAL_I2C_MspInit+0x90>
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8000c4a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c50:	2312      	movs	r3, #18
 8000c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c54:	2301      	movs	r3, #1
 8000c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c58:	2303      	movs	r3, #3
 8000c5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c5c:	2304      	movs	r3, #4
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c60:	f107 0314 	add.w	r3, r7, #20
 8000c64:	4619      	mov	r1, r3
 8000c66:	480a      	ldr	r0, [pc, #40]	; (8000c90 <HAL_I2C_MspInit+0x9c>)
 8000c68:	f004 f8e4 	bl	8004e34 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c6c:	4a09      	ldr	r2, [pc, #36]	; (8000c94 <HAL_I2C_MspInit+0xa0>)
 8000c6e:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <HAL_I2C_MspInit+0xa0>)
 8000c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c72:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c76:	6593      	str	r3, [r2, #88]	; 0x58
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <HAL_I2C_MspInit+0xa0>)
 8000c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	68fb      	ldr	r3, [r7, #12]
}
 8000c84:	bf00      	nop
 8000c86:	3728      	adds	r7, #40	; 0x28
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40005400 	.word	0x40005400
 8000c90:	48000400 	.word	0x48000400
 8000c94:	40021000 	.word	0x40021000
 8000c98:	40005800 	.word	0x40005800

08000c9c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a10      	ldr	r2, [pc, #64]	; (8000cec <HAL_I2C_MspDeInit+0x50>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d10a      	bne.n	8000cc4 <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000cae:	4a10      	ldr	r2, [pc, #64]	; (8000cf0 <HAL_I2C_MspDeInit+0x54>)
 8000cb0:	4b0f      	ldr	r3, [pc, #60]	; (8000cf0 <HAL_I2C_MspDeInit+0x54>)
 8000cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cb4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000cb8:	6593      	str	r3, [r2, #88]	; 0x58
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, I2C1_SCL_Pin|I2C1_SDA_Pin);
 8000cba:	21c0      	movs	r1, #192	; 0xc0
 8000cbc:	480d      	ldr	r0, [pc, #52]	; (8000cf4 <HAL_I2C_MspDeInit+0x58>)
 8000cbe:	f004 fa65 	bl	800518c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
} 
 8000cc2:	e00f      	b.n	8000ce4 <HAL_I2C_MspDeInit+0x48>
  else if(i2cHandle->Instance==I2C2)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a0b      	ldr	r2, [pc, #44]	; (8000cf8 <HAL_I2C_MspDeInit+0x5c>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d10a      	bne.n	8000ce4 <HAL_I2C_MspDeInit+0x48>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8000cce:	4a08      	ldr	r2, [pc, #32]	; (8000cf0 <HAL_I2C_MspDeInit+0x54>)
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <HAL_I2C_MspDeInit+0x54>)
 8000cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cd4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000cd8:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOB, MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin);
 8000cda:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000cde:	4805      	ldr	r0, [pc, #20]	; (8000cf4 <HAL_I2C_MspDeInit+0x58>)
 8000ce0:	f004 fa54 	bl	800518c <HAL_GPIO_DeInit>
} 
 8000ce4:	bf00      	nop
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40005400 	.word	0x40005400
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	48000400 	.word	0x48000400
 8000cf8:	40005800 	.word	0x40005800

08000cfc <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0

  hlcd.Instance = LCD;
 8000d00:	4b19      	ldr	r3, [pc, #100]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d02:	4a1a      	ldr	r2, [pc, #104]	; (8000d6c <MX_LCD_Init+0x70>)
 8000d04:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8000d06:	4b18      	ldr	r3, [pc, #96]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8000d0c:	4b16      	ldr	r3, [pc, #88]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8000d12:	4b15      	ldr	r3, [pc, #84]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d14:	220c      	movs	r2, #12
 8000d16:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000d18:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8000d1e:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8000d24:	4b10      	ldr	r3, [pc, #64]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000d30:	4b0d      	ldr	r3, [pc, #52]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8000d36:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000d3c:	4b0a      	ldr	r3, [pc, #40]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8000d42:	4b09      	ldr	r3, [pc, #36]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8000d48:	4b07      	ldr	r3, [pc, #28]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000d4e:	4806      	ldr	r0, [pc, #24]	; (8000d68 <MX_LCD_Init+0x6c>)
 8000d50:	f006 fd20 	bl	8007794 <HAL_LCD_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d003      	beq.n	8000d62 <MX_LCD_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000d5a:	2150      	movs	r1, #80	; 0x50
 8000d5c:	4804      	ldr	r0, [pc, #16]	; (8000d70 <MX_LCD_Init+0x74>)
 8000d5e:	f000 fb4d 	bl	80013fc <_Error_Handler>
  }

}
 8000d62:	bf00      	nop
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200002f4 	.word	0x200002f4
 8000d6c:	40002400 	.word	0x40002400
 8000d70:	0800f7c4 	.word	0x0800f7c4

08000d74 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b088      	sub	sp, #32
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(lcdHandle->Instance==LCD)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a2b      	ldr	r2, [pc, #172]	; (8000e30 <HAL_LCD_MspInit+0xbc>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d150      	bne.n	8000e28 <HAL_LCD_MspInit+0xb4>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8000d86:	4a2b      	ldr	r2, [pc, #172]	; (8000e34 <HAL_LCD_MspInit+0xc0>)
 8000d88:	4b2a      	ldr	r3, [pc, #168]	; (8000e34 <HAL_LCD_MspInit+0xc0>)
 8000d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d90:	6593      	str	r3, [r2, #88]	; 0x58
 8000d92:	4b28      	ldr	r3, [pc, #160]	; (8000e34 <HAL_LCD_MspInit+0xc0>)
 8000d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8000d9e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000da2:	60fb      	str	r3, [r7, #12]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	2302      	movs	r3, #2
 8000da6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000db0:	230b      	movs	r3, #11
 8000db2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db4:	f107 030c 	add.w	r3, r7, #12
 8000db8:	4619      	mov	r1, r3
 8000dba:	481f      	ldr	r0, [pc, #124]	; (8000e38 <HAL_LCD_MspInit+0xc4>)
 8000dbc:	f004 f83a 	bl	8004e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8000dc0:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000dc4:	60fb      	str	r3, [r7, #12]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000dd2:	230b      	movs	r3, #11
 8000dd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000de0:	f004 f828 	bl	8004e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin 
 8000de4:	f24f 2333 	movw	r3, #62003	; 0xf233
 8000de8:	60fb      	str	r3, [r7, #12]
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin 
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dea:	2302      	movs	r3, #2
 8000dec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000df6:	230b      	movs	r3, #11
 8000df8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfa:	f107 030c 	add.w	r3, r7, #12
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480e      	ldr	r0, [pc, #56]	; (8000e3c <HAL_LCD_MspInit+0xc8>)
 8000e02:	f004 f817 	bl	8004e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8000e06:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000e0a:	60fb      	str	r3, [r7, #12]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e14:	2300      	movs	r3, #0
 8000e16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000e18:	230b      	movs	r3, #11
 8000e1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e1c:	f107 030c 	add.w	r3, r7, #12
 8000e20:	4619      	mov	r1, r3
 8000e22:	4807      	ldr	r0, [pc, #28]	; (8000e40 <HAL_LCD_MspInit+0xcc>)
 8000e24:	f004 f806 	bl	8004e34 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8000e28:	bf00      	nop
 8000e2a:	3720      	adds	r7, #32
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40002400 	.word	0x40002400
 8000e34:	40021000 	.word	0x40021000
 8000e38:	48000800 	.word	0x48000800
 8000e3c:	48000400 	.word	0x48000400
 8000e40:	48000c00 	.word	0x48000c00

08000e44 <AudioErr>:
uint8_t isPaused=0;
uint8_t volume = 50;

uint8_t receiv = 0;

void AudioErr(){}
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
	...

08000e54 <AudioHalf>:
void AudioHalf(){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0

	if(read+buff_size/2<= end)
 8000e58:	4b21      	ldr	r3, [pc, #132]	; (8000ee0 <AudioHalf+0x8c>)
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	085b      	lsrs	r3, r3, #1
 8000e5e:	b29b      	uxth	r3, r3
 8000e60:	461a      	mov	r2, r3
 8000e62:	4b20      	ldr	r3, [pc, #128]	; (8000ee4 <AudioHalf+0x90>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	441a      	add	r2, r3
 8000e68:	4b1f      	ldr	r3, [pc, #124]	; (8000ee8 <AudioHalf+0x94>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d807      	bhi.n	8000e80 <AudioHalf+0x2c>
	    		btr = buff_size/2;
 8000e70:	4b1b      	ldr	r3, [pc, #108]	; (8000ee0 <AudioHalf+0x8c>)
 8000e72:	881b      	ldrh	r3, [r3, #0]
 8000e74:	085b      	lsrs	r3, r3, #1
 8000e76:	b29b      	uxth	r3, r3
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4b1c      	ldr	r3, [pc, #112]	; (8000eec <AudioHalf+0x98>)
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	e006      	b.n	8000e8e <AudioHalf+0x3a>
	    	else
	    		btr = end-read;
 8000e80:	4b19      	ldr	r3, [pc, #100]	; (8000ee8 <AudioHalf+0x94>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	4b17      	ldr	r3, [pc, #92]	; (8000ee4 <AudioHalf+0x90>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	4a18      	ldr	r2, [pc, #96]	; (8000eec <AudioHalf+0x98>)
 8000e8c:	6013      	str	r3, [r2, #0]
	half_complete_flag=1;
 8000e8e:	4b18      	ldr	r3, [pc, #96]	; (8000ef0 <AudioHalf+0x9c>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	701a      	strb	r2, [r3, #0]
	BSP_QSPI_Read((uint8_t*)&buff[0], read, btr);
 8000e94:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <AudioHalf+0x90>)
 8000e96:	6819      	ldr	r1, [r3, #0]
 8000e98:	4b14      	ldr	r3, [pc, #80]	; (8000eec <AudioHalf+0x98>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4815      	ldr	r0, [pc, #84]	; (8000ef4 <AudioHalf+0xa0>)
 8000ea0:	f002 fee8 	bl	8003c74 <BSP_QSPI_Read>
	    		read+=btr;
 8000ea4:	4b0f      	ldr	r3, [pc, #60]	; (8000ee4 <AudioHalf+0x90>)
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	4b10      	ldr	r3, [pc, #64]	; (8000eec <AudioHalf+0x98>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4413      	add	r3, r2
 8000eae:	4a0d      	ldr	r2, [pc, #52]	; (8000ee4 <AudioHalf+0x90>)
 8000eb0:	6013      	str	r3, [r2, #0]

	        	if(btr!=buff_size/2){ //end of file
 8000eb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <AudioHalf+0x8c>)
 8000eb4:	881b      	ldrh	r3, [r3, #0]
 8000eb6:	085b      	lsrs	r3, r3, #1
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	461a      	mov	r2, r3
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	; (8000eec <AudioHalf+0x98>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d00a      	beq.n	8000eda <AudioHalf+0x86>
	        		BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8000ec4:	2002      	movs	r0, #2
 8000ec6:	f001 fe77 	bl	8002bb8 <BSP_AUDIO_OUT_Stop>
	        		isPlaying=0;
 8000eca:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <AudioHalf+0xa4>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]
	        		read = start+44;
 8000ed0:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <AudioHalf+0xa8>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	332c      	adds	r3, #44	; 0x2c
 8000ed6:	4a03      	ldr	r2, [pc, #12]	; (8000ee4 <AudioHalf+0x90>)
 8000ed8:	6013      	str	r3, [r2, #0]

	        	}


}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000000 	.word	0x20000000
 8000ee4:	200000e8 	.word	0x200000e8
 8000ee8:	200000ec 	.word	0x200000ec
 8000eec:	200000f0 	.word	0x200000f0
 8000ef0:	200000f5 	.word	0x200000f5
 8000ef4:	20000330 	.word	0x20000330
 8000ef8:	200000f6 	.word	0x200000f6
 8000efc:	200000e4 	.word	0x200000e4

08000f00 <AudioCplt>:


void AudioCplt(){
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0

if(read+buff_size/2<= end)
 8000f04:	4b24      	ldr	r3, [pc, #144]	; (8000f98 <AudioCplt+0x98>)
 8000f06:	881b      	ldrh	r3, [r3, #0]
 8000f08:	085b      	lsrs	r3, r3, #1
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <AudioCplt+0x9c>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	441a      	add	r2, r3
 8000f14:	4b22      	ldr	r3, [pc, #136]	; (8000fa0 <AudioCplt+0xa0>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d807      	bhi.n	8000f2c <AudioCplt+0x2c>
    		btr = buff_size/2;
 8000f1c:	4b1e      	ldr	r3, [pc, #120]	; (8000f98 <AudioCplt+0x98>)
 8000f1e:	881b      	ldrh	r3, [r3, #0]
 8000f20:	085b      	lsrs	r3, r3, #1
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b1f      	ldr	r3, [pc, #124]	; (8000fa4 <AudioCplt+0xa4>)
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	e006      	b.n	8000f3a <AudioCplt+0x3a>
    	else
    		btr = end-read;
 8000f2c:	4b1c      	ldr	r3, [pc, #112]	; (8000fa0 <AudioCplt+0xa0>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	4b1a      	ldr	r3, [pc, #104]	; (8000f9c <AudioCplt+0x9c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	4a1b      	ldr	r2, [pc, #108]	; (8000fa4 <AudioCplt+0xa4>)
 8000f38:	6013      	str	r3, [r2, #0]

complete_flag=1;
 8000f3a:	4b1b      	ldr	r3, [pc, #108]	; (8000fa8 <AudioCplt+0xa8>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	701a      	strb	r2, [r3, #0]
BSP_QSPI_Read((uint8_t*)&buff[buff_size/4], read, btr);
 8000f40:	4b15      	ldr	r3, [pc, #84]	; (8000f98 <AudioCplt+0x98>)
 8000f42:	881b      	ldrh	r3, [r3, #0]
 8000f44:	089b      	lsrs	r3, r3, #2
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	4a18      	ldr	r2, [pc, #96]	; (8000fac <AudioCplt+0xac>)
 8000f4c:	1898      	adds	r0, r3, r2
 8000f4e:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <AudioCplt+0x9c>)
 8000f50:	6819      	ldr	r1, [r3, #0]
 8000f52:	4b14      	ldr	r3, [pc, #80]	; (8000fa4 <AudioCplt+0xa4>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	461a      	mov	r2, r3
 8000f58:	f002 fe8c 	bl	8003c74 <BSP_QSPI_Read>
read+=btr;
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	; (8000f9c <AudioCplt+0x9c>)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <AudioCplt+0xa4>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4413      	add	r3, r2
 8000f66:	4a0d      	ldr	r2, [pc, #52]	; (8000f9c <AudioCplt+0x9c>)
 8000f68:	6013      	str	r3, [r2, #0]

if(btr!=buff_size/2){ //end of file
 8000f6a:	4b0b      	ldr	r3, [pc, #44]	; (8000f98 <AudioCplt+0x98>)
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	085b      	lsrs	r3, r3, #1
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	461a      	mov	r2, r3
 8000f74:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <AudioCplt+0xa4>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d00a      	beq.n	8000f92 <AudioCplt+0x92>
	BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8000f7c:	2002      	movs	r0, #2
 8000f7e:	f001 fe1b 	bl	8002bb8 <BSP_AUDIO_OUT_Stop>
	isPlaying=0;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <AudioCplt+0xb0>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
	read = start+44;
 8000f88:	4b0a      	ldr	r3, [pc, #40]	; (8000fb4 <AudioCplt+0xb4>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	332c      	adds	r3, #44	; 0x2c
 8000f8e:	4a03      	ldr	r2, [pc, #12]	; (8000f9c <AudioCplt+0x9c>)
 8000f90:	6013      	str	r3, [r2, #0]

}

}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000000 	.word	0x20000000
 8000f9c:	200000e8 	.word	0x200000e8
 8000fa0:	200000ec 	.word	0x200000ec
 8000fa4:	200000f0 	.word	0x200000f0
 8000fa8:	200000f4 	.word	0x200000f4
 8000fac:	20000330 	.word	0x20000330
 8000fb0:	200000f6 	.word	0x200000f6
 8000fb4:	200000e4 	.word	0x200000e4

08000fb8 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08e      	sub	sp, #56	; 0x38
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fbe:	f003 f85d 	bl	800407c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc2:	f000 f955 	bl	8001270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc6:	f7ff fc51 	bl	800086c <MX_GPIO_Init>
  MX_DMA_Init();
 8000fca:	f7ff fbf9 	bl	80007c0 <MX_DMA_Init>
  MX_I2C1_Init();
 8000fce:	f7ff fd81 	bl	8000ad4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000fd2:	f7ff fdc7 	bl	8000b64 <MX_I2C2_Init>
  MX_LCD_Init();
 8000fd6:	f7ff fe91 	bl	8000cfc <MX_LCD_Init>
  MX_QUADSPI_Init();
 8000fda:	f000 fa15 	bl	8001408 <MX_QUADSPI_Init>
  MX_SPI2_Init();
 8000fde:	f000 fb59 	bl	8001694 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000fe2:	f000 fc51 	bl	8001888 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 8000fe6:	f000 fcbb 	bl	8001960 <MX_USB_HOST_Init>
  MX_DAC1_Init();
 8000fea:	f7ff faf3 	bl	80005d4 <MX_DAC1_Init>
  MX_DFSDM1_Init();
 8000fee:	f7ff fb51 	bl	8000694 <MX_DFSDM1_Init>
  MX_SAI1_Init();
 8000ff2:	f000 fa8d 	bl	8001510 <MX_SAI1_Init>
  /* USER CODE BEGIN 2 */
    char vol_message[6]; //audio volume info


    BSP_QSPI_Init();
 8000ff6:	f002 fdef 	bl	8003bd8 <BSP_QSPI_Init>
    BSP_LCD_GLASS_Init();
 8000ffa:	f001 ffbb 	bl	8002f74 <BSP_LCD_GLASS_Init>
    BSP_LCD_GLASS_Clear();
 8000ffe:	f002 f821 	bl	8003044 <BSP_LCD_GLASS_Clear>

    struct WavHeader header;
    BSP_QSPI_Read((uint8_t*)&header, 0, WAV_HEADER_SIZE);
 8001002:	1d3b      	adds	r3, r7, #4
 8001004:	222c      	movs	r2, #44	; 0x2c
 8001006:	2100      	movs	r1, #0
 8001008:	4618      	mov	r0, r3
 800100a:	f002 fe33 	bl	8003c74 <BSP_QSPI_Read>

    if(header.numofchannels==1){
 800100e:	8b7b      	ldrh	r3, [r7, #26]
 8001010:	2b01      	cmp	r3, #1
 8001012:	d102      	bne.n	800101a <main+0x62>
 	   header.numofchannels = BSP_AUDIO_OUT_MONOMODE;
 8001014:	2308      	movs	r3, #8
 8001016:	837b      	strh	r3, [r7, #26]
 8001018:	e001      	b.n	800101e <main+0x66>
    }
    else{
 	   header.numofchannels = BSP_AUDIO_OUT_STEREOMODE;
 800101a:	2304      	movs	r3, #4
 800101c:	837b      	strh	r3, [r7, #26]
    }

    start = 0+WAV_HEADER_SIZE;
 800101e:	4b81      	ldr	r3, [pc, #516]	; (8001224 <main+0x26c>)
 8001020:	222c      	movs	r2, #44	; 0x2c
 8001022:	601a      	str	r2, [r3, #0]
    read = start;
 8001024:	4b7f      	ldr	r3, [pc, #508]	; (8001224 <main+0x26c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a7f      	ldr	r2, [pc, #508]	; (8001228 <main+0x270>)
 800102a:	6013      	str	r3, [r2, #0]
    end = 0+header.chunksize+8;
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	3308      	adds	r3, #8
 8001030:	4a7e      	ldr	r2, [pc, #504]	; (800122c <main+0x274>)
 8001032:	6013      	str	r3, [r2, #0]

    BSP_QSPI_Read((uint8_t*)&buff[0], start, buff_size);
 8001034:	4b7b      	ldr	r3, [pc, #492]	; (8001224 <main+0x26c>)
 8001036:	6819      	ldr	r1, [r3, #0]
 8001038:	4b7d      	ldr	r3, [pc, #500]	; (8001230 <main+0x278>)
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	461a      	mov	r2, r3
 800103e:	487d      	ldr	r0, [pc, #500]	; (8001234 <main+0x27c>)
 8001040:	f002 fe18 	bl	8003c74 <BSP_QSPI_Read>
    read+=buff_size;
 8001044:	4b7a      	ldr	r3, [pc, #488]	; (8001230 <main+0x278>)
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	4b77      	ldr	r3, [pc, #476]	; (8001228 <main+0x270>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4413      	add	r3, r2
 8001050:	4a75      	ldr	r2, [pc, #468]	; (8001228 <main+0x270>)
 8001052:	6013      	str	r3, [r2, #0]

    BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 50, header.sampleRate*2);
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	461a      	mov	r2, r3
 800105a:	2132      	movs	r1, #50	; 0x32
 800105c:	2002      	movs	r0, #2
 800105e:	f001 fcfd 	bl	8002a5c <BSP_AUDIO_OUT_Init>

    BSP_AUDIO_OUT_ChangeAudioConfig(BSP_AUDIO_OUT_CIRCULARMODE | header.numofchannels);
 8001062:	8b7b      	ldrh	r3, [r7, #26]
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	b29b      	uxth	r3, r3
 800106a:	4618      	mov	r0, r3
 800106c:	f001 fde2 	bl	8002c34 <BSP_AUDIO_OUT_ChangeAudioConfig>

    BSP_AUDIO_OUT_RegisterCallbacks(AudioErr, AudioHalf, AudioCplt);
 8001070:	4a71      	ldr	r2, [pc, #452]	; (8001238 <main+0x280>)
 8001072:	4972      	ldr	r1, [pc, #456]	; (800123c <main+0x284>)
 8001074:	4872      	ldr	r0, [pc, #456]	; (8001240 <main+0x288>)
 8001076:	f001 fe3d 	bl	8002cf4 <BSP_AUDIO_OUT_RegisterCallbacks>

    BSP_LCD_GLASS_DisplayString((uint8_t*)"PLAY");
 800107a:	4872      	ldr	r0, [pc, #456]	; (8001244 <main+0x28c>)
 800107c:	f001 ffb4 	bl	8002fe8 <BSP_LCD_GLASS_DisplayString>

  while (1)
  {

  /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001080:	f000 fc84 	bl	800198c <MX_USB_HOST_Process>

  /* USER CODE BEGIN 3 */


    if(HAL_GPIO_ReadPin(JOY_CENTER_GPIO_Port, JOY_CENTER_Pin)){
 8001084:	2101      	movs	r1, #1
 8001086:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800108a:	f004 f977 	bl	800537c <HAL_GPIO_ReadPin>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d039      	beq.n	8001108 <main+0x150>
        	while(HAL_GPIO_ReadPin(JOY_CENTER_GPIO_Port, JOY_CENTER_Pin)){}
 8001094:	bf00      	nop
 8001096:	2101      	movs	r1, #1
 8001098:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800109c:	f004 f96e 	bl	800537c <HAL_GPIO_ReadPin>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d1f7      	bne.n	8001096 <main+0xde>
        	if(!isPlaying){
 80010a6:	4b68      	ldr	r3, [pc, #416]	; (8001248 <main+0x290>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d115      	bne.n	80010da <main+0x122>
        		if(BSP_AUDIO_OUT_Play(&buff[0], buff_size) == AUDIO_OK){
 80010ae:	4b60      	ldr	r3, [pc, #384]	; (8001230 <main+0x278>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	4619      	mov	r1, r3
 80010b4:	485f      	ldr	r0, [pc, #380]	; (8001234 <main+0x27c>)
 80010b6:	f001 fd1b 	bl	8002af0 <BSP_AUDIO_OUT_Play>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d106      	bne.n	80010ce <main+0x116>
        			isPlaying=1;
 80010c0:	4b61      	ldr	r3, [pc, #388]	; (8001248 <main+0x290>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	701a      	strb	r2, [r3, #0]
        			BSP_LCD_GLASS_DisplayString((uint8_t*)"PLAYIN");
 80010c6:	4861      	ldr	r0, [pc, #388]	; (800124c <main+0x294>)
 80010c8:	f001 ff8e 	bl	8002fe8 <BSP_LCD_GLASS_DisplayString>
 80010cc:	e01c      	b.n	8001108 <main+0x150>
        		}

        		else{
        			BSP_LCD_GLASS_ScrollSentence((uint8_t*)"AUDIO ERROR", 1, 200);
 80010ce:	22c8      	movs	r2, #200	; 0xc8
 80010d0:	2101      	movs	r1, #1
 80010d2:	485f      	ldr	r0, [pc, #380]	; (8001250 <main+0x298>)
 80010d4:	f001 ffc0 	bl	8003058 <BSP_LCD_GLASS_ScrollSentence>
 80010d8:	e016      	b.n	8001108 <main+0x150>
        		}
        	}
        	else{
        		if(isPaused==0){
 80010da:	4b5e      	ldr	r3, [pc, #376]	; (8001254 <main+0x29c>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d10a      	bne.n	80010f8 <main+0x140>
        		BSP_AUDIO_OUT_Pause();
 80010e2:	f001 fd31 	bl	8002b48 <BSP_AUDIO_OUT_Pause>
        		BSP_LCD_GLASS_Clear();
 80010e6:	f001 ffad 	bl	8003044 <BSP_LCD_GLASS_Clear>
        		BSP_LCD_GLASS_DisplayString((uint8_t*)"PAUSE");
 80010ea:	485b      	ldr	r0, [pc, #364]	; (8001258 <main+0x2a0>)
 80010ec:	f001 ff7c 	bl	8002fe8 <BSP_LCD_GLASS_DisplayString>
        		isPaused=1;
 80010f0:	4b58      	ldr	r3, [pc, #352]	; (8001254 <main+0x29c>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
 80010f6:	e007      	b.n	8001108 <main+0x150>
        		}
        		else{
        			BSP_AUDIO_OUT_Resume();
 80010f8:	f001 fd42 	bl	8002b80 <BSP_AUDIO_OUT_Resume>
        			isPaused=0;
 80010fc:	4b55      	ldr	r3, [pc, #340]	; (8001254 <main+0x29c>)
 80010fe:	2200      	movs	r2, #0
 8001100:	701a      	strb	r2, [r3, #0]
        			BSP_LCD_GLASS_DisplayString((uint8_t*)"PLAYIN");
 8001102:	4852      	ldr	r0, [pc, #328]	; (800124c <main+0x294>)
 8001104:	f001 ff70 	bl	8002fe8 <BSP_LCD_GLASS_DisplayString>
        	}

        }


        if(HAL_GPIO_ReadPin(JOY_LEFT_GPIO_Port, JOY_LEFT_Pin)){
 8001108:	2102      	movs	r1, #2
 800110a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800110e:	f004 f935 	bl	800537c <HAL_GPIO_ReadPin>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d02a      	beq.n	800116e <main+0x1b6>
        	while(HAL_GPIO_ReadPin(JOY_LEFT_GPIO_Port, JOY_LEFT_Pin)){}
 8001118:	bf00      	nop
 800111a:	2102      	movs	r1, #2
 800111c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001120:	f004 f92c 	bl	800537c <HAL_GPIO_ReadPin>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f7      	bne.n	800111a <main+0x162>
        	HAL_GPIO_TogglePin(LD_R_GPIO_Port, LD_R_Pin);
 800112a:	2104      	movs	r1, #4
 800112c:	484b      	ldr	r0, [pc, #300]	; (800125c <main+0x2a4>)
 800112e:	f004 f955 	bl	80053dc <HAL_GPIO_TogglePin>
        	 if(volume>0){
 8001132:	4b4b      	ldr	r3, [pc, #300]	; (8001260 <main+0x2a8>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d005      	beq.n	8001146 <main+0x18e>
        		 volume--;
 800113a:	4b49      	ldr	r3, [pc, #292]	; (8001260 <main+0x2a8>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	3b01      	subs	r3, #1
 8001140:	b2da      	uxtb	r2, r3
 8001142:	4b47      	ldr	r3, [pc, #284]	; (8001260 <main+0x2a8>)
 8001144:	701a      	strb	r2, [r3, #0]
        	 }
        	 BSP_AUDIO_OUT_SetVolume(volume);
 8001146:	4b46      	ldr	r3, [pc, #280]	; (8001260 <main+0x2a8>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	4618      	mov	r0, r3
 800114c:	f001 fd5a 	bl	8002c04 <BSP_AUDIO_OUT_SetVolume>
        	 sprintf(vol_message, "VOL:%d", volume);
 8001150:	4b43      	ldr	r3, [pc, #268]	; (8001260 <main+0x2a8>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	461a      	mov	r2, r3
 8001156:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800115a:	4942      	ldr	r1, [pc, #264]	; (8001264 <main+0x2ac>)
 800115c:	4618      	mov	r0, r3
 800115e:	f00d ff97 	bl	800f090 <siprintf>
        	 BSP_LCD_GLASS_DisplayString((uint8_t*)vol_message);
 8001162:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001166:	4618      	mov	r0, r3
 8001168:	f001 ff3e 	bl	8002fe8 <BSP_LCD_GLASS_DisplayString>
 800116c:	e032      	b.n	80011d4 <main+0x21c>
        }

        else if(HAL_GPIO_ReadPin(JOY_RIGHT_GPIO_Port, JOY_RIGHT_Pin)){
 800116e:	2104      	movs	r1, #4
 8001170:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001174:	f004 f902 	bl	800537c <HAL_GPIO_ReadPin>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d02a      	beq.n	80011d4 <main+0x21c>
        	while(HAL_GPIO_ReadPin(JOY_RIGHT_GPIO_Port, JOY_RIGHT_Pin)){}
 800117e:	bf00      	nop
 8001180:	2104      	movs	r1, #4
 8001182:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001186:	f004 f8f9 	bl	800537c <HAL_GPIO_ReadPin>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d1f7      	bne.n	8001180 <main+0x1c8>
        	HAL_GPIO_TogglePin(LD_G_GPIO_Port, LD_G_Pin);
 8001190:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001194:	4834      	ldr	r0, [pc, #208]	; (8001268 <main+0x2b0>)
 8001196:	f004 f921 	bl	80053dc <HAL_GPIO_TogglePin>
        	if(volume<100){
 800119a:	4b31      	ldr	r3, [pc, #196]	; (8001260 <main+0x2a8>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b63      	cmp	r3, #99	; 0x63
 80011a0:	d805      	bhi.n	80011ae <main+0x1f6>
        		volume++;
 80011a2:	4b2f      	ldr	r3, [pc, #188]	; (8001260 <main+0x2a8>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	3301      	adds	r3, #1
 80011a8:	b2da      	uxtb	r2, r3
 80011aa:	4b2d      	ldr	r3, [pc, #180]	; (8001260 <main+0x2a8>)
 80011ac:	701a      	strb	r2, [r3, #0]
        	}
        	BSP_AUDIO_OUT_SetVolume(volume);
 80011ae:	4b2c      	ldr	r3, [pc, #176]	; (8001260 <main+0x2a8>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f001 fd26 	bl	8002c04 <BSP_AUDIO_OUT_SetVolume>
        	sprintf(vol_message, "VOL:%d", volume);
 80011b8:	4b29      	ldr	r3, [pc, #164]	; (8001260 <main+0x2a8>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011c2:	4928      	ldr	r1, [pc, #160]	; (8001264 <main+0x2ac>)
 80011c4:	4618      	mov	r0, r3
 80011c6:	f00d ff63 	bl	800f090 <siprintf>
        	BSP_LCD_GLASS_DisplayString((uint8_t*)vol_message);
 80011ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011ce:	4618      	mov	r0, r3
 80011d0:	f001 ff0a 	bl	8002fe8 <BSP_LCD_GLASS_DisplayString>
        }
        if(HAL_GPIO_ReadPin(JOY_DOWN_GPIO_Port, JOY_DOWN_Pin)){
 80011d4:	2120      	movs	r1, #32
 80011d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011da:	f004 f8cf 	bl	800537c <HAL_GPIO_ReadPin>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	f43f af4d 	beq.w	8001080 <main+0xc8>
        	while(HAL_GPIO_ReadPin(JOY_RIGHT_GPIO_Port, JOY_RIGHT_Pin)){}
 80011e6:	bf00      	nop
 80011e8:	2104      	movs	r1, #4
 80011ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ee:	f004 f8c5 	bl	800537c <HAL_GPIO_ReadPin>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d1f7      	bne.n	80011e8 <main+0x230>
    	if(isPlaying){
 80011f8:	4b13      	ldr	r3, [pc, #76]	; (8001248 <main+0x290>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f43f af3f 	beq.w	8001080 <main+0xc8>
        	BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001202:	2002      	movs	r0, #2
 8001204:	f001 fcd8 	bl	8002bb8 <BSP_AUDIO_OUT_Stop>
    		isPlaying=0;
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <main+0x290>)
 800120a:	2200      	movs	r2, #0
 800120c:	701a      	strb	r2, [r3, #0]
    		read = start+44;
 800120e:	4b05      	ldr	r3, [pc, #20]	; (8001224 <main+0x26c>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	332c      	adds	r3, #44	; 0x2c
 8001214:	4a04      	ldr	r2, [pc, #16]	; (8001228 <main+0x270>)
 8001216:	6013      	str	r3, [r2, #0]
    		BSP_LCD_GLASS_Clear();
 8001218:	f001 ff14 	bl	8003044 <BSP_LCD_GLASS_Clear>
    		BSP_LCD_GLASS_DisplayString((uint8_t*)"STOP");
 800121c:	4813      	ldr	r0, [pc, #76]	; (800126c <main+0x2b4>)
 800121e:	f001 fee3 	bl	8002fe8 <BSP_LCD_GLASS_DisplayString>
    MX_USB_HOST_Process();
 8001222:	e72d      	b.n	8001080 <main+0xc8>
 8001224:	200000e4 	.word	0x200000e4
 8001228:	200000e8 	.word	0x200000e8
 800122c:	200000ec 	.word	0x200000ec
 8001230:	20000000 	.word	0x20000000
 8001234:	20000330 	.word	0x20000330
 8001238:	08000f01 	.word	0x08000f01
 800123c:	08000e55 	.word	0x08000e55
 8001240:	08000e45 	.word	0x08000e45
 8001244:	0800f7d8 	.word	0x0800f7d8
 8001248:	200000f6 	.word	0x200000f6
 800124c:	0800f7e0 	.word	0x0800f7e0
 8001250:	0800f7e8 	.word	0x0800f7e8
 8001254:	200000f7 	.word	0x200000f7
 8001258:	0800f7f4 	.word	0x0800f7f4
 800125c:	48000400 	.word	0x48000400
 8001260:	20000002 	.word	0x20000002
 8001264:	0800f7fc 	.word	0x0800f7fc
 8001268:	48001000 	.word	0x48001000
 800126c:	0800f804 	.word	0x0800f804

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b0b8      	sub	sp, #224	; 0xe0
 8001274:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Configure LSE Drive Capability 
    */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001276:	4a5d      	ldr	r2, [pc, #372]	; (80013ec <SystemClock_Config+0x17c>)
 8001278:	4b5c      	ldr	r3, [pc, #368]	; (80013ec <SystemClock_Config+0x17c>)
 800127a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800127e:	f023 0318 	bic.w	r3, r3, #24
 8001282:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8001286:	231c      	movs	r3, #28
 8001288:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800128c:	2301      	movs	r3, #1
 800128e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001292:	2301      	movs	r3, #1
 8001294:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001298:	2301      	movs	r3, #1
 800129a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800129e:	2300      	movs	r3, #0
 80012a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012a4:	2360      	movs	r3, #96	; 0x60
 80012a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012aa:	2302      	movs	r3, #2
 80012ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80012b0:	2301      	movs	r3, #1
 80012b2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012b6:	2301      	movs	r3, #1
 80012b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 80012bc:	2328      	movs	r3, #40	; 0x28
 80012be:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV17;
 80012c2:	2311      	movs	r3, #17
 80012c4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012c8:	2302      	movs	r3, #2
 80012ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012ce:	2302      	movs	r3, #2
 80012d0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012d8:	4618      	mov	r0, r3
 80012da:	f007 fc23 	bl	8008b24 <HAL_RCC_OscConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d004      	beq.n	80012ee <SystemClock_Config+0x7e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80012e4:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80012e8:	4841      	ldr	r0, [pc, #260]	; (80013f0 <SystemClock_Config+0x180>)
 80012ea:	f000 f887 	bl	80013fc <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ee:	230f      	movs	r3, #15
 80012f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012f4:	2303      	movs	r3, #3
 80012f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012fa:	2300      	movs	r3, #0
 80012fc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001300:	2300      	movs	r3, #0
 8001302:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800130c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001310:	2104      	movs	r1, #4
 8001312:	4618      	mov	r0, r3
 8001314:	f007 ff68 	bl	80091e8 <HAL_RCC_ClockConfig>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d004      	beq.n	8001328 <SystemClock_Config+0xb8>
  {
    _Error_Handler(__FILE__, __LINE__);
 800131e:	f44f 71bb 	mov.w	r1, #374	; 0x176
 8001322:	4833      	ldr	r0, [pc, #204]	; (80013f0 <SystemClock_Config+0x180>)
 8001324:	f000 f86a 	bl	80013fc <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8001328:	4b32      	ldr	r3, [pc, #200]	; (80013f4 <SystemClock_Config+0x184>)
 800132a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800132c:	2300      	movs	r3, #0
 800132e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001330:	2300      	movs	r3, #0
 8001332:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001334:	2300      	movs	r3, #0
 8001336:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI2;
 8001338:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800133c:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800133e:	2300      	movs	r3, #0
 8001340:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001344:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001348:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800134c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001350:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 8001352:	2301      	movs	r3, #1
 8001354:	623b      	str	r3, [r7, #32]
  PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 8001356:	2301      	movs	r3, #1
 8001358:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.PLLSAI2.PLLSAI2N = 34;
 800135a:	2322      	movs	r3, #34	; 0x22
 800135c:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV17;
 800135e:	2311      	movs	r3, #17
 8001360:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 8001362:	2302      	movs	r3, #2
 8001364:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 8001366:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800136a:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800136c:	2301      	movs	r3, #1
 800136e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001370:	2301      	movs	r3, #1
 8001372:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001374:	2318      	movs	r3, #24
 8001376:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001378:	2307      	movs	r3, #7
 800137a:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800137c:	2302      	movs	r3, #2
 800137e:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001380:	2302      	movs	r3, #2
 8001382:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001384:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001388:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800138a:	463b      	mov	r3, r7
 800138c:	4618      	mov	r0, r3
 800138e:	f008 f989 	bl	80096a4 <HAL_RCCEx_PeriphCLKConfig>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d004      	beq.n	80013a2 <SystemClock_Config+0x132>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001398:	f240 1193 	movw	r1, #403	; 0x193
 800139c:	4814      	ldr	r0, [pc, #80]	; (80013f0 <SystemClock_Config+0x180>)
 800139e:	f000 f82d 	bl	80013fc <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80013a6:	f006 fbd7 	bl	8007b58 <HAL_PWREx_ControlVoltageScaling>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d004      	beq.n	80013ba <SystemClock_Config+0x14a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80013b0:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 80013b4:	480e      	ldr	r0, [pc, #56]	; (80013f0 <SystemClock_Config+0x180>)
 80013b6:	f000 f821 	bl	80013fc <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80013ba:	f008 f8dd 	bl	8009578 <HAL_RCC_GetHCLKFreq>
 80013be:	4602      	mov	r2, r0
 80013c0:	4b0d      	ldr	r3, [pc, #52]	; (80013f8 <SystemClock_Config+0x188>)
 80013c2:	fba3 2302 	umull	r2, r3, r3, r2
 80013c6:	099b      	lsrs	r3, r3, #6
 80013c8:	4618      	mov	r0, r3
 80013ca:	f002 ffe0 	bl	800438e <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80013ce:	2004      	movs	r0, #4
 80013d0:	f002 ffea 	bl	80043a8 <HAL_SYSTICK_CLKSourceConfig>

    /**Enable MSI Auto calibration 
    */
  HAL_RCCEx_EnableMSIPLLMode();
 80013d4:	f009 fa2c 	bl	800a830 <HAL_RCCEx_EnableMSIPLLMode>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80013d8:	2200      	movs	r2, #0
 80013da:	2100      	movs	r1, #0
 80013dc:	f04f 30ff 	mov.w	r0, #4294967295
 80013e0:	f002 ff9d 	bl	800431e <HAL_NVIC_SetPriority>
}
 80013e4:	bf00      	nop
 80013e6:	37e0      	adds	r7, #224	; 0xe0
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40021000 	.word	0x40021000
 80013f0:	0800f80c 	.word	0x0800f80c
 80013f4:	000328c2 	.word	0x000328c2
 80013f8:	10624dd3 	.word	0x10624dd3

080013fc <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8001406:	e7fe      	b.n	8001406 <_Error_Handler+0xa>

08001408 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 800140c:	4b10      	ldr	r3, [pc, #64]	; (8001450 <MX_QUADSPI_Init+0x48>)
 800140e:	4a11      	ldr	r2, [pc, #68]	; (8001454 <MX_QUADSPI_Init+0x4c>)
 8001410:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8001412:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <MX_QUADSPI_Init+0x48>)
 8001414:	22ff      	movs	r2, #255	; 0xff
 8001416:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001418:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <MX_QUADSPI_Init+0x48>)
 800141a:	2201      	movs	r2, #1
 800141c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800141e:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <MX_QUADSPI_Init+0x48>)
 8001420:	2200      	movs	r2, #0
 8001422:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8001424:	4b0a      	ldr	r3, [pc, #40]	; (8001450 <MX_QUADSPI_Init+0x48>)
 8001426:	2201      	movs	r2, #1
 8001428:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <MX_QUADSPI_Init+0x48>)
 800142c:	2200      	movs	r2, #0
 800142e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001430:	4b07      	ldr	r3, [pc, #28]	; (8001450 <MX_QUADSPI_Init+0x48>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001436:	4806      	ldr	r0, [pc, #24]	; (8001450 <MX_QUADSPI_Init+0x48>)
 8001438:	f006 fc14 	bl	8007c64 <HAL_QSPI_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d003      	beq.n	800144a <MX_QUADSPI_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001442:	214a      	movs	r1, #74	; 0x4a
 8001444:	4804      	ldr	r0, [pc, #16]	; (8001458 <MX_QUADSPI_Init+0x50>)
 8001446:	f7ff ffd9 	bl	80013fc <_Error_Handler>
  }

}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20001330 	.word	0x20001330
 8001454:	a0001000 	.word	0xa0001000
 8001458:	0800f820 	.word	0x0800f820

0800145c <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b088      	sub	sp, #32
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(qspiHandle->Instance==QUADSPI)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a15      	ldr	r2, [pc, #84]	; (80014c0 <HAL_QSPI_MspInit+0x64>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d124      	bne.n	80014b8 <HAL_QSPI_MspInit+0x5c>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800146e:	4a15      	ldr	r2, [pc, #84]	; (80014c4 <HAL_QSPI_MspInit+0x68>)
 8001470:	4b14      	ldr	r3, [pc, #80]	; (80014c4 <HAL_QSPI_MspInit+0x68>)
 8001472:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001474:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001478:	6513      	str	r3, [r2, #80]	; 0x50
 800147a:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <HAL_QSPI_MspInit+0x68>)
 800147c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800147e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001482:	60bb      	str	r3, [r7, #8]
 8001484:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8001486:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800148a:	60fb      	str	r3, [r7, #12]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148c:	2302      	movs	r3, #2
 800148e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001494:	2303      	movs	r3, #3
 8001496:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001498:	230a      	movs	r3, #10
 800149a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	4619      	mov	r1, r3
 80014a2:	4809      	ldr	r0, [pc, #36]	; (80014c8 <HAL_QSPI_MspInit+0x6c>)
 80014a4:	f003 fcc6 	bl	8004e34 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 0, 0);
 80014a8:	2200      	movs	r2, #0
 80014aa:	2100      	movs	r1, #0
 80014ac:	2047      	movs	r0, #71	; 0x47
 80014ae:	f002 ff36 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 80014b2:	2047      	movs	r0, #71	; 0x47
 80014b4:	f002 ff4f 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80014b8:	bf00      	nop
 80014ba:	3720      	adds	r7, #32
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	a0001000 	.word	0xa0001000
 80014c4:	40021000 	.word	0x40021000
 80014c8:	48001000 	.word	0x48001000

080014cc <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a0a      	ldr	r2, [pc, #40]	; (8001504 <HAL_QSPI_MspDeInit+0x38>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d10d      	bne.n	80014fa <HAL_QSPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 80014de:	4a0a      	ldr	r2, [pc, #40]	; (8001508 <HAL_QSPI_MspDeInit+0x3c>)
 80014e0:	4b09      	ldr	r3, [pc, #36]	; (8001508 <HAL_QSPI_MspDeInit+0x3c>)
 80014e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014e8:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    HAL_GPIO_DeInit(GPIOE, QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 80014ea:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 80014ee:	4807      	ldr	r0, [pc, #28]	; (800150c <HAL_QSPI_MspDeInit+0x40>)
 80014f0:	f003 fe4c 	bl	800518c <HAL_GPIO_DeInit>
                          |QSPI_D2_Pin|QSPI_D3_Pin);

    /* QUADSPI interrupt Deinit */
    HAL_NVIC_DisableIRQ(QUADSPI_IRQn);
 80014f4:	2047      	movs	r0, #71	; 0x47
 80014f6:	f002 ff3c 	bl	8004372 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
} 
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	a0001000 	.word	0xa0001000
 8001508:	40021000 	.word	0x40021000
 800150c:	48001000 	.word	0x48001000

08001510 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 8001514:	4b15      	ldr	r3, [pc, #84]	; (800156c <MX_SAI1_Init+0x5c>)
 8001516:	4a16      	ldr	r2, [pc, #88]	; (8001570 <MX_SAI1_Init+0x60>)
 8001518:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODESLAVE_TX;
 800151a:	4b14      	ldr	r3, [pc, #80]	; (800156c <MX_SAI1_Init+0x5c>)
 800151c:	2202      	movs	r2, #2
 800151e:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001520:	4b12      	ldr	r3, [pc, #72]	; (800156c <MX_SAI1_Init+0x5c>)
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8001526:	4b11      	ldr	r3, [pc, #68]	; (800156c <MX_SAI1_Init+0x5c>)
 8001528:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800152c:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_HF;
 800152e:	4b0f      	ldr	r3, [pc, #60]	; (800156c <MX_SAI1_Init+0x5c>)
 8001530:	2202      	movs	r2, #2
 8001532:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE;
 8001534:	4b0d      	ldr	r3, [pc, #52]	; (800156c <MX_SAI1_Init+0x5c>)
 8001536:	2201      	movs	r2, #1
 8001538:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800153a:	4b0c      	ldr	r3, [pc, #48]	; (800156c <MX_SAI1_Init+0x5c>)
 800153c:	2200      	movs	r2, #0
 800153e:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001540:	4b0a      	ldr	r3, [pc, #40]	; (800156c <MX_SAI1_Init+0x5c>)
 8001542:	2200      	movs	r2, #0
 8001544:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001546:	4b09      	ldr	r3, [pc, #36]	; (800156c <MX_SAI1_Init+0x5c>)
 8001548:	2200      	movs	r2, #0
 800154a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_PCM_SHORT, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 800154c:	2302      	movs	r3, #2
 800154e:	2200      	movs	r2, #0
 8001550:	2104      	movs	r1, #4
 8001552:	4806      	ldr	r0, [pc, #24]	; (800156c <MX_SAI1_Init+0x5c>)
 8001554:	f009 fb4a 	bl	800abec <HAL_SAI_InitProtocol>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d003      	beq.n	8001566 <MX_SAI1_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 800155e:	214d      	movs	r1, #77	; 0x4d
 8001560:	4804      	ldr	r0, [pc, #16]	; (8001574 <MX_SAI1_Init+0x64>)
 8001562:	f7ff ff4b 	bl	80013fc <_Error_Handler>
  }

}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200013bc 	.word	0x200013bc
 8001570:	40015404 	.word	0x40015404
 8001574:	0800f838 	.word	0x0800f838

08001578 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b088      	sub	sp, #32
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a3c      	ldr	r2, [pc, #240]	; (8001678 <HAL_SAI_MspInit+0x100>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d171      	bne.n	800166e <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 800158a:	4b3c      	ldr	r3, [pc, #240]	; (800167c <HAL_SAI_MspInit+0x104>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d113      	bne.n	80015ba <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001592:	4a3b      	ldr	r2, [pc, #236]	; (8001680 <HAL_SAI_MspInit+0x108>)
 8001594:	4b3a      	ldr	r3, [pc, #232]	; (8001680 <HAL_SAI_MspInit+0x108>)
 8001596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001598:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800159c:	6613      	str	r3, [r2, #96]	; 0x60
 800159e:	4b38      	ldr	r3, [pc, #224]	; (8001680 <HAL_SAI_MspInit+0x108>)
 80015a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2100      	movs	r1, #0
 80015ae:	204a      	movs	r0, #74	; 0x4a
 80015b0:	f002 feb5 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80015b4:	204a      	movs	r0, #74	; 0x4a
 80015b6:	f002 fece 	bl	8004356 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80015ba:	4b30      	ldr	r3, [pc, #192]	; (800167c <HAL_SAI_MspInit+0x104>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	3301      	adds	r3, #1
 80015c0:	4a2e      	ldr	r2, [pc, #184]	; (800167c <HAL_SAI_MspInit+0x104>)
 80015c2:	6013      	str	r3, [r2, #0]
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE7     ------> SAI1_SD_B
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin 
 80015c4:	23f4      	movs	r3, #244	; 0xf4
 80015c6:	60fb      	str	r3, [r7, #12]
                          |AUDIO_DIN_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c8:	2302      	movs	r3, #2
 80015ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d0:	2303      	movs	r3, #3
 80015d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80015d4:	230d      	movs	r3, #13
 80015d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015d8:	f107 030c 	add.w	r3, r7, #12
 80015dc:	4619      	mov	r1, r3
 80015de:	4829      	ldr	r0, [pc, #164]	; (8001684 <HAL_SAI_MspInit+0x10c>)
 80015e0:	f003 fc28 	bl	8004e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 80015e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ea:	2302      	movs	r3, #2
 80015ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80015f6:	230d      	movs	r3, #13
 80015f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 80015fa:	f107 030c 	add.w	r3, r7, #12
 80015fe:	4619      	mov	r1, r3
 8001600:	4820      	ldr	r0, [pc, #128]	; (8001684 <HAL_SAI_MspInit+0x10c>)
 8001602:	f003 fc17 	bl	8004e34 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
    
    hdma_sai1_a.Instance = DMA2_Channel1;
 8001606:	4b20      	ldr	r3, [pc, #128]	; (8001688 <HAL_SAI_MspInit+0x110>)
 8001608:	4a20      	ldr	r2, [pc, #128]	; (800168c <HAL_SAI_MspInit+0x114>)
 800160a:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 800160c:	4b1e      	ldr	r3, [pc, #120]	; (8001688 <HAL_SAI_MspInit+0x110>)
 800160e:	2201      	movs	r2, #1
 8001610:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001612:	4b1d      	ldr	r3, [pc, #116]	; (8001688 <HAL_SAI_MspInit+0x110>)
 8001614:	2210      	movs	r2, #16
 8001616:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001618:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <HAL_SAI_MspInit+0x110>)
 800161a:	2200      	movs	r2, #0
 800161c:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 800161e:	4b1a      	ldr	r3, [pc, #104]	; (8001688 <HAL_SAI_MspInit+0x110>)
 8001620:	2280      	movs	r2, #128	; 0x80
 8001622:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001624:	4b18      	ldr	r3, [pc, #96]	; (8001688 <HAL_SAI_MspInit+0x110>)
 8001626:	f44f 7280 	mov.w	r2, #256	; 0x100
 800162a:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800162c:	4b16      	ldr	r3, [pc, #88]	; (8001688 <HAL_SAI_MspInit+0x110>)
 800162e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001632:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8001634:	4b14      	ldr	r3, [pc, #80]	; (8001688 <HAL_SAI_MspInit+0x110>)
 8001636:	2220      	movs	r2, #32
 8001638:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800163a:	4b13      	ldr	r3, [pc, #76]	; (8001688 <HAL_SAI_MspInit+0x110>)
 800163c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001640:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001642:	4811      	ldr	r0, [pc, #68]	; (8001688 <HAL_SAI_MspInit+0x110>)
 8001644:	f003 f916 	bl	8004874 <HAL_DMA_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_SAI_MspInit+0xde>
    {
      _Error_Handler(__FILE__, __LINE__);
 800164e:	2189      	movs	r1, #137	; 0x89
 8001650:	480f      	ldr	r0, [pc, #60]	; (8001690 <HAL_SAI_MspInit+0x118>)
 8001652:	f7ff fed3 	bl	80013fc <_Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a0b      	ldr	r2, [pc, #44]	; (8001688 <HAL_SAI_MspInit+0x110>)
 800165a:	671a      	str	r2, [r3, #112]	; 0x70
 800165c:	4a0a      	ldr	r2, [pc, #40]	; (8001688 <HAL_SAI_MspInit+0x110>)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a08      	ldr	r2, [pc, #32]	; (8001688 <HAL_SAI_MspInit+0x110>)
 8001666:	66da      	str	r2, [r3, #108]	; 0x6c
 8001668:	4a07      	ldr	r2, [pc, #28]	; (8001688 <HAL_SAI_MspInit+0x110>)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6293      	str	r3, [r2, #40]	; 0x28
    }
}
 800166e:	bf00      	nop
 8001670:	3720      	adds	r7, #32
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40015404 	.word	0x40015404
 800167c:	200000f8 	.word	0x200000f8
 8001680:	40021000 	.word	0x40021000
 8001684:	48001000 	.word	0x48001000
 8001688:	20001374 	.word	0x20001374
 800168c:	40020408 	.word	0x40020408
 8001690:	0800f838 	.word	0x0800f838

08001694 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001698:	4b1c      	ldr	r3, [pc, #112]	; (800170c <MX_SPI2_Init+0x78>)
 800169a:	4a1d      	ldr	r2, [pc, #116]	; (8001710 <MX_SPI2_Init+0x7c>)
 800169c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800169e:	4b1b      	ldr	r3, [pc, #108]	; (800170c <MX_SPI2_Init+0x78>)
 80016a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <MX_SPI2_Init+0x78>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80016ac:	4b17      	ldr	r3, [pc, #92]	; (800170c <MX_SPI2_Init+0x78>)
 80016ae:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80016b2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016b4:	4b15      	ldr	r3, [pc, #84]	; (800170c <MX_SPI2_Init+0x78>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ba:	4b14      	ldr	r3, [pc, #80]	; (800170c <MX_SPI2_Init+0x78>)
 80016bc:	2200      	movs	r2, #0
 80016be:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80016c0:	4b12      	ldr	r3, [pc, #72]	; (800170c <MX_SPI2_Init+0x78>)
 80016c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016c6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016c8:	4b10      	ldr	r3, [pc, #64]	; (800170c <MX_SPI2_Init+0x78>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016ce:	4b0f      	ldr	r3, [pc, #60]	; (800170c <MX_SPI2_Init+0x78>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80016d4:	4b0d      	ldr	r3, [pc, #52]	; (800170c <MX_SPI2_Init+0x78>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016da:	4b0c      	ldr	r3, [pc, #48]	; (800170c <MX_SPI2_Init+0x78>)
 80016dc:	2200      	movs	r2, #0
 80016de:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80016e0:	4b0a      	ldr	r3, [pc, #40]	; (800170c <MX_SPI2_Init+0x78>)
 80016e2:	2207      	movs	r2, #7
 80016e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016e6:	4b09      	ldr	r3, [pc, #36]	; (800170c <MX_SPI2_Init+0x78>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016ec:	4b07      	ldr	r3, [pc, #28]	; (800170c <MX_SPI2_Init+0x78>)
 80016ee:	2208      	movs	r2, #8
 80016f0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80016f2:	4806      	ldr	r0, [pc, #24]	; (800170c <MX_SPI2_Init+0x78>)
 80016f4:	f00a f951 	bl	800b99a <HAL_SPI_Init>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d003      	beq.n	8001706 <MX_SPI2_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 80016fe:	2151      	movs	r1, #81	; 0x51
 8001700:	4804      	ldr	r0, [pc, #16]	; (8001714 <MX_SPI2_Init+0x80>)
 8001702:	f7ff fe7b 	bl	80013fc <_Error_Handler>
  }

}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20001440 	.word	0x20001440
 8001710:	40003800 	.word	0x40003800
 8001714:	0800f84c 	.word	0x0800f84c

08001718 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI2)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a11      	ldr	r2, [pc, #68]	; (800176c <HAL_SPI_MspInit+0x54>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d11b      	bne.n	8001762 <HAL_SPI_MspInit+0x4a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800172a:	4a11      	ldr	r2, [pc, #68]	; (8001770 <HAL_SPI_MspInit+0x58>)
 800172c:	4b10      	ldr	r3, [pc, #64]	; (8001770 <HAL_SPI_MspInit+0x58>)
 800172e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001730:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001734:	6593      	str	r3, [r2, #88]	; 0x58
 8001736:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <HAL_SPI_MspInit+0x58>)
 8001738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800173a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8001742:	231a      	movs	r3, #26
 8001744:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001746:	2302      	movs	r3, #2
 8001748:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174e:	2303      	movs	r3, #3
 8001750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001752:	2305      	movs	r3, #5
 8001754:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001756:	f107 030c 	add.w	r3, r7, #12
 800175a:	4619      	mov	r1, r3
 800175c:	4805      	ldr	r0, [pc, #20]	; (8001774 <HAL_SPI_MspInit+0x5c>)
 800175e:	f003 fb69 	bl	8004e34 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001762:	bf00      	nop
 8001764:	3720      	adds	r7, #32
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40003800 	.word	0x40003800
 8001770:	40021000 	.word	0x40021000
 8001774:	48000c00 	.word	0x48000c00

08001778 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800177e:	4a24      	ldr	r2, [pc, #144]	; (8001810 <HAL_MspInit+0x98>)
 8001780:	4b23      	ldr	r3, [pc, #140]	; (8001810 <HAL_MspInit+0x98>)
 8001782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6613      	str	r3, [r2, #96]	; 0x60
 800178a:	4b21      	ldr	r3, [pc, #132]	; (8001810 <HAL_MspInit+0x98>)
 800178c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001796:	4a1e      	ldr	r2, [pc, #120]	; (8001810 <HAL_MspInit+0x98>)
 8001798:	4b1d      	ldr	r3, [pc, #116]	; (8001810 <HAL_MspInit+0x98>)
 800179a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800179c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a0:	6593      	str	r3, [r2, #88]	; 0x58
 80017a2:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <HAL_MspInit+0x98>)
 80017a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017aa:	603b      	str	r3, [r7, #0]
 80017ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ae:	2003      	movs	r0, #3
 80017b0:	f002 fdaa 	bl	8004308 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80017b4:	2200      	movs	r2, #0
 80017b6:	2100      	movs	r1, #0
 80017b8:	f06f 000b 	mvn.w	r0, #11
 80017bc:	f002 fdaf 	bl	800431e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80017c0:	2200      	movs	r2, #0
 80017c2:	2100      	movs	r1, #0
 80017c4:	f06f 000a 	mvn.w	r0, #10
 80017c8:	f002 fda9 	bl	800431e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80017cc:	2200      	movs	r2, #0
 80017ce:	2100      	movs	r1, #0
 80017d0:	f06f 0009 	mvn.w	r0, #9
 80017d4:	f002 fda3 	bl	800431e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80017d8:	2200      	movs	r2, #0
 80017da:	2100      	movs	r1, #0
 80017dc:	f06f 0004 	mvn.w	r0, #4
 80017e0:	f002 fd9d 	bl	800431e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80017e4:	2200      	movs	r2, #0
 80017e6:	2100      	movs	r1, #0
 80017e8:	f06f 0003 	mvn.w	r0, #3
 80017ec:	f002 fd97 	bl	800431e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80017f0:	2200      	movs	r2, #0
 80017f2:	2100      	movs	r1, #0
 80017f4:	f06f 0001 	mvn.w	r0, #1
 80017f8:	f002 fd91 	bl	800431e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80017fc:	2200      	movs	r2, #0
 80017fe:	2100      	movs	r1, #0
 8001800:	f04f 30ff 	mov.w	r0, #4294967295
 8001804:	f002 fd8b 	bl	800431e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001808:	bf00      	nop
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40021000 	.word	0x40021000

08001814 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001818:	f002 fc5a 	bl	80040d0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800181c:	f002 fde0 	bl	80043e0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}

08001824 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001828:	4802      	ldr	r0, [pc, #8]	; (8001834 <USART2_IRQHandler+0x10>)
 800182a:	f00a f98f 	bl	800bb4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	200014a4 	.word	0x200014a4

08001838 <DMA2_Channel1_IRQHandler>:

/**
* @brief This function handles DMA2 channel1 global interrupt.
*/
void DMA2_Channel1_IRQHandler(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 800183c:	4802      	ldr	r0, [pc, #8]	; (8001848 <DMA2_Channel1_IRQHandler+0x10>)
 800183e:	f003 fa28 	bl	8004c92 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20001374 	.word	0x20001374

0800184c <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB OTG FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001850:	4802      	ldr	r0, [pc, #8]	; (800185c <OTG_FS_IRQHandler+0x10>)
 8001852:	f004 f867 	bl	8005924 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200018e4 	.word	0x200018e4

08001860 <QUADSPI_IRQHandler>:

/**
* @brief This function handles QUADSPI global interrupt.
*/
void QUADSPI_IRQHandler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8001864:	4802      	ldr	r0, [pc, #8]	; (8001870 <QUADSPI_IRQHandler+0x10>)
 8001866:	f006 fab1 	bl	8007dcc <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20001330 	.word	0x20001330

08001874 <SAI1_IRQHandler>:

/**
* @brief This function handles SAI1 global interrupt.
*/
void SAI1_IRQHandler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8001878:	4802      	ldr	r0, [pc, #8]	; (8001884 <SAI1_IRQHandler+0x10>)
 800187a:	f009 fd0d 	bl	800b298 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200013bc 	.word	0x200013bc

08001888 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800188c:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 800188e:	4a16      	ldr	r2, [pc, #88]	; (80018e8 <MX_USART2_UART_Init+0x60>)
 8001890:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001892:	4b14      	ldr	r3, [pc, #80]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 8001894:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001898:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800189a:	4b12      	ldr	r3, [pc, #72]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018a0:	4b10      	ldr	r3, [pc, #64]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018a6:	4b0f      	ldr	r3, [pc, #60]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018ac:	4b0d      	ldr	r3, [pc, #52]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 80018ae:	220c      	movs	r2, #12
 80018b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018b2:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018b8:	4b0a      	ldr	r3, [pc, #40]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018be:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018c4:	4b07      	ldr	r3, [pc, #28]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018ca:	4806      	ldr	r0, [pc, #24]	; (80018e4 <MX_USART2_UART_Init+0x5c>)
 80018cc:	f00a f8ed 	bl	800baaa <HAL_UART_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <MX_USART2_UART_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 80018d6:	214e      	movs	r1, #78	; 0x4e
 80018d8:	4804      	ldr	r0, [pc, #16]	; (80018ec <MX_USART2_UART_Init+0x64>)
 80018da:	f7ff fd8f 	bl	80013fc <_Error_Handler>
  }

}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200014a4 	.word	0x200014a4
 80018e8:	40004400 	.word	0x40004400
 80018ec:	0800f860 	.word	0x0800f860

080018f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART2)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a15      	ldr	r2, [pc, #84]	; (8001954 <HAL_UART_MspInit+0x64>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d123      	bne.n	800194a <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001902:	4a15      	ldr	r2, [pc, #84]	; (8001958 <HAL_UART_MspInit+0x68>)
 8001904:	4b14      	ldr	r3, [pc, #80]	; (8001958 <HAL_UART_MspInit+0x68>)
 8001906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800190c:	6593      	str	r3, [r2, #88]	; 0x58
 800190e:	4b12      	ldr	r3, [pc, #72]	; (8001958 <HAL_UART_MspInit+0x68>)
 8001910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800191a:	2360      	movs	r3, #96	; 0x60
 800191c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001922:	2301      	movs	r3, #1
 8001924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001926:	2303      	movs	r3, #3
 8001928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800192a:	2307      	movs	r3, #7
 800192c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800192e:	f107 030c 	add.w	r3, r7, #12
 8001932:	4619      	mov	r1, r3
 8001934:	4809      	ldr	r0, [pc, #36]	; (800195c <HAL_UART_MspInit+0x6c>)
 8001936:	f003 fa7d 	bl	8004e34 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800193a:	2200      	movs	r2, #0
 800193c:	2100      	movs	r1, #0
 800193e:	2026      	movs	r0, #38	; 0x26
 8001940:	f002 fced 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001944:	2026      	movs	r0, #38	; 0x26
 8001946:	f002 fd06 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800194a:	bf00      	nop
 800194c:	3720      	adds	r7, #32
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40004400 	.word	0x40004400
 8001958:	40021000 	.word	0x40021000
 800195c:	48000c00 	.word	0x48000c00

08001960 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 8001964:	2201      	movs	r2, #1
 8001966:	4906      	ldr	r1, [pc, #24]	; (8001980 <MX_USB_HOST_Init+0x20>)
 8001968:	4806      	ldr	r0, [pc, #24]	; (8001984 <MX_USB_HOST_Init+0x24>)
 800196a:	f00c f8d5 	bl	800db18 <USBH_Init>

  USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS);
 800196e:	4906      	ldr	r1, [pc, #24]	; (8001988 <MX_USB_HOST_Init+0x28>)
 8001970:	4804      	ldr	r0, [pc, #16]	; (8001984 <MX_USB_HOST_Init+0x24>)
 8001972:	f00c f945 	bl	800dc00 <USBH_RegisterClass>

  USBH_Start(&hUsbHostFS);
 8001976:	4803      	ldr	r0, [pc, #12]	; (8001984 <MX_USB_HOST_Init+0x24>)
 8001978:	f00c f9d3 	bl	800dd22 <USBH_Start>

  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}
 8001980:	080019a1 	.word	0x080019a1
 8001984:	2000151c 	.word	0x2000151c
 8001988:	20000040 	.word	0x20000040

0800198c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8001990:	4802      	ldr	r0, [pc, #8]	; (800199c <MX_USB_HOST_Process+0x10>)
 8001992:	f00c f9d7 	bl	800dd44 <USBH_Process>
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	2000151c 	.word	0x2000151c

080019a0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	460b      	mov	r3, r1
 80019aa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80019ac:	78fb      	ldrb	r3, [r7, #3]
 80019ae:	3b01      	subs	r3, #1
 80019b0:	2b04      	cmp	r3, #4
 80019b2:	d819      	bhi.n	80019e8 <USBH_UserProcess+0x48>
 80019b4:	a201      	add	r2, pc, #4	; (adr r2, 80019bc <USBH_UserProcess+0x1c>)
 80019b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ba:	bf00      	nop
 80019bc:	080019e9 	.word	0x080019e9
 80019c0:	080019d9 	.word	0x080019d9
 80019c4:	080019e9 	.word	0x080019e9
 80019c8:	080019e1 	.word	0x080019e1
 80019cc:	080019d1 	.word	0x080019d1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80019d0:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <USBH_UserProcess+0x58>)
 80019d2:	2203      	movs	r2, #3
 80019d4:	701a      	strb	r2, [r3, #0]
  break;
 80019d6:	e008      	b.n	80019ea <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80019d8:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <USBH_UserProcess+0x58>)
 80019da:	2202      	movs	r2, #2
 80019dc:	701a      	strb	r2, [r3, #0]
  break;
 80019de:	e004      	b.n	80019ea <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80019e0:	4b05      	ldr	r3, [pc, #20]	; (80019f8 <USBH_UserProcess+0x58>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	701a      	strb	r2, [r3, #0]
  break;
 80019e6:	e000      	b.n	80019ea <USBH_UserProcess+0x4a>

  default:
  break;
 80019e8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	200000fc 	.word	0x200000fc

080019fc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08a      	sub	sp, #40	; 0x28
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a0c:	d142      	bne.n	8001a94 <HAL_HCD_MspInit+0x98>
  
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001a0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a14:	2302      	movs	r3, #2
 8001a16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a20:	230a      	movs	r3, #10
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	4619      	mov	r1, r3
 8001a2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a2e:	f003 fa01 	bl	8004e34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a32:	4a1a      	ldr	r2, [pc, #104]	; (8001a9c <HAL_HCD_MspInit+0xa0>)
 8001a34:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <HAL_HCD_MspInit+0xa0>)
 8001a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a3e:	4b17      	ldr	r3, [pc, #92]	; (8001a9c <HAL_HCD_MspInit+0xa0>)
 8001a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a46:	613b      	str	r3, [r7, #16]
 8001a48:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a4a:	4b14      	ldr	r3, [pc, #80]	; (8001a9c <HAL_HCD_MspInit+0xa0>)
 8001a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d114      	bne.n	8001a80 <HAL_HCD_MspInit+0x84>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	4a11      	ldr	r2, [pc, #68]	; (8001a9c <HAL_HCD_MspInit+0xa0>)
 8001a58:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <HAL_HCD_MspInit+0xa0>)
 8001a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a60:	6593      	str	r3, [r2, #88]	; 0x58
 8001a62:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <HAL_HCD_MspInit+0xa0>)
 8001a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8001a6e:	f006 f8c9 	bl	8007c04 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a72:	4a0a      	ldr	r2, [pc, #40]	; (8001a9c <HAL_HCD_MspInit+0xa0>)
 8001a74:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <HAL_HCD_MspInit+0xa0>)
 8001a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a7c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a7e:	e001      	b.n	8001a84 <HAL_HCD_MspInit+0x88>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8001a80:	f006 f8c0 	bl	8007c04 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001a84:	2200      	movs	r2, #0
 8001a86:	2100      	movs	r1, #0
 8001a88:	2043      	movs	r0, #67	; 0x43
 8001a8a:	f002 fc48 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001a8e:	2043      	movs	r0, #67	; 0x43
 8001a90:	f002 fc61 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001a94:	bf00      	nop
 8001a96:	3728      	adds	r7, #40	; 0x28
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f00c fbbd 	bl	800e22e <USBH_LL_IncTimer>
}
 8001ab4:	bf00      	nop
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8001aca:	4618      	mov	r0, r3
 8001acc:	f00c fbd9 	bl	800e282 <USBH_LL_Connect>
}
 8001ad0:	bf00      	nop
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f00c fbf1 	bl	800e2ce <USBH_LL_Disconnect>
}
 8001aec:	bf00      	nop
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	70fb      	strb	r3, [r7, #3]
 8001b00:	4613      	mov	r3, r2
 8001b02:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d12c      	bne.n	8001b7c <USBH_LL_Init+0x6c>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8001b22:	4a19      	ldr	r2, [pc, #100]	; (8001b88 <USBH_LL_Init+0x78>)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  phost->pData = &hhcd_USB_OTG_FS;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a16      	ldr	r2, [pc, #88]	; (8001b88 <USBH_LL_Init+0x78>)
 8001b2e:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001b32:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <USBH_LL_Init+0x78>)
 8001b34:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001b38:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8001b3a:	4b13      	ldr	r3, [pc, #76]	; (8001b88 <USBH_LL_Init+0x78>)
 8001b3c:	2208      	movs	r2, #8
 8001b3e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8001b40:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <USBH_LL_Init+0x78>)
 8001b42:	2203      	movs	r2, #3
 8001b44:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001b46:	4b10      	ldr	r3, [pc, #64]	; (8001b88 <USBH_LL_Init+0x78>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8001b4c:	4b0e      	ldr	r3, [pc, #56]	; (8001b88 <USBH_LL_Init+0x78>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001b52:	4b0d      	ldr	r3, [pc, #52]	; (8001b88 <USBH_LL_Init+0x78>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8001b58:	480b      	ldr	r0, [pc, #44]	; (8001b88 <USBH_LL_Init+0x78>)
 8001b5a:	f003 fc51 	bl	8005400 <HAL_HCD_Init>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <USBH_LL_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001b64:	21f2      	movs	r1, #242	; 0xf2
 8001b66:	4809      	ldr	r0, [pc, #36]	; (8001b8c <USBH_LL_Init+0x7c>)
 8001b68:	f7ff fc48 	bl	80013fc <_Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8001b6c:	4806      	ldr	r0, [pc, #24]	; (8001b88 <USBH_LL_Init+0x78>)
 8001b6e:	f004 f853 	bl	8005c18 <HAL_HCD_GetCurrentFrame>
 8001b72:	4603      	mov	r3, r0
 8001b74:	4619      	mov	r1, r3
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f00c fb4a 	bl	800e210 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200018e4 	.word	0x200018e4
 8001b8c:	0800f878 	.word	0x0800f878

08001b90 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Start(phost->pData);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f003 ffbe 	bl	8005b28 <HAL_HCD_Start>
 8001bac:	4603      	mov	r3, r0
 8001bae:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8001bb0:	7bbb      	ldrb	r3, [r7, #14]
 8001bb2:	2b03      	cmp	r3, #3
 8001bb4:	d816      	bhi.n	8001be4 <USBH_LL_Start+0x54>
 8001bb6:	a201      	add	r2, pc, #4	; (adr r2, 8001bbc <USBH_LL_Start+0x2c>)
 8001bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bbc:	08001bcd 	.word	0x08001bcd
 8001bc0:	08001bd3 	.word	0x08001bd3
 8001bc4:	08001bd9 	.word	0x08001bd9
 8001bc8:	08001bdf 	.word	0x08001bdf
    case HAL_OK :
      usb_status = USBH_OK;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	73fb      	strb	r3, [r7, #15]
    break;
 8001bd0:	e00b      	b.n	8001bea <USBH_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	73fb      	strb	r3, [r7, #15]
    break;
 8001bd6:	e008      	b.n	8001bea <USBH_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	73fb      	strb	r3, [r7, #15]
    break;
 8001bdc:	e005      	b.n	8001bea <USBH_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8001bde:	2302      	movs	r3, #2
 8001be0:	73fb      	strb	r3, [r7, #15]
    break;
 8001be2:	e002      	b.n	8001bea <USBH_LL_Start+0x5a>
    default :
      usb_status = USBH_FAIL;
 8001be4:	2302      	movs	r3, #2
 8001be6:	73fb      	strb	r3, [r7, #15]
    break;
 8001be8:	bf00      	nop
  }
  return usb_status;
 8001bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8001c00:	2300      	movs	r3, #0
 8001c02:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Stop(phost->pData);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f003 ffaf 	bl	8005b6e <HAL_HCD_Stop>
 8001c10:	4603      	mov	r3, r0
 8001c12:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8001c14:	7bbb      	ldrb	r3, [r7, #14]
 8001c16:	2b03      	cmp	r3, #3
 8001c18:	d816      	bhi.n	8001c48 <USBH_LL_Stop+0x54>
 8001c1a:	a201      	add	r2, pc, #4	; (adr r2, 8001c20 <USBH_LL_Stop+0x2c>)
 8001c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c20:	08001c31 	.word	0x08001c31
 8001c24:	08001c37 	.word	0x08001c37
 8001c28:	08001c3d 	.word	0x08001c3d
 8001c2c:	08001c43 	.word	0x08001c43
    case HAL_OK :
      usb_status = USBH_OK;
 8001c30:	2300      	movs	r3, #0
 8001c32:	73fb      	strb	r3, [r7, #15]
    break;
 8001c34:	e00b      	b.n	8001c4e <USBH_LL_Stop+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8001c36:	2302      	movs	r3, #2
 8001c38:	73fb      	strb	r3, [r7, #15]
    break;
 8001c3a:	e008      	b.n	8001c4e <USBH_LL_Stop+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	73fb      	strb	r3, [r7, #15]
    break;
 8001c40:	e005      	b.n	8001c4e <USBH_LL_Stop+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8001c42:	2302      	movs	r3, #2
 8001c44:	73fb      	strb	r3, [r7, #15]
    break;
 8001c46:	e002      	b.n	8001c4e <USBH_LL_Stop+0x5a>
    default :
      usb_status = USBH_FAIL;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	73fb      	strb	r3, [r7, #15]
    break;
 8001c4c:	bf00      	nop
  }
  return usb_status;
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3710      	adds	r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8001c60:	2301      	movs	r3, #1
 8001c62:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f003 ffe2 	bl	8005c34 <HAL_HCD_GetCurrentSpeed>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d007      	beq.n	8001c86 <USBH_LL_GetSpeed+0x2e>
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d302      	bcc.n	8001c80 <USBH_LL_GetSpeed+0x28>
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d006      	beq.n	8001c8c <USBH_LL_GetSpeed+0x34>
 8001c7e:	e008      	b.n	8001c92 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8001c80:	2300      	movs	r3, #0
 8001c82:	73fb      	strb	r3, [r7, #15]
    break;
 8001c84:	e008      	b.n	8001c98 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8001c86:	2301      	movs	r3, #1
 8001c88:	73fb      	strb	r3, [r7, #15]
    break;
 8001c8a:	e005      	b.n	8001c98 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	73fb      	strb	r3, [r7, #15]
    break;
 8001c90:	e002      	b.n	8001c98 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8001c92:	2301      	movs	r3, #1
 8001c94:	73fb      	strb	r3, [r7, #15]
    break;
 8001c96:	bf00      	nop
  }
  return  speed;
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3710      	adds	r7, #16
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001cac:	2300      	movs	r3, #0
 8001cae:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f003 ff74 	bl	8005ba8 <HAL_HCD_ResetPort>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	73bb      	strb	r3, [r7, #14]
  switch (hal_status) {
 8001cc4:	7bbb      	ldrb	r3, [r7, #14]
 8001cc6:	2b03      	cmp	r3, #3
 8001cc8:	d816      	bhi.n	8001cf8 <USBH_LL_ResetPort+0x54>
 8001cca:	a201      	add	r2, pc, #4	; (adr r2, 8001cd0 <USBH_LL_ResetPort+0x2c>)
 8001ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd0:	08001ce1 	.word	0x08001ce1
 8001cd4:	08001ce7 	.word	0x08001ce7
 8001cd8:	08001ced 	.word	0x08001ced
 8001cdc:	08001cf3 	.word	0x08001cf3
    case HAL_OK :
      usb_status = USBH_OK;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	73fb      	strb	r3, [r7, #15]
    break;
 8001ce4:	e00b      	b.n	8001cfe <USBH_LL_ResetPort+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	73fb      	strb	r3, [r7, #15]
    break;
 8001cea:	e008      	b.n	8001cfe <USBH_LL_ResetPort+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8001cec:	2301      	movs	r3, #1
 8001cee:	73fb      	strb	r3, [r7, #15]
    break;
 8001cf0:	e005      	b.n	8001cfe <USBH_LL_ResetPort+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	73fb      	strb	r3, [r7, #15]
    break;
 8001cf6:	e002      	b.n	8001cfe <USBH_LL_ResetPort+0x5a>
    default :
      usb_status = USBH_FAIL;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	73fb      	strb	r3, [r7, #15]
    break;
 8001cfc:	bf00      	nop
  }
  return usb_status;
 8001cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3710      	adds	r7, #16
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	460b      	mov	r3, r1
 8001d12:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8001d1a:	78fa      	ldrb	r2, [r7, #3]
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f003 ff65 	bl	8005bee <HAL_HCD_HC_GetXferCount>
 8001d24:	4603      	mov	r3, r0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
	...

08001d30 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001d30:	b590      	push	{r4, r7, lr}
 8001d32:	b089      	sub	sp, #36	; 0x24
 8001d34:	af04      	add	r7, sp, #16
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	4608      	mov	r0, r1
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	4603      	mov	r3, r0
 8001d40:	70fb      	strb	r3, [r7, #3]
 8001d42:	460b      	mov	r3, r1
 8001d44:	70bb      	strb	r3, [r7, #2]
 8001d46:	4613      	mov	r3, r2
 8001d48:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f8d3 03c0 	ldr.w	r0, [r3, #960]	; 0x3c0
 8001d58:	787c      	ldrb	r4, [r7, #1]
 8001d5a:	78ba      	ldrb	r2, [r7, #2]
 8001d5c:	78f9      	ldrb	r1, [r7, #3]
 8001d5e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d60:	9302      	str	r3, [sp, #8]
 8001d62:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	4623      	mov	r3, r4
 8001d70:	f003 fb9c 	bl	80054ac <HAL_HCD_HC_Init>
 8001d74:	4603      	mov	r3, r0
 8001d76:	73bb      	strb	r3, [r7, #14]
                               dev_address, speed, ep_type, mps);

  switch (hal_status) {
 8001d78:	7bbb      	ldrb	r3, [r7, #14]
 8001d7a:	2b03      	cmp	r3, #3
 8001d7c:	d816      	bhi.n	8001dac <USBH_LL_OpenPipe+0x7c>
 8001d7e:	a201      	add	r2, pc, #4	; (adr r2, 8001d84 <USBH_LL_OpenPipe+0x54>)
 8001d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d84:	08001d95 	.word	0x08001d95
 8001d88:	08001d9b 	.word	0x08001d9b
 8001d8c:	08001da1 	.word	0x08001da1
 8001d90:	08001da7 	.word	0x08001da7
    case HAL_OK :
      usb_status = USBH_OK;
 8001d94:	2300      	movs	r3, #0
 8001d96:	73fb      	strb	r3, [r7, #15]
    break;
 8001d98:	e00b      	b.n	8001db2 <USBH_LL_OpenPipe+0x82>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	73fb      	strb	r3, [r7, #15]
    break;
 8001d9e:	e008      	b.n	8001db2 <USBH_LL_OpenPipe+0x82>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8001da0:	2301      	movs	r3, #1
 8001da2:	73fb      	strb	r3, [r7, #15]
    break;
 8001da4:	e005      	b.n	8001db2 <USBH_LL_OpenPipe+0x82>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8001da6:	2302      	movs	r3, #2
 8001da8:	73fb      	strb	r3, [r7, #15]
    break;
 8001daa:	e002      	b.n	8001db2 <USBH_LL_OpenPipe+0x82>
    default :
      usb_status = USBH_FAIL;
 8001dac:	2302      	movs	r3, #2
 8001dae:	73fb      	strb	r3, [r7, #15]
    break;
 8001db0:	bf00      	nop
  }
  return usb_status;
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd90      	pop	{r4, r7, pc}

08001dbc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8001dd6:	78fa      	ldrb	r2, [r7, #3]
 8001dd8:	4611      	mov	r1, r2
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f003 fbed 	bl	80055ba <HAL_HCD_HC_Halt>
 8001de0:	4603      	mov	r3, r0
 8001de2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8001de4:	7bbb      	ldrb	r3, [r7, #14]
 8001de6:	2b03      	cmp	r3, #3
 8001de8:	d816      	bhi.n	8001e18 <USBH_LL_ClosePipe+0x5c>
 8001dea:	a201      	add	r2, pc, #4	; (adr r2, 8001df0 <USBH_LL_ClosePipe+0x34>)
 8001dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df0:	08001e01 	.word	0x08001e01
 8001df4:	08001e07 	.word	0x08001e07
 8001df8:	08001e0d 	.word	0x08001e0d
 8001dfc:	08001e13 	.word	0x08001e13
    case HAL_OK :
      usb_status = USBH_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	73fb      	strb	r3, [r7, #15]
    break;
 8001e04:	e00b      	b.n	8001e1e <USBH_LL_ClosePipe+0x62>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8001e06:	2302      	movs	r3, #2
 8001e08:	73fb      	strb	r3, [r7, #15]
    break;
 8001e0a:	e008      	b.n	8001e1e <USBH_LL_ClosePipe+0x62>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	73fb      	strb	r3, [r7, #15]
    break;
 8001e10:	e005      	b.n	8001e1e <USBH_LL_ClosePipe+0x62>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8001e12:	2302      	movs	r3, #2
 8001e14:	73fb      	strb	r3, [r7, #15]
    break;
 8001e16:	e002      	b.n	8001e1e <USBH_LL_ClosePipe+0x62>
    default :
      usb_status = USBH_FAIL;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	73fb      	strb	r3, [r7, #15]
    break;
 8001e1c:	bf00      	nop
  }
  return usb_status;
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8001e28:	b590      	push	{r4, r7, lr}
 8001e2a:	b089      	sub	sp, #36	; 0x24
 8001e2c:	af04      	add	r7, sp, #16
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	4608      	mov	r0, r1
 8001e32:	4611      	mov	r1, r2
 8001e34:	461a      	mov	r2, r3
 8001e36:	4603      	mov	r3, r0
 8001e38:	70fb      	strb	r3, [r7, #3]
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	70bb      	strb	r3, [r7, #2]
 8001e3e:	4613      	mov	r3, r2
 8001e40:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001e42:	2300      	movs	r3, #0
 8001e44:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8001e46:	2300      	movs	r3, #0
 8001e48:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f8d3 03c0 	ldr.w	r0, [r3, #960]	; 0x3c0
 8001e50:	787c      	ldrb	r4, [r7, #1]
 8001e52:	78ba      	ldrb	r2, [r7, #2]
 8001e54:	78f9      	ldrb	r1, [r7, #3]
 8001e56:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e5a:	9303      	str	r3, [sp, #12]
 8001e5c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e5e:	9302      	str	r3, [sp, #8]
 8001e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e62:	9301      	str	r3, [sp, #4]
 8001e64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e68:	9300      	str	r3, [sp, #0]
 8001e6a:	4623      	mov	r3, r4
 8001e6c:	f003 fbc8 	bl	8005600 <HAL_HCD_HC_SubmitRequest>
 8001e70:	4603      	mov	r3, r0
 8001e72:	73bb      	strb	r3, [r7, #14]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  switch (hal_status) {
 8001e74:	7bbb      	ldrb	r3, [r7, #14]
 8001e76:	2b03      	cmp	r3, #3
 8001e78:	d816      	bhi.n	8001ea8 <USBH_LL_SubmitURB+0x80>
 8001e7a:	a201      	add	r2, pc, #4	; (adr r2, 8001e80 <USBH_LL_SubmitURB+0x58>)
 8001e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e80:	08001e91 	.word	0x08001e91
 8001e84:	08001e97 	.word	0x08001e97
 8001e88:	08001e9d 	.word	0x08001e9d
 8001e8c:	08001ea3 	.word	0x08001ea3
    case HAL_OK :
      usb_status = USBH_OK;
 8001e90:	2300      	movs	r3, #0
 8001e92:	73fb      	strb	r3, [r7, #15]
    break;
 8001e94:	e00b      	b.n	8001eae <USBH_LL_SubmitURB+0x86>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8001e96:	2302      	movs	r3, #2
 8001e98:	73fb      	strb	r3, [r7, #15]
    break;
 8001e9a:	e008      	b.n	8001eae <USBH_LL_SubmitURB+0x86>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	73fb      	strb	r3, [r7, #15]
    break;
 8001ea0:	e005      	b.n	8001eae <USBH_LL_SubmitURB+0x86>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	73fb      	strb	r3, [r7, #15]
    break;
 8001ea6:	e002      	b.n	8001eae <USBH_LL_SubmitURB+0x86>
    default :
      usb_status = USBH_FAIL;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	73fb      	strb	r3, [r7, #15]
    break;
 8001eac:	bf00      	nop
  }
  return usb_status;
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd90      	pop	{r4, r7, pc}

08001eb8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8001eca:	78fa      	ldrb	r2, [r7, #3]
 8001ecc:	4611      	mov	r1, r2
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f003 fe78 	bl	8005bc4 <HAL_HCD_HC_GetURBState>
 8001ed4:	4603      	mov	r3, r0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d103      	bne.n	8001efc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f000 f846 	bl	8001f88 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8001efc:	20c8      	movs	r0, #200	; 0xc8
 8001efe:	f002 f901 	bl	8004104 <HAL_Delay>
  return USBH_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	460b      	mov	r3, r1
 8001f16:	70fb      	strb	r3, [r7, #3]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8001f22:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8001f24:	78fa      	ldrb	r2, [r7, #3]
 8001f26:	68f9      	ldr	r1, [r7, #12]
 8001f28:	4613      	mov	r3, r2
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	4413      	add	r3, r2
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	440b      	add	r3, r1
 8001f32:	333b      	adds	r3, #59	; 0x3b
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d00a      	beq.n	8001f50 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8001f3a:	78fa      	ldrb	r2, [r7, #3]
 8001f3c:	68f9      	ldr	r1, [r7, #12]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4413      	add	r3, r2
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	440b      	add	r3, r1
 8001f48:	3350      	adds	r3, #80	; 0x50
 8001f4a:	78ba      	ldrb	r2, [r7, #2]
 8001f4c:	701a      	strb	r2, [r3, #0]
 8001f4e:	e009      	b.n	8001f64 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8001f50:	78fa      	ldrb	r2, [r7, #3]
 8001f52:	68f9      	ldr	r1, [r7, #12]
 8001f54:	4613      	mov	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	440b      	add	r3, r1
 8001f5e:	3351      	adds	r3, #81	; 0x51
 8001f60:	78ba      	ldrb	r2, [r7, #2]
 8001f62:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3714      	adds	r7, #20
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b082      	sub	sp, #8
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f002 f8c2 	bl	8004104 <HAL_Delay>
}
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8001f96:	79fb      	ldrb	r3, [r7, #7]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d102      	bne.n	8001fa2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	73fb      	strb	r3, [r7, #15]
 8001fa0:	e001      	b.n	8001fa6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 8001fa6:	7bfb      	ldrb	r3, [r7, #15]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fae:	4803      	ldr	r0, [pc, #12]	; (8001fbc <MX_DriverVbusFS+0x34>)
 8001fb0:	f003 f9fc 	bl	80053ac <HAL_GPIO_WritePin>
}
 8001fb4:	bf00      	nop
 8001fb6:	3710      	adds	r7, #16
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	48000800 	.word	0x48000800

08001fc0 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	607b      	str	r3, [r7, #4]
 8001fc8:	4603      	mov	r3, r0
 8001fca:	81fb      	strh	r3, [r7, #14]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	81bb      	strh	r3, [r7, #12]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8001fd8:	f000 fc96 	bl	8002908 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8001fdc:	89fb      	ldrh	r3, [r7, #14]
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	2102      	movs	r1, #2
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f000 fb01 	bl	80025ec <CODEC_IO_Write>
 8001fea:	4603      	mov	r3, r0
 8001fec:	461a      	mov	r2, r3
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8001ff4:	89bb      	ldrh	r3, [r7, #12]
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	2b03      	cmp	r3, #3
 8001ffa:	d81b      	bhi.n	8002034 <cs43l22_Init+0x74>
 8001ffc:	a201      	add	r2, pc, #4	; (adr r2, 8002004 <cs43l22_Init+0x44>)
 8001ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002002:	bf00      	nop
 8002004:	08002015 	.word	0x08002015
 8002008:	0800201d 	.word	0x0800201d
 800200c:	08002025 	.word	0x08002025
 8002010:	0800202d 	.word	0x0800202d
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8002014:	4b5b      	ldr	r3, [pc, #364]	; (8002184 <cs43l22_Init+0x1c4>)
 8002016:	22fa      	movs	r2, #250	; 0xfa
 8002018:	701a      	strb	r2, [r3, #0]
    break;
 800201a:	e00f      	b.n	800203c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 800201c:	4b59      	ldr	r3, [pc, #356]	; (8002184 <cs43l22_Init+0x1c4>)
 800201e:	22af      	movs	r2, #175	; 0xaf
 8002020:	701a      	strb	r2, [r3, #0]
    break;
 8002022:	e00b      	b.n	800203c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8002024:	4b57      	ldr	r3, [pc, #348]	; (8002184 <cs43l22_Init+0x1c4>)
 8002026:	22aa      	movs	r2, #170	; 0xaa
 8002028:	701a      	strb	r2, [r3, #0]
    break;
 800202a:	e007      	b.n	800203c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 800202c:	4b55      	ldr	r3, [pc, #340]	; (8002184 <cs43l22_Init+0x1c4>)
 800202e:	2205      	movs	r2, #5
 8002030:	701a      	strb	r2, [r3, #0]
    break;    
 8002032:	e003      	b.n	800203c <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8002034:	4b53      	ldr	r3, [pc, #332]	; (8002184 <cs43l22_Init+0x1c4>)
 8002036:	2205      	movs	r2, #5
 8002038:	701a      	strb	r2, [r3, #0]
    break;    
 800203a:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800203c:	89fb      	ldrh	r3, [r7, #14]
 800203e:	b2d8      	uxtb	r0, r3
 8002040:	4b50      	ldr	r3, [pc, #320]	; (8002184 <cs43l22_Init+0x1c4>)
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	461a      	mov	r2, r3
 8002048:	2104      	movs	r1, #4
 800204a:	f000 facf 	bl	80025ec <CODEC_IO_Write>
 800204e:	4603      	mov	r3, r0
 8002050:	461a      	mov	r2, r3
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	4413      	add	r3, r2
 8002056:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8002058:	89fb      	ldrh	r3, [r7, #14]
 800205a:	b2db      	uxtb	r3, r3
 800205c:	2281      	movs	r2, #129	; 0x81
 800205e:	2105      	movs	r1, #5
 8002060:	4618      	mov	r0, r3
 8002062:	f000 fac3 	bl	80025ec <CODEC_IO_Write>
 8002066:	4603      	mov	r3, r0
 8002068:	461a      	mov	r2, r3
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	4413      	add	r3, r2
 800206e:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8002070:	89fb      	ldrh	r3, [r7, #14]
 8002072:	b2db      	uxtb	r3, r3
 8002074:	2204      	movs	r2, #4
 8002076:	2106      	movs	r1, #6
 8002078:	4618      	mov	r0, r3
 800207a:	f000 fab7 	bl	80025ec <CODEC_IO_Write>
 800207e:	4603      	mov	r3, r0
 8002080:	461a      	mov	r2, r3
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	4413      	add	r3, r2
 8002086:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8002088:	7afa      	ldrb	r2, [r7, #11]
 800208a:	89fb      	ldrh	r3, [r7, #14]
 800208c:	4611      	mov	r1, r2
 800208e:	4618      	mov	r0, r3
 8002090:	f000 f964 	bl	800235c <cs43l22_SetVolume>
 8002094:	4602      	mov	r2, r0
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	4413      	add	r3, r2
 800209a:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 800209c:	89bb      	ldrh	r3, [r7, #12]
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d023      	beq.n	80020ea <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 80020a2:	89fb      	ldrh	r3, [r7, #14]
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2206      	movs	r2, #6
 80020a8:	210f      	movs	r1, #15
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 fa9e 	bl	80025ec <CODEC_IO_Write>
 80020b0:	4603      	mov	r3, r0
 80020b2:	461a      	mov	r2, r3
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	4413      	add	r3, r2
 80020b8:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80020ba:	89fb      	ldrh	r3, [r7, #14]
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2200      	movs	r2, #0
 80020c0:	2124      	movs	r1, #36	; 0x24
 80020c2:	4618      	mov	r0, r3
 80020c4:	f000 fa92 	bl	80025ec <CODEC_IO_Write>
 80020c8:	4603      	mov	r3, r0
 80020ca:	461a      	mov	r2, r3
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	4413      	add	r3, r2
 80020d0:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80020d2:	89fb      	ldrh	r3, [r7, #14]
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2200      	movs	r2, #0
 80020d8:	2125      	movs	r1, #37	; 0x25
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 fa86 	bl	80025ec <CODEC_IO_Write>
 80020e0:	4603      	mov	r3, r0
 80020e2:	461a      	mov	r2, r3
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	4413      	add	r3, r2
 80020e8:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80020ea:	89fb      	ldrh	r3, [r7, #14]
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	2200      	movs	r2, #0
 80020f0:	210a      	movs	r1, #10
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 fa7a 	bl	80025ec <CODEC_IO_Write>
 80020f8:	4603      	mov	r3, r0
 80020fa:	461a      	mov	r2, r3
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	4413      	add	r3, r2
 8002100:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8002102:	89fb      	ldrh	r3, [r7, #14]
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2204      	movs	r2, #4
 8002108:	210e      	movs	r1, #14
 800210a:	4618      	mov	r0, r3
 800210c:	f000 fa6e 	bl	80025ec <CODEC_IO_Write>
 8002110:	4603      	mov	r3, r0
 8002112:	461a      	mov	r2, r3
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	4413      	add	r3, r2
 8002118:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 800211a:	89fb      	ldrh	r3, [r7, #14]
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2200      	movs	r2, #0
 8002120:	2127      	movs	r1, #39	; 0x27
 8002122:	4618      	mov	r0, r3
 8002124:	f000 fa62 	bl	80025ec <CODEC_IO_Write>
 8002128:	4603      	mov	r3, r0
 800212a:	461a      	mov	r2, r3
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	4413      	add	r3, r2
 8002130:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8002132:	89fb      	ldrh	r3, [r7, #14]
 8002134:	b2db      	uxtb	r3, r3
 8002136:	220f      	movs	r2, #15
 8002138:	211f      	movs	r1, #31
 800213a:	4618      	mov	r0, r3
 800213c:	f000 fa56 	bl	80025ec <CODEC_IO_Write>
 8002140:	4603      	mov	r3, r0
 8002142:	461a      	mov	r2, r3
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	4413      	add	r3, r2
 8002148:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 800214a:	89fb      	ldrh	r3, [r7, #14]
 800214c:	b2db      	uxtb	r3, r3
 800214e:	220a      	movs	r2, #10
 8002150:	211a      	movs	r1, #26
 8002152:	4618      	mov	r0, r3
 8002154:	f000 fa4a 	bl	80025ec <CODEC_IO_Write>
 8002158:	4603      	mov	r3, r0
 800215a:	461a      	mov	r2, r3
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	4413      	add	r3, r2
 8002160:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8002162:	89fb      	ldrh	r3, [r7, #14]
 8002164:	b2db      	uxtb	r3, r3
 8002166:	220a      	movs	r2, #10
 8002168:	211b      	movs	r1, #27
 800216a:	4618      	mov	r0, r3
 800216c:	f000 fa3e 	bl	80025ec <CODEC_IO_Write>
 8002170:	4603      	mov	r3, r0
 8002172:	461a      	mov	r2, r3
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	4413      	add	r3, r2
 8002178:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800217a:	697b      	ldr	r3, [r7, #20]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	200000fd 	.word	0x200000fd

08002188 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800218c:	f000 fbf2 	bl	8002974 <AUDIO_IO_DeInit>
}
 8002190:	bf00      	nop
 8002192:	bd80      	pop	{r7, pc}

08002194 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800219e:	f000 fbb3 	bl	8002908 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80021a2:	88fb      	ldrh	r3, [r7, #6]
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2101      	movs	r1, #1
 80021a8:	4618      	mov	r0, r3
 80021aa:	f000 fc3b 	bl	8002a24 <AUDIO_IO_Read>
 80021ae:	4603      	mov	r3, r0
 80021b0:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
 80021b4:	f023 0307 	bic.w	r3, r3, #7
 80021b8:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	6039      	str	r1, [r7, #0]
 80021ce:	80fb      	strh	r3, [r7, #6]
 80021d0:	4613      	mov	r3, r2
 80021d2:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80021d8:	4b16      	ldr	r3, [pc, #88]	; (8002234 <cs43l22_Play+0x70>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d123      	bne.n	8002228 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80021e0:	88fb      	ldrh	r3, [r7, #6]
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	2206      	movs	r2, #6
 80021e6:	210e      	movs	r1, #14
 80021e8:	4618      	mov	r0, r3
 80021ea:	f000 f9ff 	bl	80025ec <CODEC_IO_Write>
 80021ee:	4603      	mov	r3, r0
 80021f0:	461a      	mov	r2, r3
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	4413      	add	r3, r2
 80021f6:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80021f8:	88fb      	ldrh	r3, [r7, #6]
 80021fa:	2100      	movs	r1, #0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 f919 	bl	8002434 <cs43l22_SetMute>
 8002202:	4602      	mov	r2, r0
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4413      	add	r3, r2
 8002208:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800220a:	88fb      	ldrh	r3, [r7, #6]
 800220c:	b2db      	uxtb	r3, r3
 800220e:	229e      	movs	r2, #158	; 0x9e
 8002210:	2102      	movs	r1, #2
 8002212:	4618      	mov	r0, r3
 8002214:	f000 f9ea 	bl	80025ec <CODEC_IO_Write>
 8002218:	4603      	mov	r3, r0
 800221a:	461a      	mov	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8002222:	4b04      	ldr	r3, [pc, #16]	; (8002234 <cs43l22_Play+0x70>)
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8002228:	68fb      	ldr	r3, [r7, #12]
}
 800222a:	4618      	mov	r0, r3
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20000034 	.word	0x20000034

08002238 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	4603      	mov	r3, r0
 8002240:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002246:	88fb      	ldrh	r3, [r7, #6]
 8002248:	2101      	movs	r1, #1
 800224a:	4618      	mov	r0, r3
 800224c:	f000 f8f2 	bl	8002434 <cs43l22_SetMute>
 8002250:	4602      	mov	r2, r0
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	4413      	add	r3, r2
 8002256:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	b2db      	uxtb	r3, r3
 800225c:	2201      	movs	r2, #1
 800225e:	2102      	movs	r1, #2
 8002260:	4618      	mov	r0, r3
 8002262:	f000 f9c3 	bl	80025ec <CODEC_IO_Write>
 8002266:	4603      	mov	r3, r0
 8002268:	461a      	mov	r2, r3
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	4413      	add	r3, r2
 800226e:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8002270:	68fb      	ldr	r3, [r7, #12]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
	...

0800227c <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800228a:	2300      	movs	r3, #0
 800228c:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800228e:	88fb      	ldrh	r3, [r7, #6]
 8002290:	2100      	movs	r1, #0
 8002292:	4618      	mov	r0, r3
 8002294:	f000 f8ce 	bl	8002434 <cs43l22_SetMute>
 8002298:	4602      	mov	r2, r0
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	4413      	add	r3, r2
 800229e:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80022a0:	2300      	movs	r3, #0
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	e002      	b.n	80022ac <cs43l22_Resume+0x30>
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	3301      	adds	r3, #1
 80022aa:	60bb      	str	r3, [r7, #8]
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	2bfe      	cmp	r3, #254	; 0xfe
 80022b0:	d9f9      	bls.n	80022a6 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	b2d8      	uxtb	r0, r3
 80022b6:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <cs43l22_Resume+0x74>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	461a      	mov	r2, r3
 80022be:	2104      	movs	r1, #4
 80022c0:	f000 f994 	bl	80025ec <CODEC_IO_Write>
 80022c4:	4603      	mov	r3, r0
 80022c6:	461a      	mov	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	4413      	add	r3, r2
 80022cc:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80022ce:	88fb      	ldrh	r3, [r7, #6]
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	229e      	movs	r2, #158	; 0x9e
 80022d4:	2102      	movs	r1, #2
 80022d6:	4618      	mov	r0, r3
 80022d8:	f000 f988 	bl	80025ec <CODEC_IO_Write>
 80022dc:	4603      	mov	r3, r0
 80022de:	461a      	mov	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4413      	add	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80022e6:	68fb      	ldr	r3, [r7, #12]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	200000fd 	.word	0x200000fd

080022f4 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	6039      	str	r1, [r7, #0]
 80022fe:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002300:	2300      	movs	r3, #0
 8002302:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002304:	88fb      	ldrh	r3, [r7, #6]
 8002306:	2101      	movs	r1, #1
 8002308:	4618      	mov	r0, r3
 800230a:	f000 f893 	bl	8002434 <cs43l22_SetMute>
 800230e:	4602      	mov	r2, r0
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	4413      	add	r3, r2
 8002314:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8002316:	88fb      	ldrh	r3, [r7, #6]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2204      	movs	r2, #4
 800231c:	210e      	movs	r1, #14
 800231e:	4618      	mov	r0, r3
 8002320:	f000 f964 	bl	80025ec <CODEC_IO_Write>
 8002324:	4603      	mov	r3, r0
 8002326:	461a      	mov	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	4413      	add	r3, r2
 800232c:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 800232e:	88fb      	ldrh	r3, [r7, #6]
 8002330:	b2db      	uxtb	r3, r3
 8002332:	229f      	movs	r2, #159	; 0x9f
 8002334:	2102      	movs	r1, #2
 8002336:	4618      	mov	r0, r3
 8002338:	f000 f958 	bl	80025ec <CODEC_IO_Write>
 800233c:	4603      	mov	r3, r0
 800233e:	461a      	mov	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	4413      	add	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8002346:	4b04      	ldr	r3, [pc, #16]	; (8002358 <cs43l22_Stop+0x64>)
 8002348:	2201      	movs	r2, #1
 800234a:	701a      	strb	r2, [r3, #0]
  return counter;    
 800234c:	68fb      	ldr	r3, [r7, #12]
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000034 	.word	0x20000034

0800235c <cs43l22_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	460a      	mov	r2, r1
 8002366:	80fb      	strh	r3, [r7, #6]
 8002368:	4613      	mov	r3, r2
 800236a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800236c:	2300      	movs	r3, #0
 800236e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8002370:	797b      	ldrb	r3, [r7, #5]
 8002372:	2b64      	cmp	r3, #100	; 0x64
 8002374:	d80b      	bhi.n	800238e <cs43l22_SetVolume+0x32>
 8002376:	797a      	ldrb	r2, [r7, #5]
 8002378:	4613      	mov	r3, r2
 800237a:	021b      	lsls	r3, r3, #8
 800237c:	1a9b      	subs	r3, r3, r2
 800237e:	4a25      	ldr	r2, [pc, #148]	; (8002414 <cs43l22_SetVolume+0xb8>)
 8002380:	fb82 1203 	smull	r1, r2, r2, r3
 8002384:	1152      	asrs	r2, r2, #5
 8002386:	17db      	asrs	r3, r3, #31
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	b2db      	uxtb	r3, r3
 800238c:	e000      	b.n	8002390 <cs43l22_SetVolume+0x34>
 800238e:	2364      	movs	r3, #100	; 0x64
 8002390:	72fb      	strb	r3, [r7, #11]

  if(Volume > 0xE6)
 8002392:	797b      	ldrb	r3, [r7, #5]
 8002394:	2be6      	cmp	r3, #230	; 0xe6
 8002396:	d91c      	bls.n	80023d2 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8002398:	88fb      	ldrh	r3, [r7, #6]
 800239a:	b2d8      	uxtb	r0, r3
 800239c:	7afb      	ldrb	r3, [r7, #11]
 800239e:	3319      	adds	r3, #25
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	461a      	mov	r2, r3
 80023a4:	2120      	movs	r1, #32
 80023a6:	f000 f921 	bl	80025ec <CODEC_IO_Write>
 80023aa:	4603      	mov	r3, r0
 80023ac:	461a      	mov	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	4413      	add	r3, r2
 80023b2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80023b4:	88fb      	ldrh	r3, [r7, #6]
 80023b6:	b2d8      	uxtb	r0, r3
 80023b8:	7afb      	ldrb	r3, [r7, #11]
 80023ba:	3319      	adds	r3, #25
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	461a      	mov	r2, r3
 80023c0:	2121      	movs	r1, #33	; 0x21
 80023c2:	f000 f913 	bl	80025ec <CODEC_IO_Write>
 80023c6:	4603      	mov	r3, r0
 80023c8:	461a      	mov	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	4413      	add	r3, r2
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	e01b      	b.n	800240a <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80023d2:	88fb      	ldrh	r3, [r7, #6]
 80023d4:	b2d8      	uxtb	r0, r3
 80023d6:	7afb      	ldrb	r3, [r7, #11]
 80023d8:	3319      	adds	r3, #25
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	461a      	mov	r2, r3
 80023de:	2120      	movs	r1, #32
 80023e0:	f000 f904 	bl	80025ec <CODEC_IO_Write>
 80023e4:	4603      	mov	r3, r0
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4413      	add	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80023ee:	88fb      	ldrh	r3, [r7, #6]
 80023f0:	b2d8      	uxtb	r0, r3
 80023f2:	7afb      	ldrb	r3, [r7, #11]
 80023f4:	3319      	adds	r3, #25
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	461a      	mov	r2, r3
 80023fa:	2121      	movs	r1, #33	; 0x21
 80023fc:	f000 f8f6 	bl	80025ec <CODEC_IO_Write>
 8002400:	4603      	mov	r3, r0
 8002402:	461a      	mov	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4413      	add	r3, r2
 8002408:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800240a:	68fb      	ldr	r3, [r7, #12]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	51eb851f 	.word	0x51eb851f

08002418 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	6039      	str	r1, [r7, #0]
 8002422:	80fb      	strh	r3, [r7, #6]
  return 0;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
	...

08002434 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	6039      	str	r1, [r7, #0]
 800243e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d124      	bne.n	8002494 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 800244a:	88fb      	ldrh	r3, [r7, #6]
 800244c:	b2db      	uxtb	r3, r3
 800244e:	22ff      	movs	r2, #255	; 0xff
 8002450:	2104      	movs	r1, #4
 8002452:	4618      	mov	r0, r3
 8002454:	f000 f8ca 	bl	80025ec <CODEC_IO_Write>
 8002458:	4603      	mov	r3, r0
 800245a:	461a      	mov	r2, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	4413      	add	r3, r2
 8002460:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8002462:	88fb      	ldrh	r3, [r7, #6]
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2201      	movs	r2, #1
 8002468:	2122      	movs	r1, #34	; 0x22
 800246a:	4618      	mov	r0, r3
 800246c:	f000 f8be 	bl	80025ec <CODEC_IO_Write>
 8002470:	4603      	mov	r3, r0
 8002472:	461a      	mov	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	4413      	add	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800247a:	88fb      	ldrh	r3, [r7, #6]
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2201      	movs	r2, #1
 8002480:	2123      	movs	r1, #35	; 0x23
 8002482:	4618      	mov	r0, r3
 8002484:	f000 f8b2 	bl	80025ec <CODEC_IO_Write>
 8002488:	4603      	mov	r3, r0
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4413      	add	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	e025      	b.n	80024e0 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8002494:	88fb      	ldrh	r3, [r7, #6]
 8002496:	b2db      	uxtb	r3, r3
 8002498:	2200      	movs	r2, #0
 800249a:	2122      	movs	r1, #34	; 0x22
 800249c:	4618      	mov	r0, r3
 800249e:	f000 f8a5 	bl	80025ec <CODEC_IO_Write>
 80024a2:	4603      	mov	r3, r0
 80024a4:	461a      	mov	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	4413      	add	r3, r2
 80024aa:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80024ac:	88fb      	ldrh	r3, [r7, #6]
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	2200      	movs	r2, #0
 80024b2:	2123      	movs	r1, #35	; 0x23
 80024b4:	4618      	mov	r0, r3
 80024b6:	f000 f899 	bl	80025ec <CODEC_IO_Write>
 80024ba:	4603      	mov	r3, r0
 80024bc:	461a      	mov	r2, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	4413      	add	r3, r2
 80024c2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80024c4:	88fb      	ldrh	r3, [r7, #6]
 80024c6:	b2d8      	uxtb	r0, r3
 80024c8:	4b08      	ldr	r3, [pc, #32]	; (80024ec <cs43l22_SetMute+0xb8>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	461a      	mov	r2, r3
 80024d0:	2104      	movs	r1, #4
 80024d2:	f000 f88b 	bl	80025ec <CODEC_IO_Write>
 80024d6:	4603      	mov	r3, r0
 80024d8:	461a      	mov	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	4413      	add	r3, r2
 80024de:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80024e0:	68fb      	ldr	r3, [r7, #12]
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	200000fd 	.word	0x200000fd

080024f0 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	4603      	mov	r3, r0
 80024f8:	460a      	mov	r2, r1
 80024fa:	80fb      	strh	r3, [r7, #6]
 80024fc:	4613      	mov	r3, r2
 80024fe:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8002500:	2300      	movs	r3, #0
 8002502:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8002504:	797b      	ldrb	r3, [r7, #5]
 8002506:	3b01      	subs	r3, #1
 8002508:	2b03      	cmp	r3, #3
 800250a:	d84b      	bhi.n	80025a4 <cs43l22_SetOutputMode+0xb4>
 800250c:	a201      	add	r2, pc, #4	; (adr r2, 8002514 <cs43l22_SetOutputMode+0x24>)
 800250e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002512:	bf00      	nop
 8002514:	08002525 	.word	0x08002525
 8002518:	08002545 	.word	0x08002545
 800251c:	08002565 	.word	0x08002565
 8002520:	08002585 	.word	0x08002585
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8002524:	88fb      	ldrh	r3, [r7, #6]
 8002526:	b2db      	uxtb	r3, r3
 8002528:	22fa      	movs	r2, #250	; 0xfa
 800252a:	2104      	movs	r1, #4
 800252c:	4618      	mov	r0, r3
 800252e:	f000 f85d 	bl	80025ec <CODEC_IO_Write>
 8002532:	4603      	mov	r3, r0
 8002534:	461a      	mov	r2, r3
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4413      	add	r3, r2
 800253a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 800253c:	4b24      	ldr	r3, [pc, #144]	; (80025d0 <cs43l22_SetOutputMode+0xe0>)
 800253e:	22fa      	movs	r2, #250	; 0xfa
 8002540:	701a      	strb	r2, [r3, #0]
      break;
 8002542:	e03f      	b.n	80025c4 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8002544:	88fb      	ldrh	r3, [r7, #6]
 8002546:	b2db      	uxtb	r3, r3
 8002548:	22af      	movs	r2, #175	; 0xaf
 800254a:	2104      	movs	r1, #4
 800254c:	4618      	mov	r0, r3
 800254e:	f000 f84d 	bl	80025ec <CODEC_IO_Write>
 8002552:	4603      	mov	r3, r0
 8002554:	461a      	mov	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	4413      	add	r3, r2
 800255a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 800255c:	4b1c      	ldr	r3, [pc, #112]	; (80025d0 <cs43l22_SetOutputMode+0xe0>)
 800255e:	22af      	movs	r2, #175	; 0xaf
 8002560:	701a      	strb	r2, [r3, #0]
      break;
 8002562:	e02f      	b.n	80025c4 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8002564:	88fb      	ldrh	r3, [r7, #6]
 8002566:	b2db      	uxtb	r3, r3
 8002568:	22aa      	movs	r2, #170	; 0xaa
 800256a:	2104      	movs	r1, #4
 800256c:	4618      	mov	r0, r3
 800256e:	f000 f83d 	bl	80025ec <CODEC_IO_Write>
 8002572:	4603      	mov	r3, r0
 8002574:	461a      	mov	r2, r3
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4413      	add	r3, r2
 800257a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 800257c:	4b14      	ldr	r3, [pc, #80]	; (80025d0 <cs43l22_SetOutputMode+0xe0>)
 800257e:	22aa      	movs	r2, #170	; 0xaa
 8002580:	701a      	strb	r2, [r3, #0]
      break;
 8002582:	e01f      	b.n	80025c4 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8002584:	88fb      	ldrh	r3, [r7, #6]
 8002586:	b2db      	uxtb	r3, r3
 8002588:	2205      	movs	r2, #5
 800258a:	2104      	movs	r1, #4
 800258c:	4618      	mov	r0, r3
 800258e:	f000 f82d 	bl	80025ec <CODEC_IO_Write>
 8002592:	4603      	mov	r3, r0
 8002594:	461a      	mov	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	4413      	add	r3, r2
 800259a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800259c:	4b0c      	ldr	r3, [pc, #48]	; (80025d0 <cs43l22_SetOutputMode+0xe0>)
 800259e:	2205      	movs	r2, #5
 80025a0:	701a      	strb	r2, [r3, #0]
      break;    
 80025a2:	e00f      	b.n	80025c4 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80025a4:	88fb      	ldrh	r3, [r7, #6]
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	2205      	movs	r2, #5
 80025aa:	2104      	movs	r1, #4
 80025ac:	4618      	mov	r0, r3
 80025ae:	f000 f81d 	bl	80025ec <CODEC_IO_Write>
 80025b2:	4603      	mov	r3, r0
 80025b4:	461a      	mov	r2, r3
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	4413      	add	r3, r2
 80025ba:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80025bc:	4b04      	ldr	r3, [pc, #16]	; (80025d0 <cs43l22_SetOutputMode+0xe0>)
 80025be:	2205      	movs	r2, #5
 80025c0:	701a      	strb	r2, [r3, #0]
      break;
 80025c2:	bf00      	nop
  }  
  return counter;
 80025c4:	68fb      	ldr	r3, [r7, #12]
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	200000fd 	.word	0x200000fd

080025d4 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	80fb      	strh	r3, [r7, #6]
  return 0;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	71fb      	strb	r3, [r7, #7]
 80025f6:	460b      	mov	r3, r1
 80025f8:	71bb      	strb	r3, [r7, #6]
 80025fa:	4613      	mov	r3, r2
 80025fc:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80025fe:	2300      	movs	r3, #0
 8002600:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8002602:	797a      	ldrb	r2, [r7, #5]
 8002604:	79b9      	ldrb	r1, [r7, #6]
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	4618      	mov	r0, r3
 800260a:	f000 f9f3 	bl	80029f4 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	b2db      	uxtb	r3, r3
}
 8002612:	4618      	mov	r0, r3
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
	...

0800261c <I2C1_Init>:
/**
  * @brief Discovery I2C1 Bus initialization
  * @retval None
  */
static void I2C1_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) == HAL_I2C_STATE_RESET)
 8002620:	4812      	ldr	r0, [pc, #72]	; (800266c <I2C1_Init+0x50>)
 8002622:	f004 fdeb 	bl	80071fc <HAL_I2C_GetState>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d11d      	bne.n	8002668 <I2C1_Init+0x4c>
  {
    I2c1Handle.Instance              = DISCOVERY_I2C1;
 800262c:	4b0f      	ldr	r3, [pc, #60]	; (800266c <I2C1_Init+0x50>)
 800262e:	4a10      	ldr	r2, [pc, #64]	; (8002670 <I2C1_Init+0x54>)
 8002630:	601a      	str	r2, [r3, #0]
    I2c1Handle.Init.Timing           = DISCOVERY_I2C1_TIMING;
 8002632:	4b0e      	ldr	r3, [pc, #56]	; (800266c <I2C1_Init+0x50>)
 8002634:	4a0f      	ldr	r2, [pc, #60]	; (8002674 <I2C1_Init+0x58>)
 8002636:	605a      	str	r2, [r3, #4]
    I2c1Handle.Init.OwnAddress1      = 0;
 8002638:	4b0c      	ldr	r3, [pc, #48]	; (800266c <I2C1_Init+0x50>)
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
    I2c1Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800263e:	4b0b      	ldr	r3, [pc, #44]	; (800266c <I2C1_Init+0x50>)
 8002640:	2201      	movs	r2, #1
 8002642:	60da      	str	r2, [r3, #12]
    I2c1Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002644:	4b09      	ldr	r3, [pc, #36]	; (800266c <I2C1_Init+0x50>)
 8002646:	2200      	movs	r2, #0
 8002648:	611a      	str	r2, [r3, #16]
    I2c1Handle.Init.OwnAddress2      = 0;
 800264a:	4b08      	ldr	r3, [pc, #32]	; (800266c <I2C1_Init+0x50>)
 800264c:	2200      	movs	r2, #0
 800264e:	615a      	str	r2, [r3, #20]
    I2c1Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002650:	4b06      	ldr	r3, [pc, #24]	; (800266c <I2C1_Init+0x50>)
 8002652:	2200      	movs	r2, #0
 8002654:	61da      	str	r2, [r3, #28]
    I2c1Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002656:	4b05      	ldr	r3, [pc, #20]	; (800266c <I2C1_Init+0x50>)
 8002658:	2200      	movs	r2, #0
 800265a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C1_MspInit(&I2c1Handle);
 800265c:	4803      	ldr	r0, [pc, #12]	; (800266c <I2C1_Init+0x50>)
 800265e:	f000 f80b 	bl	8002678 <I2C1_MspInit>
    HAL_I2C_Init(&I2c1Handle);
 8002662:	4802      	ldr	r0, [pc, #8]	; (800266c <I2C1_Init+0x50>)
 8002664:	f004 fac1 	bl	8006bea <HAL_I2C_Init>
  }
}
 8002668:	bf00      	nop
 800266a:	bd80      	pop	{r7, pc}
 800266c:	20000100 	.word	0x20000100
 8002670:	40005400 	.word	0x40005400
 8002674:	90112626 	.word	0x90112626

08002678 <I2C1_MspInit>:
  * @brief Discovery I2C1 MSP Initialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b0ae      	sub	sp, #184	; 0xb8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  /* IOSV bit MUST be set to access GPIO port G[2:15] */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002680:	4a3a      	ldr	r2, [pc, #232]	; (800276c <I2C1_MspInit+0xf4>)
 8002682:	4b3a      	ldr	r3, [pc, #232]	; (800276c <I2C1_MspInit+0xf4>)
 8002684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800268a:	6593      	str	r3, [r2, #88]	; 0x58
 800268c:	4b37      	ldr	r3, [pc, #220]	; (800276c <I2C1_MspInit+0xf4>)
 800268e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002694:	61bb      	str	r3, [r7, #24]
 8002696:	69bb      	ldr	r3, [r7, #24]
  HAL_PWREx_EnableVddIO2();
 8002698:	f005 fac4 	bl	8007c24 <HAL_PWREx_EnableVddIO2>

  if (hi2c->Instance == DISCOVERY_I2C1)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a33      	ldr	r2, [pc, #204]	; (8002770 <I2C1_MspInit+0xf8>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d15e      	bne.n	8002764 <I2C1_MspInit+0xec>
  {
    /*##-1- Configure the Discovery I2C clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80026a6:	2340      	movs	r3, #64	; 0x40
 80026a8:	61fb      	str	r3, [r7, #28]
    RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 80026aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026ae:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 80026b0:	f107 031c 	add.w	r3, r7, #28
 80026b4:	4618      	mov	r0, r3
 80026b6:	f006 fff5 	bl	80096a4 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 80026ba:	4a2c      	ldr	r2, [pc, #176]	; (800276c <I2C1_MspInit+0xf4>)
 80026bc:	4b2b      	ldr	r3, [pc, #172]	; (800276c <I2C1_MspInit+0xf4>)
 80026be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026c6:	4b29      	ldr	r3, [pc, #164]	; (800276c <I2C1_MspInit+0xf4>)
 80026c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 80026d2:	4a26      	ldr	r2, [pc, #152]	; (800276c <I2C1_MspInit+0xf4>)
 80026d4:	4b25      	ldr	r3, [pc, #148]	; (800276c <I2C1_MspInit+0xf4>)
 80026d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d8:	f043 0302 	orr.w	r3, r3, #2
 80026dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026de:	4b23      	ldr	r3, [pc, #140]	; (800276c <I2C1_MspInit+0xf4>)
 80026e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	613b      	str	r3, [r7, #16]
 80026e8:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN;
 80026ea:	23c0      	movs	r3, #192	; 0xc0
 80026ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 80026f0:	2312      	movs	r3, #18
 80026f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = GPIO_PULLUP;
 80026f6:	2301      	movs	r3, #1
 80026f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80026fc:	2303      	movs	r3, #3
 80026fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C1_SCL_SDA_AF;
 8002702:	2304      	movs	r3, #4
 8002704:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C1_SCL_GPIO_PORT, &GPIO_InitStructure);
 8002708:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800270c:	4619      	mov	r1, r3
 800270e:	4819      	ldr	r0, [pc, #100]	; (8002774 <I2C1_MspInit+0xfc>)
 8002710:	f002 fb90 	bl	8004e34 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C1 peripheral #######################################*/
    /* Enable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_ENABLE();
 8002714:	4a15      	ldr	r2, [pc, #84]	; (800276c <I2C1_MspInit+0xf4>)
 8002716:	4b15      	ldr	r3, [pc, #84]	; (800276c <I2C1_MspInit+0xf4>)
 8002718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800271a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800271e:	6593      	str	r3, [r2, #88]	; 0x58
 8002720:	4b12      	ldr	r3, [pc, #72]	; (800276c <I2C1_MspInit+0xf4>)
 8002722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002724:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 800272c:	4a0f      	ldr	r2, [pc, #60]	; (800276c <I2C1_MspInit+0xf4>)
 800272e:	4b0f      	ldr	r3, [pc, #60]	; (800276c <I2C1_MspInit+0xf4>)
 8002730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002732:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002736:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 8002738:	4a0c      	ldr	r2, [pc, #48]	; (800276c <I2C1_MspInit+0xf4>)
 800273a:	4b0c      	ldr	r3, [pc, #48]	; (800276c <I2C1_MspInit+0xf4>)
 800273c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800273e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002742:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_EV_IRQn, 0x00, 0);
 8002744:	2200      	movs	r2, #0
 8002746:	2100      	movs	r1, #0
 8002748:	201f      	movs	r0, #31
 800274a:	f001 fde8 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_EV_IRQn);
 800274e:	201f      	movs	r0, #31
 8002750:	f001 fe01 	bl	8004356 <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_ER_IRQn, 0x00, 0);
 8002754:	2200      	movs	r2, #0
 8002756:	2100      	movs	r1, #0
 8002758:	2020      	movs	r0, #32
 800275a:	f001 fde0 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_ER_IRQn);
 800275e:	2020      	movs	r0, #32
 8002760:	f001 fdf9 	bl	8004356 <HAL_NVIC_EnableIRQ>
  }
}
 8002764:	bf00      	nop
 8002766:	37b8      	adds	r7, #184	; 0xb8
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	40021000 	.word	0x40021000
 8002770:	40005400 	.word	0x40005400
 8002774:	48000400 	.word	0x48000400

08002778 <I2C1_DeInit>:
/**
  * @brief Discovery I2C1 Bus Deitialization
  * @retval None
  */
static void I2C1_DeInit(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) != HAL_I2C_STATE_RESET)
 800277c:	4806      	ldr	r0, [pc, #24]	; (8002798 <I2C1_DeInit+0x20>)
 800277e:	f004 fd3d 	bl	80071fc <HAL_I2C_GetState>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d005      	beq.n	8002794 <I2C1_DeInit+0x1c>
  {
    /* Deinit the I2C */
    HAL_I2C_DeInit(&I2c1Handle);
 8002788:	4803      	ldr	r0, [pc, #12]	; (8002798 <I2C1_DeInit+0x20>)
 800278a:	f004 fabc 	bl	8006d06 <HAL_I2C_DeInit>
    I2C1_MspDeInit(&I2c1Handle);
 800278e:	4802      	ldr	r0, [pc, #8]	; (8002798 <I2C1_DeInit+0x20>)
 8002790:	f000 f804 	bl	800279c <I2C1_MspDeInit>
  }
}
 8002794:	bf00      	nop
 8002796:	bd80      	pop	{r7, pc}
 8002798:	20000100 	.word	0x20000100

0800279c <I2C1_MspDeInit>:
  * @brief Discovery I2C1 MSP Deinitialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a24      	ldr	r2, [pc, #144]	; (800283c <I2C1_MspDeInit+0xa0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d141      	bne.n	8002832 <I2C1_MspDeInit+0x96>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 80027ae:	4a24      	ldr	r2, [pc, #144]	; (8002840 <I2C1_MspDeInit+0xa4>)
 80027b0:	4b23      	ldr	r3, [pc, #140]	; (8002840 <I2C1_MspDeInit+0xa4>)
 80027b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b4:	f043 0302 	orr.w	r3, r3, #2
 80027b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027ba:	4b21      	ldr	r3, [pc, #132]	; (8002840 <I2C1_MspDeInit+0xa4>)
 80027bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 80027c6:	4a1e      	ldr	r2, [pc, #120]	; (8002840 <I2C1_MspDeInit+0xa4>)
 80027c8:	4b1d      	ldr	r3, [pc, #116]	; (8002840 <I2C1_MspDeInit+0xa4>)
 80027ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027cc:	f043 0302 	orr.w	r3, r3, #2
 80027d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027d2:	4b1b      	ldr	r3, [pc, #108]	; (8002840 <I2C1_MspDeInit+0xa4>)
 80027d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	613b      	str	r3, [r7, #16]
 80027dc:	693b      	ldr	r3, [r7, #16]

    /* Deinit Rx/Tx pins */
    HAL_GPIO_DeInit(DISCOVERY_I2C1_SCL_GPIO_PORT, (DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN));
 80027de:	21c0      	movs	r1, #192	; 0xc0
 80027e0:	4818      	ldr	r0, [pc, #96]	; (8002844 <I2C1_MspDeInit+0xa8>)
 80027e2:	f002 fcd3 	bl	800518c <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C1 peripheral ############################*/
    /* Force & Release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 80027e6:	4a16      	ldr	r2, [pc, #88]	; (8002840 <I2C1_MspDeInit+0xa4>)
 80027e8:	4b15      	ldr	r3, [pc, #84]	; (8002840 <I2C1_MspDeInit+0xa4>)
 80027ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027f0:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 80027f2:	4a13      	ldr	r2, [pc, #76]	; (8002840 <I2C1_MspDeInit+0xa4>)
 80027f4:	4b12      	ldr	r3, [pc, #72]	; (8002840 <I2C1_MspDeInit+0xa4>)
 80027f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80027fc:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_DISABLE();
 80027fe:	4a10      	ldr	r2, [pc, #64]	; (8002840 <I2C1_MspDeInit+0xa4>)
 8002800:	4b0f      	ldr	r3, [pc, #60]	; (8002840 <I2C1_MspDeInit+0xa4>)
 8002802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002804:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002808:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C1 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_EV_IRQn);
 800280a:	201f      	movs	r0, #31
 800280c:	f001 fdb1 	bl	8004372 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8002810:	2020      	movs	r0, #32
 8002812:	f001 fdae 	bl	8004372 <HAL_NVIC_DisableIRQ>

    __HAL_RCC_PWR_CLK_ENABLE();
 8002816:	4a0a      	ldr	r2, [pc, #40]	; (8002840 <I2C1_MspDeInit+0xa4>)
 8002818:	4b09      	ldr	r3, [pc, #36]	; (8002840 <I2C1_MspDeInit+0xa4>)
 800281a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002820:	6593      	str	r3, [r2, #88]	; 0x58
 8002822:	4b07      	ldr	r3, [pc, #28]	; (8002840 <I2C1_MspDeInit+0xa4>)
 8002824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_DisableVddIO2();
 800282e:	f005 fa09 	bl	8007c44 <HAL_PWREx_DisableVddIO2>
  }
}
 8002832:	bf00      	nop
 8002834:	3718      	adds	r7, #24
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	40005400 	.word	0x40005400
 8002840:	40021000 	.word	0x40021000
 8002844:	48000400 	.word	0x48000400

08002848 <I2C1_WriteBuffer>:
  * @param  pBuffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval None
  */
static HAL_StatusTypeDef I2C1_WriteBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b08a      	sub	sp, #40	; 0x28
 800284c:	af04      	add	r7, sp, #16
 800284e:	607b      	str	r3, [r7, #4]
 8002850:	4603      	mov	r3, r0
 8002852:	81fb      	strh	r3, [r7, #14]
 8002854:	460b      	mov	r3, r1
 8002856:	81bb      	strh	r3, [r7, #12]
 8002858:	4613      	mov	r3, r2
 800285a:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 800285c:	2300      	movs	r3, #0
 800285e:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8002860:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <I2C1_WriteBuffer+0x4c>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	8978      	ldrh	r0, [r7, #10]
 8002866:	89ba      	ldrh	r2, [r7, #12]
 8002868:	89f9      	ldrh	r1, [r7, #14]
 800286a:	9302      	str	r3, [sp, #8]
 800286c:	8c3b      	ldrh	r3, [r7, #32]
 800286e:	9301      	str	r3, [sp, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	4603      	mov	r3, r0
 8002876:	4808      	ldr	r0, [pc, #32]	; (8002898 <I2C1_WriteBuffer+0x50>)
 8002878:	f004 fa74 	bl	8006d64 <HAL_I2C_Mem_Write>
 800287c:	4603      	mov	r3, r0
 800287e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <I2C1_WriteBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8002886:	f000 f833 	bl	80028f0 <I2C1_Error>
  }
  return status;
 800288a:	7dfb      	ldrb	r3, [r7, #23]
}
 800288c:	4618      	mov	r0, r3
 800288e:	3718      	adds	r7, #24
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	20000038 	.word	0x20000038
 8002898:	20000100 	.word	0x20000100

0800289c <I2C1_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C1_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	; 0x28
 80028a0:	af04      	add	r7, sp, #16
 80028a2:	607b      	str	r3, [r7, #4]
 80028a4:	4603      	mov	r3, r0
 80028a6:	81fb      	strh	r3, [r7, #14]
 80028a8:	460b      	mov	r3, r1
 80028aa:	81bb      	strh	r3, [r7, #12]
 80028ac:	4613      	mov	r3, r2
 80028ae:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 80028b0:	2300      	movs	r3, #0
 80028b2:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 80028b4:	4b0c      	ldr	r3, [pc, #48]	; (80028e8 <I2C1_ReadBuffer+0x4c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	8978      	ldrh	r0, [r7, #10]
 80028ba:	89ba      	ldrh	r2, [r7, #12]
 80028bc:	89f9      	ldrh	r1, [r7, #14]
 80028be:	9302      	str	r3, [sp, #8]
 80028c0:	8c3b      	ldrh	r3, [r7, #32]
 80028c2:	9301      	str	r3, [sp, #4]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	9300      	str	r3, [sp, #0]
 80028c8:	4603      	mov	r3, r0
 80028ca:	4808      	ldr	r0, [pc, #32]	; (80028ec <I2C1_ReadBuffer+0x50>)
 80028cc:	f004 fb70 	bl	8006fb0 <HAL_I2C_Mem_Read>
 80028d0:	4603      	mov	r3, r0
 80028d2:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 80028d4:	7dfb      	ldrb	r3, [r7, #23]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <I2C1_ReadBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 80028da:	f000 f809 	bl	80028f0 <I2C1_Error>
  }
  return status;
 80028de:	7dfb      	ldrb	r3, [r7, #23]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	20000038 	.word	0x20000038
 80028ec:	20000100 	.word	0x20000100

080028f0 <I2C1_Error>:
/**
  * @brief Discovery I2C1 error treatment function
  * @retval None
  */
static void I2C1_Error(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c1Handle);
 80028f4:	4803      	ldr	r0, [pc, #12]	; (8002904 <I2C1_Error+0x14>)
 80028f6:	f004 fa06 	bl	8006d06 <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C1_Init();
 80028fa:	f7ff fe8f 	bl	800261c <I2C1_Init>
}
 80028fe:	bf00      	nop
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	20000100 	.word	0x20000100

08002908 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 800290e:	4a17      	ldr	r2, [pc, #92]	; (800296c <AUDIO_IO_Init+0x64>)
 8002910:	4b16      	ldr	r3, [pc, #88]	; (800296c <AUDIO_IO_Init+0x64>)
 8002912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002914:	f043 0310 	orr.w	r3, r3, #16
 8002918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800291a:	4b14      	ldr	r3, [pc, #80]	; (800296c <AUDIO_IO_Init+0x64>)
 800291c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800291e:	f003 0310 	and.w	r3, r3, #16
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	683b      	ldr	r3, [r7, #0]

  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8002926:	2308      	movs	r3, #8
 8002928:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800292a:	2301      	movs	r3, #1
 800292c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800292e:	2302      	movs	r3, #2
 8002930:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8002932:	2300      	movs	r3, #0
 8002934:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8002936:	1d3b      	adds	r3, r7, #4
 8002938:	4619      	mov	r1, r3
 800293a:	480d      	ldr	r0, [pc, #52]	; (8002970 <AUDIO_IO_Init+0x68>)
 800293c:	f002 fa7a 	bl	8004e34 <HAL_GPIO_Init>

  /* I2C bus init */
  I2C1_Init();
 8002940:	f7ff fe6c 	bl	800261c <I2C1_Init>

  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8002944:	2200      	movs	r2, #0
 8002946:	2108      	movs	r1, #8
 8002948:	4809      	ldr	r0, [pc, #36]	; (8002970 <AUDIO_IO_Init+0x68>)
 800294a:	f002 fd2f 	bl	80053ac <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 800294e:	2005      	movs	r0, #5
 8002950:	f001 fbd8 	bl	8004104 <HAL_Delay>

  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8002954:	2201      	movs	r2, #1
 8002956:	2108      	movs	r1, #8
 8002958:	4805      	ldr	r0, [pc, #20]	; (8002970 <AUDIO_IO_Init+0x68>)
 800295a:	f002 fd27 	bl	80053ac <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 800295e:	2005      	movs	r0, #5
 8002960:	f001 fbd0 	bl	8004104 <HAL_Delay>
}
 8002964:	bf00      	nop
 8002966:	3718      	adds	r7, #24
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40021000 	.word	0x40021000
 8002970:	48001000 	.word	0x48001000

08002974 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)                       /* TO DO */
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0

  /***********************************************************************/
  /* In case of battery-supplied powered, there is no audio codec-based
     features available. Set audio codec I/O default setting */
  /***********************************************************************/
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800297a:	4a1c      	ldr	r2, [pc, #112]	; (80029ec <AUDIO_IO_DeInit+0x78>)
 800297c:	4b1b      	ldr	r3, [pc, #108]	; (80029ec <AUDIO_IO_DeInit+0x78>)
 800297e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002980:	f043 0310 	orr.w	r3, r3, #16
 8002984:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002986:	4b19      	ldr	r3, [pc, #100]	; (80029ec <AUDIO_IO_DeInit+0x78>)
 8002988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298a:	f003 0310 	and.w	r3, r3, #16
 800298e:	603b      	str	r3, [r7, #0]
 8002990:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP  ;
 8002992:	2301      	movs	r3, #1
 8002994:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pin       = (GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6);
 8002996:	237c      	movs	r3, #124	; 0x7c
 8002998:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 800299a:	2302      	movs	r3, #2
 800299c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800299e:	2303      	movs	r3, #3
 80029a0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	4619      	mov	r1, r3
 80029a6:	4812      	ldr	r0, [pc, #72]	; (80029f0 <AUDIO_IO_DeInit+0x7c>)
 80029a8:	f002 fa44 	bl	8004e34 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 80029ac:	2200      	movs	r2, #0
 80029ae:	2104      	movs	r1, #4
 80029b0:	480f      	ldr	r0, [pc, #60]	; (80029f0 <AUDIO_IO_DeInit+0x7c>)
 80029b2:	f002 fcfb 	bl	80053ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80029b6:	2200      	movs	r2, #0
 80029b8:	2108      	movs	r1, #8
 80029ba:	480d      	ldr	r0, [pc, #52]	; (80029f0 <AUDIO_IO_DeInit+0x7c>)
 80029bc:	f002 fcf6 	bl	80053ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 80029c0:	2200      	movs	r2, #0
 80029c2:	2110      	movs	r1, #16
 80029c4:	480a      	ldr	r0, [pc, #40]	; (80029f0 <AUDIO_IO_DeInit+0x7c>)
 80029c6:	f002 fcf1 	bl	80053ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 80029ca:	2200      	movs	r2, #0
 80029cc:	2120      	movs	r1, #32
 80029ce:	4808      	ldr	r0, [pc, #32]	; (80029f0 <AUDIO_IO_DeInit+0x7c>)
 80029d0:	f002 fcec 	bl	80053ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 80029d4:	2200      	movs	r2, #0
 80029d6:	2140      	movs	r1, #64	; 0x40
 80029d8:	4805      	ldr	r0, [pc, #20]	; (80029f0 <AUDIO_IO_DeInit+0x7c>)
 80029da:	f002 fce7 	bl	80053ac <HAL_GPIO_WritePin>

  /* I2C bus Deinit */
  I2C1_DeInit();
 80029de:	f7ff fecb 	bl	8002778 <I2C1_DeInit>
}
 80029e2:	bf00      	nop
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000
 80029f0:	48001000 	.word	0x48001000

080029f4 <AUDIO_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af02      	add	r7, sp, #8
 80029fa:	4603      	mov	r3, r0
 80029fc:	71fb      	strb	r3, [r7, #7]
 80029fe:	460b      	mov	r3, r1
 8002a00:	71bb      	strb	r3, [r7, #6]
 8002a02:	4613      	mov	r3, r2
 8002a04:	717b      	strb	r3, [r7, #5]
  I2C1_WriteBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1);
 8002a06:	79fb      	ldrb	r3, [r7, #7]
 8002a08:	b298      	uxth	r0, r3
 8002a0a:	79bb      	ldrb	r3, [r7, #6]
 8002a0c:	b299      	uxth	r1, r3
 8002a0e:	1d7a      	adds	r2, r7, #5
 8002a10:	2301      	movs	r3, #1
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	4613      	mov	r3, r2
 8002a16:	2201      	movs	r2, #1
 8002a18:	f7ff ff16 	bl	8002848 <I2C1_WriteBuffer>
}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af02      	add	r7, sp, #8
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	460a      	mov	r2, r1
 8002a2e:	71fb      	strb	r3, [r7, #7]
 8002a30:	4613      	mov	r3, r2
 8002a32:	71bb      	strb	r3, [r7, #6]
  uint8_t Read_Value = 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	73fb      	strb	r3, [r7, #15]

  I2C1_ReadBuffer((uint16_t) Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Read_Value, 1);
 8002a38:	79fb      	ldrb	r3, [r7, #7]
 8002a3a:	b298      	uxth	r0, r3
 8002a3c:	79bb      	ldrb	r3, [r7, #6]
 8002a3e:	b299      	uxth	r1, r3
 8002a40:	f107 020f 	add.w	r2, r7, #15
 8002a44:	2301      	movs	r3, #1
 8002a46:	9300      	str	r3, [sp, #0]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f7ff ff26 	bl	800289c <I2C1_ReadBuffer>

  return Read_Value;
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3710      	adds	r7, #16
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
	...

08002a5c <BSP_AUDIO_OUT_Init>:
  *         the SAI PLL input clock runs at 8 MHz.
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice,
                           uint8_t Volume,
                           uint32_t AudioFreq)
{
 8002a5c:	b590      	push	{r4, r7, lr}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	603a      	str	r2, [r7, #0]
 8002a66:	80fb      	strh	r3, [r7, #6]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	717b      	strb	r3, [r7, #5]
  /* Initialize the audio output context */
  hAudioOut.AudioDrv           = &cs43l22_drv;
 8002a6c:	4b1e      	ldr	r3, [pc, #120]	; (8002ae8 <BSP_AUDIO_OUT_Init+0x8c>)
 8002a6e:	4a1f      	ldr	r2, [pc, #124]	; (8002aec <BSP_AUDIO_OUT_Init+0x90>)
 8002a70:	601a      	str	r2, [r3, #0]
  hAudioOut.CbError            = (Audio_CallbackTypeDef)NULL;
 8002a72:	4b1d      	ldr	r3, [pc, #116]	; (8002ae8 <BSP_AUDIO_OUT_Init+0x8c>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	605a      	str	r2, [r3, #4]
  hAudioOut.CbHalfTransfer     = (Audio_CallbackTypeDef)NULL;
 8002a78:	4b1b      	ldr	r3, [pc, #108]	; (8002ae8 <BSP_AUDIO_OUT_Init+0x8c>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	609a      	str	r2, [r3, #8]
  hAudioOut.CbTransferComplete = (Audio_CallbackTypeDef)NULL;
 8002a7e:	4b1a      	ldr	r3, [pc, #104]	; (8002ae8 <BSP_AUDIO_OUT_Init+0x8c>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	60da      	str	r2, [r3, #12]

  /* Configure the SAI PLL according to the requested audio frequency */
  if (AUDIO_SAIPLLConfig(AudioFreq) != AUDIO_OK)
 8002a84:	6838      	ldr	r0, [r7, #0]
 8002a86:	f000 fa35 	bl	8002ef4 <AUDIO_SAIPLLConfig>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <BSP_AUDIO_OUT_Init+0x38>
  {
    return AUDIO_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e024      	b.n	8002ade <BSP_AUDIO_OUT_Init+0x82>
  }

  /* SAI data transfer preparation: prepare the Media to be used for the audio
     transfer from memory to SAI peripheral. */
  if (AUDIO_SAIx_Init(AudioFreq) != AUDIO_OK)
 8002a94:	6838      	ldr	r0, [r7, #0]
 8002a96:	f000 f97b 	bl	8002d90 <AUDIO_SAIx_Init>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <BSP_AUDIO_OUT_Init+0x48>
  {
    return AUDIO_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e01c      	b.n	8002ade <BSP_AUDIO_OUT_Init+0x82>
  }

  /* Retieve audio codec identifier */
  if (cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS) != CS43L22_ID)
 8002aa4:	4b11      	ldr	r3, [pc, #68]	; (8002aec <BSP_AUDIO_OUT_Init+0x90>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2094      	movs	r0, #148	; 0x94
 8002aaa:	4798      	blx	r3
 8002aac:	4603      	mov	r3, r0
 8002aae:	2be0      	cmp	r3, #224	; 0xe0
 8002ab0:	d001      	beq.n	8002ab6 <BSP_AUDIO_OUT_Init+0x5a>
  {
    return AUDIO_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e013      	b.n	8002ade <BSP_AUDIO_OUT_Init+0x82>
  }

  /* Reset the audio codec Registers */
  AUDIO_CODEC_Reset();
 8002ab6:	f000 fa0d 	bl	8002ed4 <AUDIO_CODEC_Reset>

  /* Initialize the audio codec internal registers */
  if (hAudioOut.AudioDrv->Init(AUDIO_I2C_ADDRESS,
 8002aba:	4b0b      	ldr	r3, [pc, #44]	; (8002ae8 <BSP_AUDIO_OUT_Init+0x8c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681c      	ldr	r4, [r3, #0]
 8002ac0:	797a      	ldrb	r2, [r7, #5]
 8002ac2:	88f9      	ldrh	r1, [r7, #6]
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	2094      	movs	r0, #148	; 0x94
 8002ac8:	47a0      	blx	r4
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <BSP_AUDIO_OUT_Init+0x78>
                               OutputDevice,
                               Volume,
                               AudioFreq) != 0)
  {
    return AUDIO_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e004      	b.n	8002ade <BSP_AUDIO_OUT_Init+0x82>
  }

  /* Set the requested volume */
  BSP_AUDIO_OUT_SetVolume(Volume);
 8002ad4:	797b      	ldrb	r3, [r7, #5]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 f894 	bl	8002c04 <BSP_AUDIO_OUT_SetVolume>

  return AUDIO_OK;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd90      	pop	{r4, r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	2000014c 	.word	0x2000014c
 8002aec:	20000004 	.word	0x20000004

08002af0 <BSP_AUDIO_OUT_Play>:
  * @param  pData: pointer on PCM samples buffer
  * @param  Size: Number of audio data BYTES.
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t *pData, uint32_t Size)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  /* Initiate a DMA transfer of PCM samples towards the serial audio interface */
  if (HAL_SAI_Transmit_DMA(&BSP_AUDIO_hSai, (uint8_t *)pData, DMA_MAX(Size)) != HAL_OK)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b00:	4293      	cmp	r3, r2
 8002b02:	bf28      	it	cs
 8002b04:	4613      	movcs	r3, r2
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	461a      	mov	r2, r3
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	480c      	ldr	r0, [pc, #48]	; (8002b40 <BSP_AUDIO_OUT_Play+0x50>)
 8002b0e:	f008 fb13 	bl	800b138 <HAL_SAI_Transmit_DMA>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <BSP_AUDIO_OUT_Play+0x2c>
  {
    return AUDIO_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e00d      	b.n	8002b38 <BSP_AUDIO_OUT_Play+0x48>
  }

  /* Call the audio Codec Play function */
  if (hAudioOut.AudioDrv->Play(AUDIO_I2C_ADDRESS, pData, Size) != 0)
 8002b1c:	4b09      	ldr	r3, [pc, #36]	; (8002b44 <BSP_AUDIO_OUT_Play+0x54>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	b292      	uxth	r2, r2
 8002b26:	6879      	ldr	r1, [r7, #4]
 8002b28:	2094      	movs	r0, #148	; 0x94
 8002b2a:	4798      	blx	r3
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <BSP_AUDIO_OUT_Play+0x46>
  {
    return AUDIO_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <BSP_AUDIO_OUT_Play+0x48>
  }

  return AUDIO_OK;
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20001bd0 	.word	0x20001bd0
 8002b44:	2000014c 	.word	0x2000014c

08002b48 <BSP_AUDIO_OUT_Pause>:
  *       (use of BSP_AUDIO_OUT_Play() function for resume could lead
  *       to unexpected behavior).
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_Pause(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause function */
  if (hAudioOut.AudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 8002b4c:	4b0a      	ldr	r3, [pc, #40]	; (8002b78 <BSP_AUDIO_OUT_Pause+0x30>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	2094      	movs	r0, #148	; 0x94
 8002b54:	4798      	blx	r3
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <BSP_AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e008      	b.n	8002b72 <BSP_AUDIO_OUT_Pause+0x2a>
  }

  /* Pause DMA transfer of PCM samples towards the serial audio interface */
  if (HAL_SAI_DMAPause(&BSP_AUDIO_hSai) != HAL_OK)
 8002b60:	4806      	ldr	r0, [pc, #24]	; (8002b7c <BSP_AUDIO_OUT_Pause+0x34>)
 8002b62:	f008 f9ef 	bl	800af44 <HAL_SAI_DMAPause>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <BSP_AUDIO_OUT_Pause+0x28>
  {
    return AUDIO_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e000      	b.n	8002b72 <BSP_AUDIO_OUT_Pause+0x2a>
  }

  return AUDIO_OK;
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	2000014c 	.word	0x2000014c
 8002b7c:	20001bd0 	.word	0x20001bd0

08002b80 <BSP_AUDIO_OUT_Resume>:
  *       (use of BSP_AUDIO_OUT_Play() function for resume could lead to
  *       unexpected behavior).
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_Resume(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Resume function */
  if (hAudioOut.AudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 8002b84:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <BSP_AUDIO_OUT_Resume+0x30>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	2094      	movs	r0, #148	; 0x94
 8002b8c:	4798      	blx	r3
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d001      	beq.n	8002b98 <BSP_AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e008      	b.n	8002baa <BSP_AUDIO_OUT_Resume+0x2a>
  }

  /* Resume DMA transfer of PCM samples towards the serial audio interface */
  if (HAL_SAI_DMAResume(&BSP_AUDIO_hSai) != HAL_OK)
 8002b98:	4806      	ldr	r0, [pc, #24]	; (8002bb4 <BSP_AUDIO_OUT_Resume+0x34>)
 8002b9a:	f008 f9f5 	bl	800af88 <HAL_SAI_DMAResume>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <BSP_AUDIO_OUT_Resume+0x28>
  {
    return AUDIO_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e000      	b.n	8002baa <BSP_AUDIO_OUT_Resume+0x2a>
  }

  return AUDIO_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	2000014c 	.word	0x2000014c
 8002bb4:	20001bd0 	.word	0x20001bd0

08002bb8 <BSP_AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_Stop(uint32_t Option)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Call Audio Codec Stop function */
  if (hAudioOut.AudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8002bc0:	4b0e      	ldr	r3, [pc, #56]	; (8002bfc <BSP_AUDIO_OUT_Stop+0x44>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	6879      	ldr	r1, [r7, #4]
 8002bc8:	2094      	movs	r0, #148	; 0x94
 8002bca:	4798      	blx	r3
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <BSP_AUDIO_OUT_Stop+0x1e>
  {
    return AUDIO_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e00e      	b.n	8002bf4 <BSP_AUDIO_OUT_Stop+0x3c>
  }

  if (Option == CODEC_PDWN_HW)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d102      	bne.n	8002be2 <BSP_AUDIO_OUT_Stop+0x2a>
  {
    /* Wait at least 100us */
    HAL_Delay(1);
 8002bdc:	2001      	movs	r0, #1
 8002bde:	f001 fa91 	bl	8004104 <HAL_Delay>
  }

  /* Stop DMA transfer of PCM samples towards the serial audio interface */
  if (HAL_SAI_DMAStop(&BSP_AUDIO_hSai) != HAL_OK)
 8002be2:	4807      	ldr	r0, [pc, #28]	; (8002c00 <BSP_AUDIO_OUT_Stop+0x48>)
 8002be4:	f008 fa01 	bl	800afea <HAL_SAI_DMAStop>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <BSP_AUDIO_OUT_Stop+0x3a>
  {
    return AUDIO_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e000      	b.n	8002bf4 <BSP_AUDIO_OUT_Stop+0x3c>
  }

  return AUDIO_OK;
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3708      	adds	r7, #8
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	2000014c 	.word	0x2000014c
 8002c00:	20001bd0 	.word	0x20001bd0

08002c04 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for
  *         Mute and 100 for Max volume level).
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if (hAudioOut.AudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8002c0e:	4b08      	ldr	r3, [pc, #32]	; (8002c30 <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	79fa      	ldrb	r2, [r7, #7]
 8002c16:	4611      	mov	r1, r2
 8002c18:	2094      	movs	r0, #148	; 0x94
 8002c1a:	4798      	blx	r3
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e000      	b.n	8002c28 <BSP_AUDIO_OUT_SetVolume+0x24>
  }

  return AUDIO_OK;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	2000014c 	.word	0x2000014c

08002c34 <BSP_AUDIO_OUT_ChangeAudioConfig>:
  * @note   This API should be called after the BSP_AUDIO_OUT_Init() to adjust the
  *         audio out configuration.
  * @retval None
  */
void BSP_AUDIO_OUT_ChangeAudioConfig(uint32_t AudioOutOption)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /********** Playback Buffer circular/normal mode **********/
  if (AudioOutOption & BSP_AUDIO_OUT_CIRCULARMODE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00e      	beq.n	8002c64 <BSP_AUDIO_OUT_ChangeAudioConfig+0x30>
  {
    /* Deinitialize the Stream to update DMA mode */
    HAL_DMA_DeInit(BSP_AUDIO_hSai.hdmatx);
 8002c46:	4b2a      	ldr	r3, [pc, #168]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002c48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f001 fed0 	bl	80049f0 <HAL_DMA_DeInit>

    /* Update the SAI audio Transfer DMA mode */
    BSP_AUDIO_hSai.hdmatx->Init.Mode = DMA_CIRCULAR;
 8002c50:	4b27      	ldr	r3, [pc, #156]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002c52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c54:	2220      	movs	r2, #32
 8002c56:	61da      	str	r2, [r3, #28]

    /* Configure the DMA Stream with new Transfer DMA mode */
    HAL_DMA_Init(BSP_AUDIO_hSai.hdmatx);
 8002c58:	4b25      	ldr	r3, [pc, #148]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002c5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f001 fe09 	bl	8004874 <HAL_DMA_Init>
 8002c62:	e00d      	b.n	8002c80 <BSP_AUDIO_OUT_ChangeAudioConfig+0x4c>
  }
  else /* BSP_AUDIO_OUT_NORMALMODE */
  {
    /* Deinitialize the Stream to update DMA mode */
    HAL_DMA_DeInit(BSP_AUDIO_hSai.hdmatx);
 8002c64:	4b22      	ldr	r3, [pc, #136]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002c66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f001 fec1 	bl	80049f0 <HAL_DMA_DeInit>

    /* Update the SAI audio Transfer DMA mode */
    BSP_AUDIO_hSai.hdmatx->Init.Mode = DMA_NORMAL;
 8002c6e:	4b20      	ldr	r3, [pc, #128]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002c70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c72:	2200      	movs	r2, #0
 8002c74:	61da      	str	r2, [r3, #28]

    /* Configure the DMA Stream with new Transfer DMA mode */
    HAL_DMA_Init(BSP_AUDIO_hSai.hdmatx);
 8002c76:	4b1e      	ldr	r3, [pc, #120]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002c78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f001 fdfa 	bl	8004874 <HAL_DMA_Init>
  }

  /********** Playback Buffer stereo/mono mode **********/
  if (AudioOutOption & BSP_AUDIO_OUT_STEREOMODE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f003 0304 	and.w	r3, r3, #4
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d016      	beq.n	8002cb8 <BSP_AUDIO_OUT_ChangeAudioConfig+0x84>
  {
    /* Disable SAI peripheral to allow access to SAI internal registers */
    __HAL_SAI_DISABLE(&BSP_AUDIO_hSai);
 8002c8a:	4b19      	ldr	r3, [pc, #100]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a18      	ldr	r2, [pc, #96]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002c90:	6812      	ldr	r2, [r2, #0]
 8002c92:	6812      	ldr	r2, [r2, #0]
 8002c94:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002c98:	601a      	str	r2, [r3, #0]

    /* Update the SAI audio frame slot configuration */
    BSP_AUDIO_hSai.Init.MonoStereoMode = SAI_STEREOMODE;
 8002c9a:	4b15      	ldr	r3, [pc, #84]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_SAI_Init(&BSP_AUDIO_hSai);
 8002ca0:	4813      	ldr	r0, [pc, #76]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002ca2:	f007 ffdf 	bl	800ac64 <HAL_SAI_Init>

    /* Enable SAI peripheral to generate MCLK */
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
 8002ca6:	4b12      	ldr	r3, [pc, #72]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a11      	ldr	r2, [pc, #68]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	6812      	ldr	r2, [r2, #0]
 8002cb0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002cb4:	601a      	str	r2, [r3, #0]
    HAL_SAI_Init(&BSP_AUDIO_hSai);

    /* Enable SAI peripheral to generate MCLK */
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
  }
}
 8002cb6:	e016      	b.n	8002ce6 <BSP_AUDIO_OUT_ChangeAudioConfig+0xb2>
    __HAL_SAI_DISABLE(&BSP_AUDIO_hSai);
 8002cb8:	4b0d      	ldr	r3, [pc, #52]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a0c      	ldr	r2, [pc, #48]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002cbe:	6812      	ldr	r2, [r2, #0]
 8002cc0:	6812      	ldr	r2, [r2, #0]
 8002cc2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002cc6:	601a      	str	r2, [r3, #0]
    BSP_AUDIO_hSai.Init.MonoStereoMode = SAI_MONOMODE;
 8002cc8:	4b09      	ldr	r3, [pc, #36]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002cca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002cce:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_SAI_Init(&BSP_AUDIO_hSai);
 8002cd0:	4807      	ldr	r0, [pc, #28]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002cd2:	f007 ffc7 	bl	800ac64 <HAL_SAI_Init>
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
 8002cd6:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a05      	ldr	r2, [pc, #20]	; (8002cf0 <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8002cdc:	6812      	ldr	r2, [r2, #0]
 8002cde:	6812      	ldr	r2, [r2, #0]
 8002ce0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002ce4:	601a      	str	r2, [r3, #0]
}
 8002ce6:	bf00      	nop
 8002ce8:	3708      	adds	r7, #8
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20001bd0 	.word	0x20001bd0

08002cf4 <BSP_AUDIO_OUT_RegisterCallbacks>:
  * @retval None
  */
void BSP_AUDIO_OUT_RegisterCallbacks(Audio_CallbackTypeDef ErrorCallback,
                                     Audio_CallbackTypeDef HalfTransferCallback,
                                     Audio_CallbackTypeDef TransferCompleteCallback)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b085      	sub	sp, #20
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
  hAudioOut.CbError            = ErrorCallback;
 8002d00:	4a07      	ldr	r2, [pc, #28]	; (8002d20 <BSP_AUDIO_OUT_RegisterCallbacks+0x2c>)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6053      	str	r3, [r2, #4]
  hAudioOut.CbHalfTransfer     = HalfTransferCallback;
 8002d06:	4a06      	ldr	r2, [pc, #24]	; (8002d20 <BSP_AUDIO_OUT_RegisterCallbacks+0x2c>)
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	6093      	str	r3, [r2, #8]
  hAudioOut.CbTransferComplete = TransferCompleteCallback;
 8002d0c:	4a04      	ldr	r2, [pc, #16]	; (8002d20 <BSP_AUDIO_OUT_RegisterCallbacks+0x2c>)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	60d3      	str	r3, [r2, #12]
}
 8002d12:	bf00      	nop
 8002d14:	3714      	adds	r7, #20
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	2000014c 	.word	0x2000014c

08002d24 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'TransferComplete' function (if any) */
  if (hAudioOut.CbTransferComplete != (Audio_CallbackTypeDef)NULL)
 8002d2c:	4b05      	ldr	r3, [pc, #20]	; (8002d44 <HAL_SAI_TxCpltCallback+0x20>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d002      	beq.n	8002d3a <HAL_SAI_TxCpltCallback+0x16>
  {
    hAudioOut.CbTransferComplete();
 8002d34:	4b03      	ldr	r3, [pc, #12]	; (8002d44 <HAL_SAI_TxCpltCallback+0x20>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	4798      	blx	r3
  }
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	2000014c 	.word	0x2000014c

08002d48 <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'HalfTransfer' callback function (if any) */
  if (hAudioOut.CbHalfTransfer != (Audio_CallbackTypeDef)NULL)
 8002d50:	4b05      	ldr	r3, [pc, #20]	; (8002d68 <HAL_SAI_TxHalfCpltCallback+0x20>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    hAudioOut.CbHalfTransfer();
 8002d58:	4b03      	ldr	r3, [pc, #12]	; (8002d68 <HAL_SAI_TxHalfCpltCallback+0x20>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	4798      	blx	r3
  }
}
 8002d5e:	bf00      	nop
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	2000014c 	.word	0x2000014c

08002d6c <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'ErrorCallback' callback function (if any) */
  if (hAudioOut.CbError != (Audio_CallbackTypeDef)NULL)
 8002d74:	4b05      	ldr	r3, [pc, #20]	; (8002d8c <HAL_SAI_ErrorCallback+0x20>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d002      	beq.n	8002d82 <HAL_SAI_ErrorCallback+0x16>
  {
    hAudioOut.CbError();
 8002d7c:	4b03      	ldr	r3, [pc, #12]	; (8002d8c <HAL_SAI_ErrorCallback+0x20>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	4798      	blx	r3
  }
}
 8002d82:	bf00      	nop
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	2000014c 	.word	0x2000014c

08002d90 <AUDIO_SAIx_Init>:
  * @note   The default SlotActive configuration is set to CODEC_AUDIOFRAME_SLOT_0123
  *         and user can update this configuration using
  * @retval BSP AUDIO status
  */
static uint8_t AUDIO_SAIx_Init(uint32_t AudioFreq)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&BSP_AUDIO_hSai);
 8002d98:	4b4c      	ldr	r3, [pc, #304]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a4b      	ldr	r2, [pc, #300]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002d9e:	6812      	ldr	r2, [r2, #0]
 8002da0:	6812      	ldr	r2, [r2, #0]
 8002da2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002da6:	601a      	str	r2, [r3, #0]

  /* Initialize the BSP_AUDIO_hSai Instance parameter */
  BSP_AUDIO_hSai.Instance = AUDIO_SAIx;
 8002da8:	4b48      	ldr	r3, [pc, #288]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002daa:	4a49      	ldr	r2, [pc, #292]	; (8002ed0 <AUDIO_SAIx_Init+0x140>)
 8002dac:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  BSP_AUDIO_hSai.Init.AudioMode      = SAI_MODEMASTER_TX;
 8002dae:	4b47      	ldr	r3, [pc, #284]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	605a      	str	r2, [r3, #4]
  BSP_AUDIO_hSai.Init.Synchro        = SAI_ASYNCHRONOUS;
 8002db4:	4b45      	ldr	r3, [pc, #276]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	609a      	str	r2, [r3, #8]
  BSP_AUDIO_hSai.Init.SynchroExt     = SAI_SYNCEXT_DISABLE;
 8002dba:	4b44      	ldr	r3, [pc, #272]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	60da      	str	r2, [r3, #12]
  BSP_AUDIO_hSai.Init.OutputDrive    = SAI_OUTPUTDRIVE_ENABLE;
 8002dc0:	4b42      	ldr	r3, [pc, #264]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002dc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002dc6:	611a      	str	r2, [r3, #16]
  BSP_AUDIO_hSai.Init.NoDivider      = SAI_MASTERDIVIDER_ENABLE;
 8002dc8:	4b40      	ldr	r3, [pc, #256]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	615a      	str	r2, [r3, #20]
  BSP_AUDIO_hSai.Init.FIFOThreshold  = SAI_FIFOTHRESHOLD_1QF;
 8002dce:	4b3f      	ldr	r3, [pc, #252]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	619a      	str	r2, [r3, #24]
  BSP_AUDIO_hSai.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_MCKDIV;
 8002dd4:	4b3d      	ldr	r3, [pc, #244]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	61da      	str	r2, [r3, #28]
  BSP_AUDIO_hSai.Init.Mckdiv         = SAIClockDivider(AudioFreq);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8002de0:	d029      	beq.n	8002e36 <AUDIO_SAIx_Init+0xa6>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f642 3211 	movw	r2, #11025	; 0x2b11
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d022      	beq.n	8002e32 <AUDIO_SAIx_Init+0xa2>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002df2:	d01c      	beq.n	8002e2e <AUDIO_SAIx_Init+0x9e>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f245 6222 	movw	r2, #22050	; 0x5622
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d015      	beq.n	8002e2a <AUDIO_SAIx_Init+0x9a>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8002e04:	d00f      	beq.n	8002e26 <AUDIO_SAIx_Init+0x96>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f64a 4244 	movw	r2, #44100	; 0xac44
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d008      	beq.n	8002e22 <AUDIO_SAIx_Init+0x92>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d101      	bne.n	8002e1e <AUDIO_SAIx_Init+0x8e>
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	e00c      	b.n	8002e38 <AUDIO_SAIx_Init+0xa8>
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e00a      	b.n	8002e38 <AUDIO_SAIx_Init+0xa8>
 8002e22:	2300      	movs	r3, #0
 8002e24:	e008      	b.n	8002e38 <AUDIO_SAIx_Init+0xa8>
 8002e26:	2303      	movs	r3, #3
 8002e28:	e006      	b.n	8002e38 <AUDIO_SAIx_Init+0xa8>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e004      	b.n	8002e38 <AUDIO_SAIx_Init+0xa8>
 8002e2e:	2306      	movs	r3, #6
 8002e30:	e002      	b.n	8002e38 <AUDIO_SAIx_Init+0xa8>
 8002e32:	2302      	movs	r3, #2
 8002e34:	e000      	b.n	8002e38 <AUDIO_SAIx_Init+0xa8>
 8002e36:	230c      	movs	r3, #12
 8002e38:	4a24      	ldr	r2, [pc, #144]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e3a:	6213      	str	r3, [r2, #32]
  BSP_AUDIO_hSai.Init.MonoStereoMode = SAI_STEREOMODE;
 8002e3c:	4b23      	ldr	r3, [pc, #140]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	625a      	str	r2, [r3, #36]	; 0x24
  BSP_AUDIO_hSai.Init.CompandingMode = SAI_NOCOMPANDING;
 8002e42:	4b22      	ldr	r3, [pc, #136]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	629a      	str	r2, [r3, #40]	; 0x28
  BSP_AUDIO_hSai.Init.TriState       = SAI_OUTPUT_NOTRELEASED;
 8002e48:	4b20      	ldr	r3, [pc, #128]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	62da      	str	r2, [r3, #44]	; 0x2c
  BSP_AUDIO_hSai.Init.Protocol       = SAI_FREE_PROTOCOL;
 8002e4e:	4b1f      	ldr	r3, [pc, #124]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	631a      	str	r2, [r3, #48]	; 0x30
  BSP_AUDIO_hSai.Init.DataSize       = SAI_DATASIZE_16;
 8002e54:	4b1d      	ldr	r3, [pc, #116]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e56:	2280      	movs	r2, #128	; 0x80
 8002e58:	635a      	str	r2, [r3, #52]	; 0x34
  BSP_AUDIO_hSai.Init.FirstBit       = SAI_FIRSTBIT_MSB;
 8002e5a:	4b1c      	ldr	r3, [pc, #112]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	639a      	str	r2, [r3, #56]	; 0x38
  BSP_AUDIO_hSai.Init.ClockStrobing  = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002e60:	4b1a      	ldr	r3, [pc, #104]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	63da      	str	r2, [r3, #60]	; 0x3c
  Frame Length: 32
  Frame active Length: 16
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  BSP_AUDIO_hSai.FrameInit.FrameLength = 32;
 8002e66:	4b19      	ldr	r3, [pc, #100]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e68:	2220      	movs	r2, #32
 8002e6a:	641a      	str	r2, [r3, #64]	; 0x40
  BSP_AUDIO_hSai.FrameInit.ActiveFrameLength = 16;
 8002e6c:	4b17      	ldr	r3, [pc, #92]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e6e:	2210      	movs	r2, #16
 8002e70:	645a      	str	r2, [r3, #68]	; 0x44
  BSP_AUDIO_hSai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8002e72:	4b16      	ldr	r3, [pc, #88]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e74:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e78:	649a      	str	r2, [r3, #72]	; 0x48
  BSP_AUDIO_hSai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002e7a:	4b14      	ldr	r3, [pc, #80]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	64da      	str	r2, [r3, #76]	; 0x4c
  BSP_AUDIO_hSai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8002e80:	4b12      	ldr	r3, [pc, #72]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e82:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002e86:	651a      	str	r2, [r3, #80]	; 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 2
  Slot Active: Slots 0 and 1 actives */
  BSP_AUDIO_hSai.SlotInit.FirstBitOffset = 0;
 8002e88:	4b10      	ldr	r3, [pc, #64]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	655a      	str	r2, [r3, #84]	; 0x54
  BSP_AUDIO_hSai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002e8e:	4b0f      	ldr	r3, [pc, #60]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	659a      	str	r2, [r3, #88]	; 0x58
  BSP_AUDIO_hSai.SlotInit.SlotNumber = 2;
 8002e94:	4b0d      	ldr	r3, [pc, #52]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e96:	2202      	movs	r2, #2
 8002e98:	65da      	str	r2, [r3, #92]	; 0x5c
  BSP_AUDIO_hSai.SlotInit.SlotActive = SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1;
 8002e9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002e9c:	2203      	movs	r2, #3
 8002e9e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initializes the SAI peripheral*/
  if (HAL_SAI_Init(&BSP_AUDIO_hSai) != HAL_OK)
 8002ea0:	480a      	ldr	r0, [pc, #40]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002ea2:	f007 fedf 	bl	800ac64 <HAL_SAI_Init>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <AUDIO_SAIx_Init+0x120>
  {
    return AUDIO_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e008      	b.n	8002ec2 <AUDIO_SAIx_Init+0x132>
  }

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
 8002eb0:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a05      	ldr	r2, [pc, #20]	; (8002ecc <AUDIO_SAIx_Init+0x13c>)
 8002eb6:	6812      	ldr	r2, [r2, #0]
 8002eb8:	6812      	ldr	r2, [r2, #0]
 8002eba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002ebe:	601a      	str	r2, [r3, #0]

  return AUDIO_OK;
 8002ec0:	2300      	movs	r3, #0

}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	20001bd0 	.word	0x20001bd0
 8002ed0:	40015404 	.word	0x40015404

08002ed4 <AUDIO_CODEC_Reset>:
  * @brief  Resets the audio codec. It restores the default configuration of the
  *         codec (this function shall be called before initializing the codec).
  * @retval None
  */
static void AUDIO_CODEC_Reset(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* Initialize the audio driver structure */
  hAudioOut.AudioDrv = &cs43l22_drv;
 8002ed8:	4b04      	ldr	r3, [pc, #16]	; (8002eec <AUDIO_CODEC_Reset+0x18>)
 8002eda:	4a05      	ldr	r2, [pc, #20]	; (8002ef0 <AUDIO_CODEC_Reset+0x1c>)
 8002edc:	601a      	str	r2, [r3, #0]

  hAudioOut.AudioDrv->Reset(AUDIO_I2C_ADDRESS);
 8002ede:	4b03      	ldr	r3, [pc, #12]	; (8002eec <AUDIO_CODEC_Reset+0x18>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee4:	2094      	movs	r0, #148	; 0x94
 8002ee6:	4798      	blx	r3
}
 8002ee8:	bf00      	nop
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	2000014c 	.word	0x2000014c
 8002ef0:	20000004 	.word	0x20000004

08002ef4 <AUDIO_SAIPLLConfig>:
  * @note   The SAI PLL input clock must be configured in the user application.
  *         The SAI PLL configuration done within this function assumes that
  *         the SAI PLL input clock runs at 8 MHz.
  */
static uint8_t AUDIO_SAIPLLConfig(uint32_t Frequency)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b0a4      	sub	sp, #144	; 0x90
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef RCC_ExCLKInitStruct;

  /* Retrieve actual RCC configuration */
  HAL_RCCEx_GetPeriphCLKConfig(&RCC_ExCLKInitStruct);
 8002efc:	f107 0308 	add.w	r3, r7, #8
 8002f00:	4618      	mov	r0, r3
 8002f02:	f006 feb3 	bl	8009c6c <HAL_RCCEx_GetPeriphCLKConfig>

  if ((Frequency == AUDIO_FREQUENCY_11K)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f642 3211 	movw	r2, #11025	; 0x2b11
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d009      	beq.n	8002f24 <AUDIO_SAIPLLConfig+0x30>
      || (Frequency == AUDIO_FREQUENCY_22K)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f245 6222 	movw	r2, #22050	; 0x5622
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d004      	beq.n	8002f24 <AUDIO_SAIPLLConfig+0x30>
      || (Frequency == AUDIO_FREQUENCY_44K))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f64a 4244 	movw	r2, #44100	; 0xac44
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d10c      	bne.n	8002f3e <AUDIO_SAIPLLConfig+0x4a>
  {
    /* Configure PLLSAI prescalers */
    /* SAI clock config
    PLLSAI1_VCO= 8 Mhz * PLLSAI1N = 8 * 24 = VCO_192M
    SAI_CK_x = PLLSAI1_VCO/PLLSAI1P = 192/17 = 11.294 Mhz */
    RCC_ExCLKInitStruct.PeriphClockSelection    = RCC_PERIPHCLK_SAI1;
 8002f24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f28:	60bb      	str	r3, [r7, #8]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1N        = 24;
 8002f2a:	2318      	movs	r3, #24
 8002f2c:	617b      	str	r3, [r7, #20]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1P        = 17;
 8002f2e:	2311      	movs	r3, #17
 8002f30:	61bb      	str	r3, [r7, #24]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8002f32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f36:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_ExCLKInitStruct.Sai1ClockSelection      = RCC_SAI1CLKSOURCE_PLLSAI1;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002f3c:	e00b      	b.n	8002f56 <AUDIO_SAIPLLConfig+0x62>
  else /* AUDIO_FREQUENCY_8K, AUDIO_FREQUENCY_16K, AUDIO_FREQUENCY_48K, AUDIO_FREQUENCY_96K */
  {
    /* SAI clock config
    PLLSAI1_VCO= 8 Mhz * PLLSAI1N = 8 * 43 = VCO_344M
    SAI_CK_x = PLLSAI1_VCO/PLLSAI1P = 344/7 = 49.142 Mhz */
    RCC_ExCLKInitStruct.PeriphClockSelection    = RCC_PERIPHCLK_SAI1;
 8002f3e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f42:	60bb      	str	r3, [r7, #8]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1N        = 43;
 8002f44:	232b      	movs	r3, #43	; 0x2b
 8002f46:	617b      	str	r3, [r7, #20]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1P        = 7;
 8002f48:	2307      	movs	r3, #7
 8002f4a:	61bb      	str	r3, [r7, #24]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8002f4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f50:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_ExCLKInitStruct.Sai1ClockSelection      = RCC_SAI1CLKSOURCE_PLLSAI1;
 8002f52:	2300      	movs	r3, #0
 8002f54:	66fb      	str	r3, [r7, #108]	; 0x6c
  }

  if (HAL_RCCEx_PeriphCLKConfig(&RCC_ExCLKInitStruct) != HAL_OK)
 8002f56:	f107 0308 	add.w	r3, r7, #8
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f006 fba2 	bl	80096a4 <HAL_RCCEx_PeriphCLKConfig>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d001      	beq.n	8002f6a <AUDIO_SAIPLLConfig+0x76>
  {
    return AUDIO_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e000      	b.n	8002f6c <AUDIO_SAIPLLConfig+0x78>
  }

  return AUDIO_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3790      	adds	r7, #144	; 0x90
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8002f78:	4b19      	ldr	r3, [pc, #100]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002f7a:	4a1a      	ldr	r2, [pc, #104]	; (8002fe4 <BSP_LCD_GLASS_Init+0x70>)
 8002f7c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8002f7e:	4b18      	ldr	r3, [pc, #96]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002f84:	4b16      	ldr	r3, [pc, #88]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002f86:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002f8a:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8002f8c:	4b14      	ldr	r3, [pc, #80]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002f8e:	220c      	movs	r2, #12
 8002f90:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002f92:	4b13      	ldr	r3, [pc, #76]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002f94:	2240      	movs	r2, #64	; 0x40
 8002f96:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8002f98:	4b11      	ldr	r3, [pc, #68]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8002f9e:	4b10      	ldr	r3, [pc, #64]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002fa0:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002fa4:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8002fa6:	4b0e      	ldr	r3, [pc, #56]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8002fac:	4b0c      	ldr	r3, [pc, #48]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002fae:	2240      	movs	r2, #64	; 0x40
 8002fb0:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002fb2:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8002fb8:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8002fbe:	4b08      	ldr	r3, [pc, #32]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002fc0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002fc4:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8002fc6:	4b06      	ldr	r3, [pc, #24]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8002fcc:	4804      	ldr	r0, [pc, #16]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002fce:	f000 f8f5 	bl	80031bc <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8002fd2:	4803      	ldr	r0, [pc, #12]	; (8002fe0 <BSP_LCD_GLASS_Init+0x6c>)
 8002fd4:	f004 fbde 	bl	8007794 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8002fd8:	f000 f834 	bl	8003044 <BSP_LCD_GLASS_Clear>
}
 8002fdc:	bf00      	nop
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	20001c64 	.word	0x20001c64
 8002fe4:	40002400 	.word	0x40002400

08002fe8 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8002ff4:	e00b      	b.n	800300e <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8002ff6:	7bfb      	ldrb	r3, [r7, #15]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 fa6b 	bl	80034d8 <WriteChar>

    /* Point on the next character */
    ptr++;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	3301      	adds	r3, #1
 8003006:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8003008:	7bfb      	ldrb	r3, [r7, #15]
 800300a:	3301      	adds	r3, #1
 800300c:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	bf14      	ite	ne
 8003016:	2301      	movne	r3, #1
 8003018:	2300      	moveq	r3, #0
 800301a:	b2da      	uxtb	r2, r3
 800301c:	7bfb      	ldrb	r3, [r7, #15]
 800301e:	2b05      	cmp	r3, #5
 8003020:	bf94      	ite	ls
 8003022:	2301      	movls	r3, #1
 8003024:	2300      	movhi	r3, #0
 8003026:	b2db      	uxtb	r3, r3
 8003028:	4013      	ands	r3, r2
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2b00      	cmp	r3, #0
 800302e:	d1e2      	bne.n	8002ff6 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8003030:	4803      	ldr	r0, [pc, #12]	; (8003040 <BSP_LCD_GLASS_DisplayString+0x58>)
 8003032:	f004 fd24 	bl	8007a7e <HAL_LCD_UpdateDisplayRequest>
}
 8003036:	bf00      	nop
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20001c64 	.word	0x20001c64

08003044 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8003048:	4802      	ldr	r0, [pc, #8]	; (8003054 <BSP_LCD_GLASS_Clear+0x10>)
 800304a:	f004 fcbe 	bl	80079ca <HAL_LCD_Clear>
}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	20001c64 	.word	0x20001c64

08003058 <BSP_LCD_GLASS_ScrollSentence>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_ScrollSentence(uint8_t *ptr, uint16_t nScroll, uint16_t ScrollSpeed)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	460b      	mov	r3, r1
 8003062:	807b      	strh	r3, [r7, #2]
 8003064:	4613      	mov	r3, r2
 8003066:	803b      	strh	r3, [r7, #0]
  uint8_t repetition = 0, nbrchar = 0, sizestr = 0;
 8003068:	2300      	movs	r3, #0
 800306a:	75fb      	strb	r3, [r7, #23]
 800306c:	2300      	movs	r3, #0
 800306e:	75bb      	strb	r3, [r7, #22]
 8003070:	2300      	movs	r3, #0
 8003072:	757b      	strb	r3, [r7, #21]
  uint8_t *ptr1;
  uint8_t str[6] = "";
 8003074:	2300      	movs	r3, #0
 8003076:	60bb      	str	r3, [r7, #8]
 8003078:	2300      	movs	r3, #0
 800307a:	81bb      	strh	r3, [r7, #12]

  /* Reset interrupt variable in case key was press before entering function */
  bLCDGlass_KeyPressed = 0;
 800307c:	4b4e      	ldr	r3, [pc, #312]	; (80031b8 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 800307e:	2200      	movs	r2, #0
 8003080:	701a      	strb	r2, [r3, #0]

  if (ptr == 0)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 8092 	beq.w	80031ae <BSP_LCD_GLASS_ScrollSentence+0x156>
  {
    return;
  }

  /* To calculate end of string */
  for (ptr1 = ptr, sizestr = 0; *ptr1 != 0; sizestr++, ptr1++);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	613b      	str	r3, [r7, #16]
 800308e:	2300      	movs	r3, #0
 8003090:	757b      	strb	r3, [r7, #21]
 8003092:	e005      	b.n	80030a0 <BSP_LCD_GLASS_ScrollSentence+0x48>
 8003094:	7d7b      	ldrb	r3, [r7, #21]
 8003096:	3301      	adds	r3, #1
 8003098:	757b      	strb	r3, [r7, #21]
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	3301      	adds	r3, #1
 800309e:	613b      	str	r3, [r7, #16]
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1f5      	bne.n	8003094 <BSP_LCD_GLASS_ScrollSentence+0x3c>

  ptr1 = ptr;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	613b      	str	r3, [r7, #16]

  BSP_LCD_GLASS_DisplayString(str);
 80030ac:	f107 0308 	add.w	r3, r7, #8
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff ff99 	bl	8002fe8 <BSP_LCD_GLASS_DisplayString>
  HAL_Delay(ScrollSpeed);
 80030b6:	883b      	ldrh	r3, [r7, #0]
 80030b8:	4618      	mov	r0, r3
 80030ba:	f001 f823 	bl	8004104 <HAL_Delay>

  /* To shift the string for scrolling display*/
  for (repetition = 0; repetition < nScroll; repetition++)
 80030be:	2300      	movs	r3, #0
 80030c0:	75fb      	strb	r3, [r7, #23]
 80030c2:	e06e      	b.n	80031a2 <BSP_LCD_GLASS_ScrollSentence+0x14a>
  {
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 80030c4:	2300      	movs	r3, #0
 80030c6:	75bb      	strb	r3, [r7, #22]
 80030c8:	e064      	b.n	8003194 <BSP_LCD_GLASS_ScrollSentence+0x13c>
    {
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 80030ca:	7dbb      	ldrb	r3, [r7, #22]
 80030cc:	3301      	adds	r3, #1
 80030ce:	7d7a      	ldrb	r2, [r7, #21]
 80030d0:	fb93 f1f2 	sdiv	r1, r3, r2
 80030d4:	fb02 f201 	mul.w	r2, r2, r1
 80030d8:	1a9b      	subs	r3, r3, r2
 80030da:	461a      	mov	r2, r3
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	4413      	add	r3, r2
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	723b      	strb	r3, [r7, #8]
      *(str + 1) = * (ptr1 + ((nbrchar + 2) % sizestr));
 80030e4:	7dbb      	ldrb	r3, [r7, #22]
 80030e6:	3302      	adds	r3, #2
 80030e8:	7d7a      	ldrb	r2, [r7, #21]
 80030ea:	fb93 f1f2 	sdiv	r1, r3, r2
 80030ee:	fb02 f201 	mul.w	r2, r2, r1
 80030f2:	1a9b      	subs	r3, r3, r2
 80030f4:	461a      	mov	r2, r3
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	4413      	add	r3, r2
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	727b      	strb	r3, [r7, #9]
      *(str + 2) = * (ptr1 + ((nbrchar + 3) % sizestr));
 80030fe:	7dbb      	ldrb	r3, [r7, #22]
 8003100:	3303      	adds	r3, #3
 8003102:	7d7a      	ldrb	r2, [r7, #21]
 8003104:	fb93 f1f2 	sdiv	r1, r3, r2
 8003108:	fb02 f201 	mul.w	r2, r2, r1
 800310c:	1a9b      	subs	r3, r3, r2
 800310e:	461a      	mov	r2, r3
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	4413      	add	r3, r2
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	72bb      	strb	r3, [r7, #10]
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 8003118:	7dbb      	ldrb	r3, [r7, #22]
 800311a:	3304      	adds	r3, #4
 800311c:	7d7a      	ldrb	r2, [r7, #21]
 800311e:	fb93 f1f2 	sdiv	r1, r3, r2
 8003122:	fb02 f201 	mul.w	r2, r2, r1
 8003126:	1a9b      	subs	r3, r3, r2
 8003128:	461a      	mov	r2, r3
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	4413      	add	r3, r2
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	72fb      	strb	r3, [r7, #11]
      *(str + 4) = * (ptr1 + ((nbrchar + 5) % sizestr));
 8003132:	7dbb      	ldrb	r3, [r7, #22]
 8003134:	3305      	adds	r3, #5
 8003136:	7d7a      	ldrb	r2, [r7, #21]
 8003138:	fb93 f1f2 	sdiv	r1, r3, r2
 800313c:	fb02 f201 	mul.w	r2, r2, r1
 8003140:	1a9b      	subs	r3, r3, r2
 8003142:	461a      	mov	r2, r3
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	4413      	add	r3, r2
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	733b      	strb	r3, [r7, #12]
      *(str + 5) = * (ptr1 + ((nbrchar + 6) % sizestr));
 800314c:	7dbb      	ldrb	r3, [r7, #22]
 800314e:	3306      	adds	r3, #6
 8003150:	7d7a      	ldrb	r2, [r7, #21]
 8003152:	fb93 f1f2 	sdiv	r1, r3, r2
 8003156:	fb02 f201 	mul.w	r2, r2, r1
 800315a:	1a9b      	subs	r3, r3, r2
 800315c:	461a      	mov	r2, r3
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4413      	add	r3, r2
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	737b      	strb	r3, [r7, #13]
      BSP_LCD_GLASS_Clear();
 8003166:	f7ff ff6d 	bl	8003044 <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString(str);
 800316a:	f107 0308 	add.w	r3, r7, #8
 800316e:	4618      	mov	r0, r3
 8003170:	f7ff ff3a 	bl	8002fe8 <BSP_LCD_GLASS_DisplayString>

      /* user button pressed stop the scrolling sentence */
      if (bLCDGlass_KeyPressed)
 8003174:	4b10      	ldr	r3, [pc, #64]	; (80031b8 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <BSP_LCD_GLASS_ScrollSentence+0x12e>
      {
        bLCDGlass_KeyPressed = 0;
 800317e:	4b0e      	ldr	r3, [pc, #56]	; (80031b8 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8003180:	2200      	movs	r2, #0
 8003182:	701a      	strb	r2, [r3, #0]
        return;
 8003184:	e014      	b.n	80031b0 <BSP_LCD_GLASS_ScrollSentence+0x158>
      }
      HAL_Delay(ScrollSpeed);
 8003186:	883b      	ldrh	r3, [r7, #0]
 8003188:	4618      	mov	r0, r3
 800318a:	f000 ffbb 	bl	8004104 <HAL_Delay>
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 800318e:	7dbb      	ldrb	r3, [r7, #22]
 8003190:	3301      	adds	r3, #1
 8003192:	75bb      	strb	r3, [r7, #22]
 8003194:	7dba      	ldrb	r2, [r7, #22]
 8003196:	7d7b      	ldrb	r3, [r7, #21]
 8003198:	429a      	cmp	r2, r3
 800319a:	d396      	bcc.n	80030ca <BSP_LCD_GLASS_ScrollSentence+0x72>
  for (repetition = 0; repetition < nScroll; repetition++)
 800319c:	7dfb      	ldrb	r3, [r7, #23]
 800319e:	3301      	adds	r3, #1
 80031a0:	75fb      	strb	r3, [r7, #23]
 80031a2:	7dfb      	ldrb	r3, [r7, #23]
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	887a      	ldrh	r2, [r7, #2]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d88b      	bhi.n	80030c4 <BSP_LCD_GLASS_ScrollSentence+0x6c>
 80031ac:	e000      	b.n	80031b0 <BSP_LCD_GLASS_ScrollSentence+0x158>
    return;
 80031ae:	bf00      	nop
    }
  }
}
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	2000015c 	.word	0x2000015c

080031bc <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b0c0      	sub	sp, #256	; 0x100
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80031c4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]
 80031cc:	605a      	str	r2, [r3, #4]
 80031ce:	609a      	str	r2, [r3, #8]
 80031d0:	60da      	str	r2, [r3, #12]
 80031d2:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80031d4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80031d8:	2244      	movs	r2, #68	; 0x44
 80031da:	2100      	movs	r1, #0
 80031dc:	4618      	mov	r0, r3
 80031de:	f00b fe92 	bl	800ef06 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80031e2:	f107 0320 	add.w	r3, r7, #32
 80031e6:	2288      	movs	r2, #136	; 0x88
 80031e8:	2100      	movs	r1, #0
 80031ea:	4618      	mov	r0, r3
 80031ec:	f00b fe8b 	bl	800ef06 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80031f0:	4a51      	ldr	r2, [pc, #324]	; (8003338 <LCD_MspInit+0x17c>)
 80031f2:	4b51      	ldr	r3, [pc, #324]	; (8003338 <LCD_MspInit+0x17c>)
 80031f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031fa:	6593      	str	r3, [r2, #88]	; 0x58
 80031fc:	4b4e      	ldr	r3, [pc, #312]	; (8003338 <LCD_MspInit+0x17c>)
 80031fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003204:	61fb      	str	r3, [r7, #28]
 8003206:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8003208:	2304      	movs	r3, #4
 800320a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800320e:	2300      	movs	r3, #0
 8003210:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8003214:	2301      	movs	r3, #1
 8003216:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800321a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800321e:	4618      	mov	r0, r3
 8003220:	f005 fc80 	bl	8008b24 <HAL_RCC_OscConfig>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d000      	beq.n	800322c <LCD_MspInit+0x70>
  {
    while (1);
 800322a:	e7fe      	b.n	800322a <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800322c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003230:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003232:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003236:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800323a:	f107 0320 	add.w	r3, r7, #32
 800323e:	4618      	mov	r0, r3
 8003240:	f006 fa30 	bl	80096a4 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003244:	4a3c      	ldr	r2, [pc, #240]	; (8003338 <LCD_MspInit+0x17c>)
 8003246:	4b3c      	ldr	r3, [pc, #240]	; (8003338 <LCD_MspInit+0x17c>)
 8003248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003250:	4b39      	ldr	r3, [pc, #228]	; (8003338 <LCD_MspInit+0x17c>)
 8003252:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	61bb      	str	r3, [r7, #24]
 800325a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800325c:	4a36      	ldr	r2, [pc, #216]	; (8003338 <LCD_MspInit+0x17c>)
 800325e:	4b36      	ldr	r3, [pc, #216]	; (8003338 <LCD_MspInit+0x17c>)
 8003260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003262:	f043 0302 	orr.w	r3, r3, #2
 8003266:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003268:	4b33      	ldr	r3, [pc, #204]	; (8003338 <LCD_MspInit+0x17c>)
 800326a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800326c:	f003 0302 	and.w	r3, r3, #2
 8003270:	617b      	str	r3, [r7, #20]
 8003272:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003274:	4a30      	ldr	r2, [pc, #192]	; (8003338 <LCD_MspInit+0x17c>)
 8003276:	4b30      	ldr	r3, [pc, #192]	; (8003338 <LCD_MspInit+0x17c>)
 8003278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800327a:	f043 0304 	orr.w	r3, r3, #4
 800327e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003280:	4b2d      	ldr	r3, [pc, #180]	; (8003338 <LCD_MspInit+0x17c>)
 8003282:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800328c:	4a2a      	ldr	r2, [pc, #168]	; (8003338 <LCD_MspInit+0x17c>)
 800328e:	4b2a      	ldr	r3, [pc, #168]	; (8003338 <LCD_MspInit+0x17c>)
 8003290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003292:	f043 0308 	orr.w	r3, r3, #8
 8003296:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003298:	4b27      	ldr	r3, [pc, #156]	; (8003338 <LCD_MspInit+0x17c>)
 800329a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800329c:	f003 0308 	and.w	r3, r3, #8
 80032a0:	60fb      	str	r3, [r7, #12]
 80032a2:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80032a4:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80032a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80032ac:	2302      	movs	r3, #2
 80032ae:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80032b2:	2300      	movs	r3, #0
 80032b4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80032b8:	2303      	movs	r3, #3
 80032ba:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80032be:	230b      	movs	r3, #11
 80032c0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80032c4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80032c8:	4619      	mov	r1, r3
 80032ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032ce:	f001 fdb1 	bl	8004e34 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80032d2:	f24f 2333 	movw	r3, #62003	; 0xf233
 80032d6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80032da:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80032de:	4619      	mov	r1, r3
 80032e0:	4816      	ldr	r0, [pc, #88]	; (800333c <LCD_MspInit+0x180>)
 80032e2:	f001 fda7 	bl	8004e34 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80032e6:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80032ea:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80032ee:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80032f2:	4619      	mov	r1, r3
 80032f4:	4812      	ldr	r0, [pc, #72]	; (8003340 <LCD_MspInit+0x184>)
 80032f6:	f001 fd9d 	bl	8004e34 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80032fa:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80032fe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8003302:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003306:	4619      	mov	r1, r3
 8003308:	480e      	ldr	r0, [pc, #56]	; (8003344 <LCD_MspInit+0x188>)
 800330a:	f001 fd93 	bl	8004e34 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800330e:	2002      	movs	r0, #2
 8003310:	f000 fef8 	bl	8004104 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8003314:	4a08      	ldr	r2, [pc, #32]	; (8003338 <LCD_MspInit+0x17c>)
 8003316:	4b08      	ldr	r3, [pc, #32]	; (8003338 <LCD_MspInit+0x17c>)
 8003318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800331a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800331e:	6593      	str	r3, [r2, #88]	; 0x58
 8003320:	4b05      	ldr	r3, [pc, #20]	; (8003338 <LCD_MspInit+0x17c>)
 8003322:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003324:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	68bb      	ldr	r3, [r7, #8]
}
 800332c:	bf00      	nop
 800332e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	40021000 	.word	0x40021000
 800333c:	48000400 	.word	0x48000400
 8003340:	48000800 	.word	0x48000800
 8003344:	48000c00 	.word	0x48000c00

08003348 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	70fb      	strb	r3, [r7, #3]
 8003354:	4613      	mov	r3, r2
 8003356:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8003358:	2300      	movs	r3, #0
 800335a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800335c:	2300      	movs	r3, #0
 800335e:	737b      	strb	r3, [r7, #13]
 8003360:	2300      	movs	r3, #0
 8003362:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b2f      	cmp	r3, #47	; 0x2f
 800336a:	d04d      	beq.n	8003408 <Convert+0xc0>
 800336c:	2b2f      	cmp	r3, #47	; 0x2f
 800336e:	dc11      	bgt.n	8003394 <Convert+0x4c>
 8003370:	2b29      	cmp	r3, #41	; 0x29
 8003372:	d02e      	beq.n	80033d2 <Convert+0x8a>
 8003374:	2b29      	cmp	r3, #41	; 0x29
 8003376:	dc06      	bgt.n	8003386 <Convert+0x3e>
 8003378:	2b25      	cmp	r3, #37	; 0x25
 800337a:	d04c      	beq.n	8003416 <Convert+0xce>
 800337c:	2b28      	cmp	r3, #40	; 0x28
 800337e:	d025      	beq.n	80033cc <Convert+0x84>
 8003380:	2b20      	cmp	r3, #32
 8003382:	d01c      	beq.n	80033be <Convert+0x76>
 8003384:	e057      	b.n	8003436 <Convert+0xee>
 8003386:	2b2b      	cmp	r3, #43	; 0x2b
 8003388:	d03a      	beq.n	8003400 <Convert+0xb8>
 800338a:	2b2b      	cmp	r3, #43	; 0x2b
 800338c:	db1a      	blt.n	80033c4 <Convert+0x7c>
 800338e:	2b2d      	cmp	r3, #45	; 0x2d
 8003390:	d032      	beq.n	80033f8 <Convert+0xb0>
 8003392:	e050      	b.n	8003436 <Convert+0xee>
 8003394:	2b6d      	cmp	r3, #109	; 0x6d
 8003396:	d023      	beq.n	80033e0 <Convert+0x98>
 8003398:	2b6d      	cmp	r3, #109	; 0x6d
 800339a:	dc04      	bgt.n	80033a6 <Convert+0x5e>
 800339c:	2b39      	cmp	r3, #57	; 0x39
 800339e:	dd42      	ble.n	8003426 <Convert+0xde>
 80033a0:	2b64      	cmp	r3, #100	; 0x64
 80033a2:	d019      	beq.n	80033d8 <Convert+0x90>
 80033a4:	e047      	b.n	8003436 <Convert+0xee>
 80033a6:	2bb0      	cmp	r3, #176	; 0xb0
 80033a8:	d031      	beq.n	800340e <Convert+0xc6>
 80033aa:	2bb0      	cmp	r3, #176	; 0xb0
 80033ac:	dc02      	bgt.n	80033b4 <Convert+0x6c>
 80033ae:	2b6e      	cmp	r3, #110	; 0x6e
 80033b0:	d01a      	beq.n	80033e8 <Convert+0xa0>
 80033b2:	e040      	b.n	8003436 <Convert+0xee>
 80033b4:	2bb5      	cmp	r3, #181	; 0xb5
 80033b6:	d01b      	beq.n	80033f0 <Convert+0xa8>
 80033b8:	2bff      	cmp	r3, #255	; 0xff
 80033ba:	d030      	beq.n	800341e <Convert+0xd6>
 80033bc:	e03b      	b.n	8003436 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 80033be:	2300      	movs	r3, #0
 80033c0:	81fb      	strh	r3, [r7, #14]
      break;
 80033c2:	e057      	b.n	8003474 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80033c4:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80033c8:	81fb      	strh	r3, [r7, #14]
      break;
 80033ca:	e053      	b.n	8003474 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80033cc:	2328      	movs	r3, #40	; 0x28
 80033ce:	81fb      	strh	r3, [r7, #14]
      break;
 80033d0:	e050      	b.n	8003474 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80033d2:	2311      	movs	r3, #17
 80033d4:	81fb      	strh	r3, [r7, #14]
      break;
 80033d6:	e04d      	b.n	8003474 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 80033d8:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80033dc:	81fb      	strh	r3, [r7, #14]
      break;
 80033de:	e049      	b.n	8003474 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 80033e0:	f24b 2310 	movw	r3, #45584	; 0xb210
 80033e4:	81fb      	strh	r3, [r7, #14]
      break;
 80033e6:	e045      	b.n	8003474 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 80033e8:	f242 2310 	movw	r3, #8720	; 0x2210
 80033ec:	81fb      	strh	r3, [r7, #14]
      break;
 80033ee:	e041      	b.n	8003474 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 80033f0:	f246 0384 	movw	r3, #24708	; 0x6084
 80033f4:	81fb      	strh	r3, [r7, #14]
      break;
 80033f6:	e03d      	b.n	8003474 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80033f8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80033fc:	81fb      	strh	r3, [r7, #14]
      break;
 80033fe:	e039      	b.n	8003474 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8003400:	f24a 0314 	movw	r3, #40980	; 0xa014
 8003404:	81fb      	strh	r3, [r7, #14]
      break;
 8003406:	e035      	b.n	8003474 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8003408:	23c0      	movs	r3, #192	; 0xc0
 800340a:	81fb      	strh	r3, [r7, #14]
      break;
 800340c:	e032      	b.n	8003474 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 800340e:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8003412:	81fb      	strh	r3, [r7, #14]
      break;
 8003414:	e02e      	b.n	8003474 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8003416:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800341a:	81fb      	strh	r3, [r7, #14]
      break;
 800341c:	e02a      	b.n	8003474 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 800341e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8003422:	81fb      	strh	r3, [r7, #14]
      break ;
 8003424:	e026      	b.n	8003474 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	3b30      	subs	r3, #48	; 0x30
 800342c:	4a27      	ldr	r2, [pc, #156]	; (80034cc <Convert+0x184>)
 800342e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003432:	81fb      	strh	r3, [r7, #14]
      break;
 8003434:	e01e      	b.n	8003474 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2b5a      	cmp	r3, #90	; 0x5a
 800343c:	d80a      	bhi.n	8003454 <Convert+0x10c>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	2b40      	cmp	r3, #64	; 0x40
 8003444:	d906      	bls.n	8003454 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	3b41      	subs	r3, #65	; 0x41
 800344c:	4a20      	ldr	r2, [pc, #128]	; (80034d0 <Convert+0x188>)
 800344e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003452:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	2b7a      	cmp	r3, #122	; 0x7a
 800345a:	d80a      	bhi.n	8003472 <Convert+0x12a>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	2b60      	cmp	r3, #96	; 0x60
 8003462:	d906      	bls.n	8003472 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	3b61      	subs	r3, #97	; 0x61
 800346a:	4a19      	ldr	r2, [pc, #100]	; (80034d0 <Convert+0x188>)
 800346c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003470:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8003472:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8003474:	78fb      	ldrb	r3, [r7, #3]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d103      	bne.n	8003482 <Convert+0x13a>
  {
    ch |= 0x0002;
 800347a:	89fb      	ldrh	r3, [r7, #14]
 800347c:	f043 0302 	orr.w	r3, r3, #2
 8003480:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8003482:	78bb      	ldrb	r3, [r7, #2]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d103      	bne.n	8003490 <Convert+0x148>
  {
    ch |= 0x0020;
 8003488:	89fb      	ldrh	r3, [r7, #14]
 800348a:	f043 0320 	orr.w	r3, r3, #32
 800348e:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8003490:	230c      	movs	r3, #12
 8003492:	737b      	strb	r3, [r7, #13]
 8003494:	2300      	movs	r3, #0
 8003496:	733b      	strb	r3, [r7, #12]
 8003498:	e00f      	b.n	80034ba <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800349a:	7b3b      	ldrb	r3, [r7, #12]
 800349c:	89f9      	ldrh	r1, [r7, #14]
 800349e:	7b7a      	ldrb	r2, [r7, #13]
 80034a0:	fa41 f202 	asr.w	r2, r1, r2
 80034a4:	f002 020f 	and.w	r2, r2, #15
 80034a8:	490a      	ldr	r1, [pc, #40]	; (80034d4 <Convert+0x18c>)
 80034aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80034ae:	7b7b      	ldrb	r3, [r7, #13]
 80034b0:	3b04      	subs	r3, #4
 80034b2:	737b      	strb	r3, [r7, #13]
 80034b4:	7b3b      	ldrb	r3, [r7, #12]
 80034b6:	3301      	adds	r3, #1
 80034b8:	733b      	strb	r3, [r7, #12]
 80034ba:	7b3b      	ldrb	r3, [r7, #12]
 80034bc:	2b03      	cmp	r3, #3
 80034be:	d9ec      	bls.n	800349a <Convert+0x152>
  }
}
 80034c0:	bf00      	nop
 80034c2:	3714      	adds	r7, #20
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr
 80034cc:	0800f8cc 	.word	0x0800f8cc
 80034d0:	0800f898 	.word	0x0800f898
 80034d4:	20001c54 	.word	0x20001c54

080034d8 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	4608      	mov	r0, r1
 80034e2:	4611      	mov	r1, r2
 80034e4:	461a      	mov	r2, r3
 80034e6:	4603      	mov	r3, r0
 80034e8:	70fb      	strb	r3, [r7, #3]
 80034ea:	460b      	mov	r3, r1
 80034ec:	70bb      	strb	r3, [r7, #2]
 80034ee:	4613      	mov	r3, r2
 80034f0:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 80034f2:	2300      	movs	r3, #0
 80034f4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80034f6:	78ba      	ldrb	r2, [r7, #2]
 80034f8:	78fb      	ldrb	r3, [r7, #3]
 80034fa:	4619      	mov	r1, r3
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f7ff ff23 	bl	8003348 <Convert>

  switch (Position)
 8003502:	787b      	ldrb	r3, [r7, #1]
 8003504:	2b05      	cmp	r3, #5
 8003506:	f200 835b 	bhi.w	8003bc0 <WriteChar+0x6e8>
 800350a:	a201      	add	r2, pc, #4	; (adr r2, 8003510 <WriteChar+0x38>)
 800350c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003510:	08003529 	.word	0x08003529
 8003514:	08003623 	.word	0x08003623
 8003518:	0800373d 	.word	0x0800373d
 800351c:	0800383f 	.word	0x0800383f
 8003520:	0800396d 	.word	0x0800396d
 8003524:	08003ab7 	.word	0x08003ab7
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003528:	4b80      	ldr	r3, [pc, #512]	; (800372c <WriteChar+0x254>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	011b      	lsls	r3, r3, #4
 800352e:	f003 0210 	and.w	r2, r3, #16
 8003532:	4b7e      	ldr	r3, [pc, #504]	; (800372c <WriteChar+0x254>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	085b      	lsrs	r3, r3, #1
 8003538:	05db      	lsls	r3, r3, #23
 800353a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800353e:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8003540:	4b7a      	ldr	r3, [pc, #488]	; (800372c <WriteChar+0x254>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	089b      	lsrs	r3, r3, #2
 8003546:	059b      	lsls	r3, r3, #22
 8003548:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800354c:	431a      	orrs	r2, r3
 800354e:	4b77      	ldr	r3, [pc, #476]	; (800372c <WriteChar+0x254>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003556:	4313      	orrs	r3, r2
 8003558:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	4a74      	ldr	r2, [pc, #464]	; (8003730 <WriteChar+0x258>)
 800355e:	2100      	movs	r1, #0
 8003560:	4874      	ldr	r0, [pc, #464]	; (8003734 <WriteChar+0x25c>)
 8003562:	f004 f9d3 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003566:	4b71      	ldr	r3, [pc, #452]	; (800372c <WriteChar+0x254>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	011b      	lsls	r3, r3, #4
 800356c:	f003 0210 	and.w	r2, r3, #16
 8003570:	4b6e      	ldr	r3, [pc, #440]	; (800372c <WriteChar+0x254>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	085b      	lsrs	r3, r3, #1
 8003576:	05db      	lsls	r3, r3, #23
 8003578:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800357c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800357e:	4b6b      	ldr	r3, [pc, #428]	; (800372c <WriteChar+0x254>)
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	089b      	lsrs	r3, r3, #2
 8003584:	059b      	lsls	r3, r3, #22
 8003586:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800358a:	431a      	orrs	r2, r3
 800358c:	4b67      	ldr	r3, [pc, #412]	; (800372c <WriteChar+0x254>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003594:	4313      	orrs	r3, r2
 8003596:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4a65      	ldr	r2, [pc, #404]	; (8003730 <WriteChar+0x258>)
 800359c:	2102      	movs	r1, #2
 800359e:	4865      	ldr	r0, [pc, #404]	; (8003734 <WriteChar+0x25c>)
 80035a0:	f004 f9b4 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80035a4:	4b61      	ldr	r3, [pc, #388]	; (800372c <WriteChar+0x254>)
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	011b      	lsls	r3, r3, #4
 80035aa:	f003 0210 	and.w	r2, r3, #16
 80035ae:	4b5f      	ldr	r3, [pc, #380]	; (800372c <WriteChar+0x254>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	085b      	lsrs	r3, r3, #1
 80035b4:	05db      	lsls	r3, r3, #23
 80035b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035ba:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80035bc:	4b5b      	ldr	r3, [pc, #364]	; (800372c <WriteChar+0x254>)
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	089b      	lsrs	r3, r3, #2
 80035c2:	059b      	lsls	r3, r3, #22
 80035c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035c8:	431a      	orrs	r2, r3
 80035ca:	4b58      	ldr	r3, [pc, #352]	; (800372c <WriteChar+0x254>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	4a55      	ldr	r2, [pc, #340]	; (8003730 <WriteChar+0x258>)
 80035da:	2104      	movs	r1, #4
 80035dc:	4855      	ldr	r0, [pc, #340]	; (8003734 <WriteChar+0x25c>)
 80035de:	f004 f995 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80035e2:	4b52      	ldr	r3, [pc, #328]	; (800372c <WriteChar+0x254>)
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	011b      	lsls	r3, r3, #4
 80035e8:	f003 0210 	and.w	r2, r3, #16
 80035ec:	4b4f      	ldr	r3, [pc, #316]	; (800372c <WriteChar+0x254>)
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	085b      	lsrs	r3, r3, #1
 80035f2:	05db      	lsls	r3, r3, #23
 80035f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035f8:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80035fa:	4b4c      	ldr	r3, [pc, #304]	; (800372c <WriteChar+0x254>)
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	089b      	lsrs	r3, r3, #2
 8003600:	059b      	lsls	r3, r3, #22
 8003602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003606:	431a      	orrs	r2, r3
 8003608:	4b48      	ldr	r3, [pc, #288]	; (800372c <WriteChar+0x254>)
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003610:	4313      	orrs	r3, r2
 8003612:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4a46      	ldr	r2, [pc, #280]	; (8003730 <WriteChar+0x258>)
 8003618:	2106      	movs	r1, #6
 800361a:	4846      	ldr	r0, [pc, #280]	; (8003734 <WriteChar+0x25c>)
 800361c:	f004 f976 	bl	800790c <HAL_LCD_Write>
      break;
 8003620:	e2cf      	b.n	8003bc2 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003622:	4b42      	ldr	r3, [pc, #264]	; (800372c <WriteChar+0x254>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	019b      	lsls	r3, r3, #6
 8003628:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800362c:	4b3f      	ldr	r3, [pc, #252]	; (800372c <WriteChar+0x254>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	085b      	lsrs	r3, r3, #1
 8003632:	035b      	lsls	r3, r3, #13
 8003634:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003638:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800363a:	4b3c      	ldr	r3, [pc, #240]	; (800372c <WriteChar+0x254>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	089b      	lsrs	r3, r3, #2
 8003640:	031b      	lsls	r3, r3, #12
 8003642:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003646:	431a      	orrs	r2, r3
 8003648:	4b38      	ldr	r3, [pc, #224]	; (800372c <WriteChar+0x254>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	08db      	lsrs	r3, r3, #3
 800364e:	015b      	lsls	r3, r3, #5
 8003650:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003654:	4313      	orrs	r3, r2
 8003656:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	4a37      	ldr	r2, [pc, #220]	; (8003738 <WriteChar+0x260>)
 800365c:	2100      	movs	r1, #0
 800365e:	4835      	ldr	r0, [pc, #212]	; (8003734 <WriteChar+0x25c>)
 8003660:	f004 f954 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003664:	4b31      	ldr	r3, [pc, #196]	; (800372c <WriteChar+0x254>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	019b      	lsls	r3, r3, #6
 800366a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800366e:	4b2f      	ldr	r3, [pc, #188]	; (800372c <WriteChar+0x254>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	085b      	lsrs	r3, r3, #1
 8003674:	035b      	lsls	r3, r3, #13
 8003676:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800367a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800367c:	4b2b      	ldr	r3, [pc, #172]	; (800372c <WriteChar+0x254>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	089b      	lsrs	r3, r3, #2
 8003682:	031b      	lsls	r3, r3, #12
 8003684:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003688:	431a      	orrs	r2, r3
 800368a:	4b28      	ldr	r3, [pc, #160]	; (800372c <WriteChar+0x254>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	08db      	lsrs	r3, r3, #3
 8003690:	015b      	lsls	r3, r3, #5
 8003692:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003696:	4313      	orrs	r3, r2
 8003698:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	4a26      	ldr	r2, [pc, #152]	; (8003738 <WriteChar+0x260>)
 800369e:	2102      	movs	r1, #2
 80036a0:	4824      	ldr	r0, [pc, #144]	; (8003734 <WriteChar+0x25c>)
 80036a2:	f004 f933 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80036a6:	4b21      	ldr	r3, [pc, #132]	; (800372c <WriteChar+0x254>)
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	019b      	lsls	r3, r3, #6
 80036ac:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80036b0:	4b1e      	ldr	r3, [pc, #120]	; (800372c <WriteChar+0x254>)
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	085b      	lsrs	r3, r3, #1
 80036b6:	035b      	lsls	r3, r3, #13
 80036b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036bc:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80036be:	4b1b      	ldr	r3, [pc, #108]	; (800372c <WriteChar+0x254>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	089b      	lsrs	r3, r3, #2
 80036c4:	031b      	lsls	r3, r3, #12
 80036c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036ca:	431a      	orrs	r2, r3
 80036cc:	4b17      	ldr	r3, [pc, #92]	; (800372c <WriteChar+0x254>)
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	08db      	lsrs	r3, r3, #3
 80036d2:	015b      	lsls	r3, r3, #5
 80036d4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80036d8:	4313      	orrs	r3, r2
 80036da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	4a16      	ldr	r2, [pc, #88]	; (8003738 <WriteChar+0x260>)
 80036e0:	2104      	movs	r1, #4
 80036e2:	4814      	ldr	r0, [pc, #80]	; (8003734 <WriteChar+0x25c>)
 80036e4:	f004 f912 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80036e8:	4b10      	ldr	r3, [pc, #64]	; (800372c <WriteChar+0x254>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	019b      	lsls	r3, r3, #6
 80036ee:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80036f2:	4b0e      	ldr	r3, [pc, #56]	; (800372c <WriteChar+0x254>)
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	085b      	lsrs	r3, r3, #1
 80036f8:	035b      	lsls	r3, r3, #13
 80036fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036fe:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8003700:	4b0a      	ldr	r3, [pc, #40]	; (800372c <WriteChar+0x254>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	089b      	lsrs	r3, r3, #2
 8003706:	031b      	lsls	r3, r3, #12
 8003708:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800370c:	431a      	orrs	r2, r3
 800370e:	4b07      	ldr	r3, [pc, #28]	; (800372c <WriteChar+0x254>)
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	08db      	lsrs	r3, r3, #3
 8003714:	015b      	lsls	r3, r3, #5
 8003716:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800371a:	4313      	orrs	r3, r2
 800371c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	4a05      	ldr	r2, [pc, #20]	; (8003738 <WriteChar+0x260>)
 8003722:	2106      	movs	r1, #6
 8003724:	4803      	ldr	r0, [pc, #12]	; (8003734 <WriteChar+0x25c>)
 8003726:	f004 f8f1 	bl	800790c <HAL_LCD_Write>
      break;
 800372a:	e24a      	b.n	8003bc2 <WriteChar+0x6ea>
 800372c:	20001c54 	.word	0x20001c54
 8003730:	ff3fffe7 	.word	0xff3fffe7
 8003734:	20001c64 	.word	0x20001c64
 8003738:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800373c:	4b88      	ldr	r3, [pc, #544]	; (8003960 <WriteChar+0x488>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	03db      	lsls	r3, r3, #15
 8003742:	b29a      	uxth	r2, r3
 8003744:	4b86      	ldr	r3, [pc, #536]	; (8003960 <WriteChar+0x488>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	085b      	lsrs	r3, r3, #1
 800374a:	075b      	lsls	r3, r3, #29
 800374c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003750:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003752:	4b83      	ldr	r3, [pc, #524]	; (8003960 <WriteChar+0x488>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	089b      	lsrs	r3, r3, #2
 8003758:	071b      	lsls	r3, r3, #28
 800375a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800375e:	431a      	orrs	r2, r3
 8003760:	4b7f      	ldr	r3, [pc, #508]	; (8003960 <WriteChar+0x488>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	08db      	lsrs	r3, r3, #3
 8003766:	039b      	lsls	r3, r3, #14
 8003768:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800376c:	4313      	orrs	r3, r2
 800376e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	4a7c      	ldr	r2, [pc, #496]	; (8003964 <WriteChar+0x48c>)
 8003774:	2100      	movs	r1, #0
 8003776:	487c      	ldr	r0, [pc, #496]	; (8003968 <WriteChar+0x490>)
 8003778:	f004 f8c8 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800377c:	4b78      	ldr	r3, [pc, #480]	; (8003960 <WriteChar+0x488>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	03db      	lsls	r3, r3, #15
 8003782:	b29a      	uxth	r2, r3
 8003784:	4b76      	ldr	r3, [pc, #472]	; (8003960 <WriteChar+0x488>)
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	085b      	lsrs	r3, r3, #1
 800378a:	075b      	lsls	r3, r3, #29
 800378c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003790:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003792:	4b73      	ldr	r3, [pc, #460]	; (8003960 <WriteChar+0x488>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	089b      	lsrs	r3, r3, #2
 8003798:	071b      	lsls	r3, r3, #28
 800379a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800379e:	431a      	orrs	r2, r3
 80037a0:	4b6f      	ldr	r3, [pc, #444]	; (8003960 <WriteChar+0x488>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	08db      	lsrs	r3, r3, #3
 80037a6:	039b      	lsls	r3, r3, #14
 80037a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	4a6c      	ldr	r2, [pc, #432]	; (8003964 <WriteChar+0x48c>)
 80037b4:	2102      	movs	r1, #2
 80037b6:	486c      	ldr	r0, [pc, #432]	; (8003968 <WriteChar+0x490>)
 80037b8:	f004 f8a8 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80037bc:	4b68      	ldr	r3, [pc, #416]	; (8003960 <WriteChar+0x488>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	03db      	lsls	r3, r3, #15
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	4b66      	ldr	r3, [pc, #408]	; (8003960 <WriteChar+0x488>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	085b      	lsrs	r3, r3, #1
 80037ca:	075b      	lsls	r3, r3, #29
 80037cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037d0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80037d2:	4b63      	ldr	r3, [pc, #396]	; (8003960 <WriteChar+0x488>)
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	089b      	lsrs	r3, r3, #2
 80037d8:	071b      	lsls	r3, r3, #28
 80037da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037de:	431a      	orrs	r2, r3
 80037e0:	4b5f      	ldr	r3, [pc, #380]	; (8003960 <WriteChar+0x488>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	08db      	lsrs	r3, r3, #3
 80037e6:	039b      	lsls	r3, r3, #14
 80037e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	4a5c      	ldr	r2, [pc, #368]	; (8003964 <WriteChar+0x48c>)
 80037f4:	2104      	movs	r1, #4
 80037f6:	485c      	ldr	r0, [pc, #368]	; (8003968 <WriteChar+0x490>)
 80037f8:	f004 f888 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80037fc:	4b58      	ldr	r3, [pc, #352]	; (8003960 <WriteChar+0x488>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	03db      	lsls	r3, r3, #15
 8003802:	b29a      	uxth	r2, r3
 8003804:	4b56      	ldr	r3, [pc, #344]	; (8003960 <WriteChar+0x488>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	085b      	lsrs	r3, r3, #1
 800380a:	075b      	lsls	r3, r3, #29
 800380c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003810:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003812:	4b53      	ldr	r3, [pc, #332]	; (8003960 <WriteChar+0x488>)
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	089b      	lsrs	r3, r3, #2
 8003818:	071b      	lsls	r3, r3, #28
 800381a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800381e:	431a      	orrs	r2, r3
 8003820:	4b4f      	ldr	r3, [pc, #316]	; (8003960 <WriteChar+0x488>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	08db      	lsrs	r3, r3, #3
 8003826:	039b      	lsls	r3, r3, #14
 8003828:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800382c:	4313      	orrs	r3, r2
 800382e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	4a4c      	ldr	r2, [pc, #304]	; (8003964 <WriteChar+0x48c>)
 8003834:	2106      	movs	r1, #6
 8003836:	484c      	ldr	r0, [pc, #304]	; (8003968 <WriteChar+0x490>)
 8003838:	f004 f868 	bl	800790c <HAL_LCD_Write>
      break;
 800383c:	e1c1      	b.n	8003bc2 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800383e:	4b48      	ldr	r3, [pc, #288]	; (8003960 <WriteChar+0x488>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	07da      	lsls	r2, r3, #31
 8003844:	4b46      	ldr	r3, [pc, #280]	; (8003960 <WriteChar+0x488>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	08db      	lsrs	r3, r3, #3
 800384a:	079b      	lsls	r3, r3, #30
 800384c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003850:	4313      	orrs	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800385a:	2100      	movs	r1, #0
 800385c:	4842      	ldr	r0, [pc, #264]	; (8003968 <WriteChar+0x490>)
 800385e:	f004 f855 	bl	800790c <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8003862:	4b3f      	ldr	r3, [pc, #252]	; (8003960 <WriteChar+0x488>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0202 	and.w	r2, r3, #2
 800386a:	4b3d      	ldr	r3, [pc, #244]	; (8003960 <WriteChar+0x488>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	089b      	lsrs	r3, r3, #2
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	4313      	orrs	r3, r2
 8003876:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f06f 0203 	mvn.w	r2, #3
 800387e:	2101      	movs	r1, #1
 8003880:	4839      	ldr	r0, [pc, #228]	; (8003968 <WriteChar+0x490>)
 8003882:	f004 f843 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8003886:	4b36      	ldr	r3, [pc, #216]	; (8003960 <WriteChar+0x488>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	07da      	lsls	r2, r3, #31
 800388c:	4b34      	ldr	r3, [pc, #208]	; (8003960 <WriteChar+0x488>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	08db      	lsrs	r3, r3, #3
 8003892:	079b      	lsls	r3, r3, #30
 8003894:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003898:	4313      	orrs	r3, r2
 800389a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80038a2:	2102      	movs	r1, #2
 80038a4:	4830      	ldr	r0, [pc, #192]	; (8003968 <WriteChar+0x490>)
 80038a6:	f004 f831 	bl	800790c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80038aa:	4b2d      	ldr	r3, [pc, #180]	; (8003960 <WriteChar+0x488>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f003 0202 	and.w	r2, r3, #2
 80038b2:	4b2b      	ldr	r3, [pc, #172]	; (8003960 <WriteChar+0x488>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	089b      	lsrs	r3, r3, #2
 80038b8:	f003 0301 	and.w	r3, r3, #1
 80038bc:	4313      	orrs	r3, r2
 80038be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f06f 0203 	mvn.w	r2, #3
 80038c6:	2103      	movs	r1, #3
 80038c8:	4827      	ldr	r0, [pc, #156]	; (8003968 <WriteChar+0x490>)
 80038ca:	f004 f81f 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80038ce:	4b24      	ldr	r3, [pc, #144]	; (8003960 <WriteChar+0x488>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	07da      	lsls	r2, r3, #31
 80038d4:	4b22      	ldr	r3, [pc, #136]	; (8003960 <WriteChar+0x488>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	08db      	lsrs	r3, r3, #3
 80038da:	079b      	lsls	r3, r3, #30
 80038dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80038ea:	2104      	movs	r1, #4
 80038ec:	481e      	ldr	r0, [pc, #120]	; (8003968 <WriteChar+0x490>)
 80038ee:	f004 f80d 	bl	800790c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80038f2:	4b1b      	ldr	r3, [pc, #108]	; (8003960 <WriteChar+0x488>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f003 0202 	and.w	r2, r3, #2
 80038fa:	4b19      	ldr	r3, [pc, #100]	; (8003960 <WriteChar+0x488>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	089b      	lsrs	r3, r3, #2
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	4313      	orrs	r3, r2
 8003906:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f06f 0203 	mvn.w	r2, #3
 800390e:	2105      	movs	r1, #5
 8003910:	4815      	ldr	r0, [pc, #84]	; (8003968 <WriteChar+0x490>)
 8003912:	f003 fffb 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8003916:	4b12      	ldr	r3, [pc, #72]	; (8003960 <WriteChar+0x488>)
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	07da      	lsls	r2, r3, #31
 800391c:	4b10      	ldr	r3, [pc, #64]	; (8003960 <WriteChar+0x488>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	08db      	lsrs	r3, r3, #3
 8003922:	079b      	lsls	r3, r3, #30
 8003924:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003928:	4313      	orrs	r3, r2
 800392a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8003932:	2106      	movs	r1, #6
 8003934:	480c      	ldr	r0, [pc, #48]	; (8003968 <WriteChar+0x490>)
 8003936:	f003 ffe9 	bl	800790c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800393a:	4b09      	ldr	r3, [pc, #36]	; (8003960 <WriteChar+0x488>)
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	f003 0202 	and.w	r2, r3, #2
 8003942:	4b07      	ldr	r3, [pc, #28]	; (8003960 <WriteChar+0x488>)
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	089b      	lsrs	r3, r3, #2
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	4313      	orrs	r3, r2
 800394e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f06f 0203 	mvn.w	r2, #3
 8003956:	2107      	movs	r1, #7
 8003958:	4803      	ldr	r0, [pc, #12]	; (8003968 <WriteChar+0x490>)
 800395a:	f003 ffd7 	bl	800790c <HAL_LCD_Write>
      break;
 800395e:	e130      	b.n	8003bc2 <WriteChar+0x6ea>
 8003960:	20001c54 	.word	0x20001c54
 8003964:	cfff3fff 	.word	0xcfff3fff
 8003968:	20001c64 	.word	0x20001c64

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800396c:	4b97      	ldr	r3, [pc, #604]	; (8003bcc <WriteChar+0x6f4>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	085b      	lsrs	r3, r3, #1
 8003972:	065b      	lsls	r3, r3, #25
 8003974:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8003978:	4b94      	ldr	r3, [pc, #592]	; (8003bcc <WriteChar+0x6f4>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	089b      	lsrs	r3, r3, #2
 800397e:	061b      	lsls	r3, r3, #24
 8003980:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003984:	4313      	orrs	r3, r2
 8003986:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800398e:	2100      	movs	r1, #0
 8003990:	488f      	ldr	r0, [pc, #572]	; (8003bd0 <WriteChar+0x6f8>)
 8003992:	f003 ffbb 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003996:	4b8d      	ldr	r3, [pc, #564]	; (8003bcc <WriteChar+0x6f4>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	00db      	lsls	r3, r3, #3
 800399c:	f003 0208 	and.w	r2, r3, #8
 80039a0:	4b8a      	ldr	r3, [pc, #552]	; (8003bcc <WriteChar+0x6f4>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	08db      	lsrs	r3, r3, #3
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	f003 0304 	and.w	r3, r3, #4
 80039ac:	4313      	orrs	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f06f 020c 	mvn.w	r2, #12
 80039b6:	2101      	movs	r1, #1
 80039b8:	4885      	ldr	r0, [pc, #532]	; (8003bd0 <WriteChar+0x6f8>)
 80039ba:	f003 ffa7 	bl	800790c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80039be:	4b83      	ldr	r3, [pc, #524]	; (8003bcc <WriteChar+0x6f4>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	085b      	lsrs	r3, r3, #1
 80039c4:	065b      	lsls	r3, r3, #25
 80039c6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80039ca:	4b80      	ldr	r3, [pc, #512]	; (8003bcc <WriteChar+0x6f4>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	089b      	lsrs	r3, r3, #2
 80039d0:	061b      	lsls	r3, r3, #24
 80039d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039d6:	4313      	orrs	r3, r2
 80039d8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80039e0:	2102      	movs	r1, #2
 80039e2:	487b      	ldr	r0, [pc, #492]	; (8003bd0 <WriteChar+0x6f8>)
 80039e4:	f003 ff92 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80039e8:	4b78      	ldr	r3, [pc, #480]	; (8003bcc <WriteChar+0x6f4>)
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	f003 0208 	and.w	r2, r3, #8
 80039f2:	4b76      	ldr	r3, [pc, #472]	; (8003bcc <WriteChar+0x6f4>)
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	08db      	lsrs	r3, r3, #3
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	f003 0304 	and.w	r3, r3, #4
 80039fe:	4313      	orrs	r3, r2
 8003a00:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f06f 020c 	mvn.w	r2, #12
 8003a08:	2103      	movs	r1, #3
 8003a0a:	4871      	ldr	r0, [pc, #452]	; (8003bd0 <WriteChar+0x6f8>)
 8003a0c:	f003 ff7e 	bl	800790c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8003a10:	4b6e      	ldr	r3, [pc, #440]	; (8003bcc <WriteChar+0x6f4>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	085b      	lsrs	r3, r3, #1
 8003a16:	065b      	lsls	r3, r3, #25
 8003a18:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8003a1c:	4b6b      	ldr	r3, [pc, #428]	; (8003bcc <WriteChar+0x6f4>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	089b      	lsrs	r3, r3, #2
 8003a22:	061b      	lsls	r3, r3, #24
 8003a24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003a32:	2104      	movs	r1, #4
 8003a34:	4866      	ldr	r0, [pc, #408]	; (8003bd0 <WriteChar+0x6f8>)
 8003a36:	f003 ff69 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003a3a:	4b64      	ldr	r3, [pc, #400]	; (8003bcc <WriteChar+0x6f4>)
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	f003 0208 	and.w	r2, r3, #8
 8003a44:	4b61      	ldr	r3, [pc, #388]	; (8003bcc <WriteChar+0x6f4>)
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	08db      	lsrs	r3, r3, #3
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	4313      	orrs	r3, r2
 8003a52:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f06f 020c 	mvn.w	r2, #12
 8003a5a:	2105      	movs	r1, #5
 8003a5c:	485c      	ldr	r0, [pc, #368]	; (8003bd0 <WriteChar+0x6f8>)
 8003a5e:	f003 ff55 	bl	800790c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8003a62:	4b5a      	ldr	r3, [pc, #360]	; (8003bcc <WriteChar+0x6f4>)
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	085b      	lsrs	r3, r3, #1
 8003a68:	065b      	lsls	r3, r3, #25
 8003a6a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8003a6e:	4b57      	ldr	r3, [pc, #348]	; (8003bcc <WriteChar+0x6f4>)
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	089b      	lsrs	r3, r3, #2
 8003a74:	061b      	lsls	r3, r3, #24
 8003a76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003a84:	2106      	movs	r1, #6
 8003a86:	4852      	ldr	r0, [pc, #328]	; (8003bd0 <WriteChar+0x6f8>)
 8003a88:	f003 ff40 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003a8c:	4b4f      	ldr	r3, [pc, #316]	; (8003bcc <WriteChar+0x6f4>)
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	f003 0208 	and.w	r2, r3, #8
 8003a96:	4b4d      	ldr	r3, [pc, #308]	; (8003bcc <WriteChar+0x6f4>)
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	08db      	lsrs	r3, r3, #3
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f06f 020c 	mvn.w	r2, #12
 8003aac:	2107      	movs	r1, #7
 8003aae:	4848      	ldr	r0, [pc, #288]	; (8003bd0 <WriteChar+0x6f8>)
 8003ab0:	f003 ff2c 	bl	800790c <HAL_LCD_Write>
      break;
 8003ab4:	e085      	b.n	8003bc2 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003ab6:	4b45      	ldr	r3, [pc, #276]	; (8003bcc <WriteChar+0x6f4>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	045b      	lsls	r3, r3, #17
 8003abc:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003ac0:	4b42      	ldr	r3, [pc, #264]	; (8003bcc <WriteChar+0x6f4>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	085b      	lsrs	r3, r3, #1
 8003ac6:	021b      	lsls	r3, r3, #8
 8003ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003acc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003ace:	4b3f      	ldr	r3, [pc, #252]	; (8003bcc <WriteChar+0x6f4>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	089b      	lsrs	r3, r3, #2
 8003ad4:	025b      	lsls	r3, r3, #9
 8003ad6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ada:	431a      	orrs	r2, r3
 8003adc:	4b3b      	ldr	r3, [pc, #236]	; (8003bcc <WriteChar+0x6f4>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	08db      	lsrs	r3, r3, #3
 8003ae2:	069b      	lsls	r3, r3, #26
 8003ae4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	4a39      	ldr	r2, [pc, #228]	; (8003bd4 <WriteChar+0x6fc>)
 8003af0:	2100      	movs	r1, #0
 8003af2:	4837      	ldr	r0, [pc, #220]	; (8003bd0 <WriteChar+0x6f8>)
 8003af4:	f003 ff0a 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003af8:	4b34      	ldr	r3, [pc, #208]	; (8003bcc <WriteChar+0x6f4>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	045b      	lsls	r3, r3, #17
 8003afe:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003b02:	4b32      	ldr	r3, [pc, #200]	; (8003bcc <WriteChar+0x6f4>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	085b      	lsrs	r3, r3, #1
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b0e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003b10:	4b2e      	ldr	r3, [pc, #184]	; (8003bcc <WriteChar+0x6f4>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	089b      	lsrs	r3, r3, #2
 8003b16:	025b      	lsls	r3, r3, #9
 8003b18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b1c:	431a      	orrs	r2, r3
 8003b1e:	4b2b      	ldr	r3, [pc, #172]	; (8003bcc <WriteChar+0x6f4>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	08db      	lsrs	r3, r3, #3
 8003b24:	069b      	lsls	r3, r3, #26
 8003b26:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	4a28      	ldr	r2, [pc, #160]	; (8003bd4 <WriteChar+0x6fc>)
 8003b32:	2102      	movs	r1, #2
 8003b34:	4826      	ldr	r0, [pc, #152]	; (8003bd0 <WriteChar+0x6f8>)
 8003b36:	f003 fee9 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003b3a:	4b24      	ldr	r3, [pc, #144]	; (8003bcc <WriteChar+0x6f4>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	045b      	lsls	r3, r3, #17
 8003b40:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003b44:	4b21      	ldr	r3, [pc, #132]	; (8003bcc <WriteChar+0x6f4>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	085b      	lsrs	r3, r3, #1
 8003b4a:	021b      	lsls	r3, r3, #8
 8003b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b50:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003b52:	4b1e      	ldr	r3, [pc, #120]	; (8003bcc <WriteChar+0x6f4>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	089b      	lsrs	r3, r3, #2
 8003b58:	025b      	lsls	r3, r3, #9
 8003b5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	4b1a      	ldr	r3, [pc, #104]	; (8003bcc <WriteChar+0x6f4>)
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	08db      	lsrs	r3, r3, #3
 8003b66:	069b      	lsls	r3, r3, #26
 8003b68:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	4a18      	ldr	r2, [pc, #96]	; (8003bd4 <WriteChar+0x6fc>)
 8003b74:	2104      	movs	r1, #4
 8003b76:	4816      	ldr	r0, [pc, #88]	; (8003bd0 <WriteChar+0x6f8>)
 8003b78:	f003 fec8 	bl	800790c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003b7c:	4b13      	ldr	r3, [pc, #76]	; (8003bcc <WriteChar+0x6f4>)
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	045b      	lsls	r3, r3, #17
 8003b82:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003b86:	4b11      	ldr	r3, [pc, #68]	; (8003bcc <WriteChar+0x6f4>)
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	085b      	lsrs	r3, r3, #1
 8003b8c:	021b      	lsls	r3, r3, #8
 8003b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b92:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003b94:	4b0d      	ldr	r3, [pc, #52]	; (8003bcc <WriteChar+0x6f4>)
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	089b      	lsrs	r3, r3, #2
 8003b9a:	025b      	lsls	r3, r3, #9
 8003b9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ba0:	431a      	orrs	r2, r3
 8003ba2:	4b0a      	ldr	r3, [pc, #40]	; (8003bcc <WriteChar+0x6f4>)
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	08db      	lsrs	r3, r3, #3
 8003ba8:	069b      	lsls	r3, r3, #26
 8003baa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	4a07      	ldr	r2, [pc, #28]	; (8003bd4 <WriteChar+0x6fc>)
 8003bb6:	2106      	movs	r1, #6
 8003bb8:	4805      	ldr	r0, [pc, #20]	; (8003bd0 <WriteChar+0x6f8>)
 8003bba:	f003 fea7 	bl	800790c <HAL_LCD_Write>
      break;
 8003bbe:	e000      	b.n	8003bc2 <WriteChar+0x6ea>

    default:
      break;
 8003bc0:	bf00      	nop
  }
}
 8003bc2:	bf00      	nop
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	20001c54 	.word	0x20001c54
 8003bd0:	20001c64 	.word	0x20001c64
 8003bd4:	fbfdfcff 	.word	0xfbfdfcff

08003bd8 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8003bde:	4b23      	ldr	r3, [pc, #140]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003be0:	4a23      	ldr	r2, [pc, #140]	; (8003c70 <BSP_QSPI_Init+0x98>)
 8003be2:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8003be4:	4821      	ldr	r0, [pc, #132]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003be6:	f004 f8c1 	bl	8007d6c <HAL_QSPI_DeInit>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e037      	b.n	8003c64 <BSP_QSPI_Init+0x8c>
  }

  /* System level initialization */
  QSPI_MspInit();
 8003bf4:	f000 f880 	bl	8003cf8 <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8003bf8:	4b1c      	ldr	r3, [pc, #112]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 8003bfe:	4b1b      	ldr	r3, [pc, #108]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003c00:	2204      	movs	r2, #4
 8003c02:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_NONE;
 8003c04:	4b19      	ldr	r3, [pc, #100]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	60da      	str	r2, [r3, #12]
 8003c0a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c0e:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	fa93 f3a3 	rbit	r3, r3
 8003c16:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003c18:	683b      	ldr	r3, [r7, #0]
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 8003c1a:	fab3 f383 	clz	r3, r3
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	461a      	mov	r2, r3
 8003c22:	4b12      	ldr	r3, [pc, #72]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003c24:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8003c26:	4b11      	ldr	r3, [pc, #68]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8003c2c:	4b0f      	ldr	r3, [pc, #60]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8003c32:	480e      	ldr	r0, [pc, #56]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003c34:	f004 f816 	bl	8007c64 <HAL_QSPI_Init>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <BSP_QSPI_Init+0x6a>
  {
    return QSPI_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e010      	b.n	8003c64 <BSP_QSPI_Init+0x8c>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 8003c42:	480a      	ldr	r0, [pc, #40]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003c44:	f000 f8a4 	bl	8003d90 <QSPI_ResetMemory>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <BSP_QSPI_Init+0x7a>
  {
    return QSPI_NOT_SUPPORTED;
 8003c4e:	2304      	movs	r3, #4
 8003c50:	e008      	b.n	8003c64 <BSP_QSPI_Init+0x8c>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 8003c52:	4806      	ldr	r0, [pc, #24]	; (8003c6c <BSP_QSPI_Init+0x94>)
 8003c54:	f000 f8e0 	bl	8003e18 <QSPI_DummyCyclesCfg>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 8003c5e:	2304      	movs	r3, #4
 8003c60:	e000      	b.n	8003c64 <BSP_QSPI_Init+0x8c>
  }

  return QSPI_OK;
 8003c62:	2300      	movs	r3, #0
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3708      	adds	r7, #8
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	20001ca0 	.word	0x20001ca0
 8003c70:	a0001000 	.word	0xa0001000

08003c74 <BSP_QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b092      	sub	sp, #72	; 0x48
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003c80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c84:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 8003c86:	23eb      	movs	r3, #235	; 0xeb
 8003c88:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8003c8a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8003c90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c94:	61fb      	str	r3, [r7, #28]
  sCommand.Address           = ReadAddr;
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8003c9e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8003ca2:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8003ca4:	230a      	movs	r3, #10
 8003ca6:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = Size;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003cac:	2300      	movs	r3, #0
 8003cae:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003cb8:	f107 0310 	add.w	r3, r7, #16
 8003cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	480c      	ldr	r0, [pc, #48]	; (8003cf4 <BSP_QSPI_Read+0x80>)
 8003cc4:	f004 fa22 	bl	800810c <HAL_QSPI_Command>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <BSP_QSPI_Read+0x5e>
  {
    return QSPI_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e00b      	b.n	8003cea <BSP_QSPI_Read+0x76>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cd6:	68f9      	ldr	r1, [r7, #12]
 8003cd8:	4806      	ldr	r0, [pc, #24]	; (8003cf4 <BSP_QSPI_Read+0x80>)
 8003cda:	f004 fb0c 	bl	80082f6 <HAL_QSPI_Receive>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <BSP_QSPI_Read+0x74>
  {
    return QSPI_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e000      	b.n	8003cea <BSP_QSPI_Read+0x76>
  }

  return QSPI_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3748      	adds	r7, #72	; 0x48
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	20001ca0 	.word	0x20001ca0

08003cf8 <QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
static void QSPI_MspInit(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b088      	sub	sp, #32
 8003cfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8003cfe:	4a22      	ldr	r2, [pc, #136]	; (8003d88 <QSPI_MspInit+0x90>)
 8003d00:	4b21      	ldr	r3, [pc, #132]	; (8003d88 <QSPI_MspInit+0x90>)
 8003d02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d08:	6513      	str	r3, [r2, #80]	; 0x50
 8003d0a:	4b1f      	ldr	r3, [pc, #124]	; (8003d88 <QSPI_MspInit+0x90>)
 8003d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d12:	60bb      	str	r3, [r7, #8]
 8003d14:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 8003d16:	4a1c      	ldr	r2, [pc, #112]	; (8003d88 <QSPI_MspInit+0x90>)
 8003d18:	4b1b      	ldr	r3, [pc, #108]	; (8003d88 <QSPI_MspInit+0x90>)
 8003d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d20:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 8003d22:	4a19      	ldr	r2, [pc, #100]	; (8003d88 <QSPI_MspInit+0x90>)
 8003d24:	4b18      	ldr	r3, [pc, #96]	; (8003d88 <QSPI_MspInit+0x90>)
 8003d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d2c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d2e:	4a16      	ldr	r2, [pc, #88]	; (8003d88 <QSPI_MspInit+0x90>)
 8003d30:	4b15      	ldr	r3, [pc, #84]	; (8003d88 <QSPI_MspInit+0x90>)
 8003d32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d34:	f043 0310 	orr.w	r3, r3, #16
 8003d38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d3a:	4b13      	ldr	r3, [pc, #76]	; (8003d88 <QSPI_MspInit+0x90>)
 8003d3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d3e:	f003 0310 	and.w	r3, r3, #16
 8003d42:	607b      	str	r3, [r7, #4]
 8003d44:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 8003d46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8003d50:	2301      	movs	r3, #1
 8003d52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d54:	2303      	movs	r3, #3
 8003d56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003d58:	230a      	movs	r3, #10
 8003d5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d5c:	f107 030c 	add.w	r3, r7, #12
 8003d60:	4619      	mov	r1, r3
 8003d62:	480a      	ldr	r0, [pc, #40]	; (8003d8c <QSPI_MspInit+0x94>)
 8003d64:	f001 f866 	bl	8004e34 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 8003d68:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8003d6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d72:	f107 030c 	add.w	r3, r7, #12
 8003d76:	4619      	mov	r1, r3
 8003d78:	4804      	ldr	r0, [pc, #16]	; (8003d8c <QSPI_MspInit+0x94>)
 8003d7a:	f001 f85b 	bl	8004e34 <HAL_GPIO_Init>
}
 8003d7e:	bf00      	nop
 8003d80:	3720      	adds	r7, #32
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	48001000 	.word	0x48001000

08003d90 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b090      	sub	sp, #64	; 0x40
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003d98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d9c:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8003d9e:	2366      	movs	r3, #102	; 0x66
 8003da0:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8003da2:	2300      	movs	r3, #0
 8003da4:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003da6:	2300      	movs	r3, #0
 8003da8:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8003daa:	2300      	movs	r3, #0
 8003dac:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8003dae:	2300      	movs	r3, #0
 8003db0:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003db2:	2300      	movs	r3, #0
 8003db4:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003db6:	2300      	movs	r3, #0
 8003db8:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003dbe:	f107 0308 	add.w	r3, r7, #8
 8003dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	4812      	ldr	r0, [pc, #72]	; (8003e14 <QSPI_ResetMemory+0x84>)
 8003dca:	f004 f99f 	bl	800810c <HAL_QSPI_Command>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e019      	b.n	8003e0c <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8003dd8:	2399      	movs	r3, #153	; 0x99
 8003dda:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003ddc:	f107 0308 	add.w	r3, r7, #8
 8003de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003de4:	4619      	mov	r1, r3
 8003de6:	480b      	ldr	r0, [pc, #44]	; (8003e14 <QSPI_ResetMemory+0x84>)
 8003de8:	f004 f990 	bl	800810c <HAL_QSPI_Command>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d001      	beq.n	8003df6 <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e00a      	b.n	8003e0c <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8003df6:	f241 3188 	movw	r1, #5000	; 0x1388
 8003dfa:	4806      	ldr	r0, [pc, #24]	; (8003e14 <QSPI_ResetMemory+0x84>)
 8003dfc:	f000 f8ce 	bl	8003f9c <QSPI_AutoPollingMemReady>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d001      	beq.n	8003e0a <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e000      	b.n	8003e0c <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3740      	adds	r7, #64	; 0x40
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	20001ca0 	.word	0x20001ca0

08003e18 <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b094      	sub	sp, #80	; 0x50
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003e20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e24:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 8003e26:	2385      	movs	r3, #133	; 0x85
 8003e28:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8003e32:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e36:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003e40:	2300      	movs	r3, #0
 8003e42:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003e44:	2300      	movs	r3, #0
 8003e46:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003e4c:	f107 0310 	add.w	r3, r7, #16
 8003e50:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e54:	4619      	mov	r1, r3
 8003e56:	482a      	ldr	r0, [pc, #168]	; (8003f00 <QSPI_DummyCyclesCfg+0xe8>)
 8003e58:	f004 f958 	bl	800810c <HAL_QSPI_Command>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e047      	b.n	8003ef6 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003e66:	f107 030f 	add.w	r3, r7, #15
 8003e6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e6e:	4619      	mov	r1, r3
 8003e70:	4823      	ldr	r0, [pc, #140]	; (8003f00 <QSPI_DummyCyclesCfg+0xe8>)
 8003e72:	f004 fa40 	bl	80082f6 <HAL_QSPI_Receive>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d001      	beq.n	8003e80 <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e03a      	b.n	8003ef6 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8003e80:	481f      	ldr	r0, [pc, #124]	; (8003f00 <QSPI_DummyCyclesCfg+0xe8>)
 8003e82:	f000 f83f 	bl	8003f04 <QSPI_WriteEnable>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e032      	b.n	8003ef6 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 8003e90:	2381      	movs	r3, #129	; 0x81
 8003e92:	613b      	str	r3, [r7, #16]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 8003e94:	7bfb      	ldrb	r3, [r7, #15]
 8003e96:	b25b      	sxtb	r3, r3
 8003e98:	f003 030f 	and.w	r3, r3, #15
 8003e9c:	b25a      	sxtb	r2, r3
 8003e9e:	23f0      	movs	r3, #240	; 0xf0
 8003ea0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ea4:	fa93 f3a3 	rbit	r3, r3
 8003ea8:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003eaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eac:	fab3 f383 	clz	r3, r3
 8003eb0:	210a      	movs	r1, #10
 8003eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb6:	b25b      	sxtb	r3, r3
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	b25b      	sxtb	r3, r3
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	73fb      	strb	r3, [r7, #15]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003ec0:	f107 0310 	add.w	r3, r7, #16
 8003ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec8:	4619      	mov	r1, r3
 8003eca:	480d      	ldr	r0, [pc, #52]	; (8003f00 <QSPI_DummyCyclesCfg+0xe8>)
 8003ecc:	f004 f91e 	bl	800810c <HAL_QSPI_Command>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <QSPI_DummyCyclesCfg+0xc2>
  {
    return QSPI_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e00d      	b.n	8003ef6 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003eda:	f107 030f 	add.w	r3, r7, #15
 8003ede:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4806      	ldr	r0, [pc, #24]	; (8003f00 <QSPI_DummyCyclesCfg+0xe8>)
 8003ee6:	f004 f971 	bl	80081cc <HAL_QSPI_Transmit>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <QSPI_DummyCyclesCfg+0xdc>
  {
    return QSPI_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e000      	b.n	8003ef6 <QSPI_DummyCyclesCfg+0xde>
  }

  return QSPI_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3750      	adds	r7, #80	; 0x50
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	20001ca0 	.word	0x20001ca0

08003f04 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b096      	sub	sp, #88	; 0x58
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003f0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f10:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8003f12:	2306      	movs	r3, #6
 8003f14:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8003f16:	2300      	movs	r3, #0
 8003f18:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8003f22:	2300      	movs	r3, #0
 8003f24:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003f26:	2300      	movs	r3, #0
 8003f28:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003f32:	f107 0320 	add.w	r3, r7, #32
 8003f36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4816      	ldr	r0, [pc, #88]	; (8003f98 <QSPI_WriteEnable+0x94>)
 8003f3e:	f004 f8e5 	bl	800810c <HAL_QSPI_Command>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e020      	b.n	8003f8e <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 8003f50:	2302      	movs	r3, #2
 8003f52:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8003f54:	2300      	movs	r3, #0
 8003f56:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8003f5c:	2310      	movs	r3, #16
 8003f5e:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8003f60:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003f64:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 8003f66:	2305      	movs	r3, #5
 8003f68:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8003f6a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f6e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003f70:	f107 0208 	add.w	r2, r7, #8
 8003f74:	f107 0120 	add.w	r1, r7, #32
 8003f78:	f241 3388 	movw	r3, #5000	; 0x1388
 8003f7c:	4806      	ldr	r0, [pc, #24]	; (8003f98 <QSPI_WriteEnable+0x94>)
 8003f7e:	f004 fa5a 	bl	8008436 <HAL_QSPI_AutoPolling>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d001      	beq.n	8003f8c <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e000      	b.n	8003f8e <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3758      	adds	r7, #88	; 0x58
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	20001ca0 	.word	0x20001ca0

08003f9c <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b096      	sub	sp, #88	; 0x58
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003fa6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003faa:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8003fac:	2305      	movs	r3, #5
 8003fae:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8003fb8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fbc:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8003fde:	2310      	movs	r3, #16
 8003fe0:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8003fe2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003fe6:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8003fe8:	f107 0208 	add.w	r2, r7, #8
 8003fec:	f107 0120 	add.w	r1, r7, #32
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	4806      	ldr	r0, [pc, #24]	; (800400c <QSPI_AutoPollingMemReady+0x70>)
 8003ff4:	f004 fa1f 	bl	8008436 <HAL_QSPI_AutoPolling>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d001      	beq.n	8004002 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e000      	b.n	8004004 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3758      	adds	r7, #88	; 0x58
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	20001ca0 	.word	0x20001ca0

08004010 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004010:	b480      	push	{r7}
 8004012:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004014:	4a17      	ldr	r2, [pc, #92]	; (8004074 <SystemInit+0x64>)
 8004016:	4b17      	ldr	r3, [pc, #92]	; (8004074 <SystemInit+0x64>)
 8004018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004020:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004024:	4a14      	ldr	r2, [pc, #80]	; (8004078 <SystemInit+0x68>)
 8004026:	4b14      	ldr	r3, [pc, #80]	; (8004078 <SystemInit+0x68>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f043 0301 	orr.w	r3, r3, #1
 800402e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004030:	4b11      	ldr	r3, [pc, #68]	; (8004078 <SystemInit+0x68>)
 8004032:	2200      	movs	r2, #0
 8004034:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004036:	4a10      	ldr	r2, [pc, #64]	; (8004078 <SystemInit+0x68>)
 8004038:	4b0f      	ldr	r3, [pc, #60]	; (8004078 <SystemInit+0x68>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004040:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004044:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004046:	4b0c      	ldr	r3, [pc, #48]	; (8004078 <SystemInit+0x68>)
 8004048:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800404c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800404e:	4a0a      	ldr	r2, [pc, #40]	; (8004078 <SystemInit+0x68>)
 8004050:	4b09      	ldr	r3, [pc, #36]	; (8004078 <SystemInit+0x68>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004058:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800405a:	4b07      	ldr	r3, [pc, #28]	; (8004078 <SystemInit+0x68>)
 800405c:	2200      	movs	r2, #0
 800405e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004060:	4b04      	ldr	r3, [pc, #16]	; (8004074 <SystemInit+0x64>)
 8004062:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004066:	609a      	str	r2, [r3, #8]
#endif
}
 8004068:	bf00      	nop
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	e000ed00 	.word	0xe000ed00
 8004078:	40021000 	.word	0x40021000

0800407c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004080:	2003      	movs	r0, #3
 8004082:	f000 f941 	bl	8004308 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004086:	2000      	movs	r0, #0
 8004088:	f000 f806 	bl	8004098 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800408c:	f7fd fb74 	bl	8001778 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	bd80      	pop	{r7, pc}
	...

08004098 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80040a0:	4b09      	ldr	r3, [pc, #36]	; (80040c8 <HAL_InitTick+0x30>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a09      	ldr	r2, [pc, #36]	; (80040cc <HAL_InitTick+0x34>)
 80040a6:	fba2 2303 	umull	r2, r3, r2, r3
 80040aa:	099b      	lsrs	r3, r3, #6
 80040ac:	4618      	mov	r0, r3
 80040ae:	f000 f96e 	bl	800438e <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80040b2:	2200      	movs	r2, #0
 80040b4:	6879      	ldr	r1, [r7, #4]
 80040b6:	f04f 30ff 	mov.w	r0, #4294967295
 80040ba:	f000 f930 	bl	800431e <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3708      	adds	r7, #8
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	2000003c 	.word	0x2000003c
 80040cc:	10624dd3 	.word	0x10624dd3

080040d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  uwTick++;
 80040d4:	4b04      	ldr	r3, [pc, #16]	; (80040e8 <HAL_IncTick+0x18>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	3301      	adds	r3, #1
 80040da:	4a03      	ldr	r2, [pc, #12]	; (80040e8 <HAL_IncTick+0x18>)
 80040dc:	6013      	str	r3, [r2, #0]
}
 80040de:	bf00      	nop
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr
 80040e8:	20001ce4 	.word	0x20001ce4

080040ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
  return uwTick;
 80040f0:	4b03      	ldr	r3, [pc, #12]	; (8004100 <HAL_GetTick+0x14>)
 80040f2:	681b      	ldr	r3, [r3, #0]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	20001ce4 	.word	0x20001ce4

08004104 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800410c:	f7ff ffee 	bl	80040ec <HAL_GetTick>
 8004110:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800411c:	d002      	beq.n	8004124 <HAL_Delay+0x20>
  {
    wait++;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	3301      	adds	r3, #1
 8004122:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8004124:	bf00      	nop
 8004126:	f7ff ffe1 	bl	80040ec <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	1ad2      	subs	r2, r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	429a      	cmp	r2, r3
 8004134:	d3f7      	bcc.n	8004126 <HAL_Delay+0x22>
  {
  }
}
 8004136:	bf00      	nop
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
	...

08004140 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004140:	b480      	push	{r7}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f003 0307 	and.w	r3, r3, #7
 800414e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004150:	4b0c      	ldr	r3, [pc, #48]	; (8004184 <NVIC_SetPriorityGrouping+0x44>)
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004156:	68ba      	ldr	r2, [r7, #8]
 8004158:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800415c:	4013      	ands	r3, r2
 800415e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004168:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800416c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004172:	4a04      	ldr	r2, [pc, #16]	; (8004184 <NVIC_SetPriorityGrouping+0x44>)
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	60d3      	str	r3, [r2, #12]
}
 8004178:	bf00      	nop
 800417a:	3714      	adds	r7, #20
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr
 8004184:	e000ed00 	.word	0xe000ed00

08004188 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800418c:	4b04      	ldr	r3, [pc, #16]	; (80041a0 <NVIC_GetPriorityGrouping+0x18>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	0a1b      	lsrs	r3, r3, #8
 8004192:	f003 0307 	and.w	r3, r3, #7
}
 8004196:	4618      	mov	r0, r3
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	e000ed00 	.word	0xe000ed00

080041a4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	4603      	mov	r3, r0
 80041ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80041ae:	4909      	ldr	r1, [pc, #36]	; (80041d4 <NVIC_EnableIRQ+0x30>)
 80041b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041b4:	095b      	lsrs	r3, r3, #5
 80041b6:	79fa      	ldrb	r2, [r7, #7]
 80041b8:	f002 021f 	and.w	r2, r2, #31
 80041bc:	2001      	movs	r0, #1
 80041be:	fa00 f202 	lsl.w	r2, r0, r2
 80041c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80041c6:	bf00      	nop
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	e000e100 	.word	0xe000e100

080041d8 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	4603      	mov	r3, r0
 80041e0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80041e2:	4909      	ldr	r1, [pc, #36]	; (8004208 <NVIC_DisableIRQ+0x30>)
 80041e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e8:	095b      	lsrs	r3, r3, #5
 80041ea:	79fa      	ldrb	r2, [r7, #7]
 80041ec:	f002 021f 	and.w	r2, r2, #31
 80041f0:	2001      	movs	r0, #1
 80041f2:	fa00 f202 	lsl.w	r2, r0, r2
 80041f6:	3320      	adds	r3, #32
 80041f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr
 8004208:	e000e100 	.word	0xe000e100

0800420c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	6039      	str	r1, [r7, #0]
 8004216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8004218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800421c:	2b00      	cmp	r3, #0
 800421e:	da0b      	bge.n	8004238 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004220:	490d      	ldr	r1, [pc, #52]	; (8004258 <NVIC_SetPriority+0x4c>)
 8004222:	79fb      	ldrb	r3, [r7, #7]
 8004224:	f003 030f 	and.w	r3, r3, #15
 8004228:	3b04      	subs	r3, #4
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	b2d2      	uxtb	r2, r2
 800422e:	0112      	lsls	r2, r2, #4
 8004230:	b2d2      	uxtb	r2, r2
 8004232:	440b      	add	r3, r1
 8004234:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004236:	e009      	b.n	800424c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004238:	4908      	ldr	r1, [pc, #32]	; (800425c <NVIC_SetPriority+0x50>)
 800423a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	0112      	lsls	r2, r2, #4
 8004244:	b2d2      	uxtb	r2, r2
 8004246:	440b      	add	r3, r1
 8004248:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	e000ed00 	.word	0xe000ed00
 800425c:	e000e100 	.word	0xe000e100

08004260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004260:	b480      	push	{r7}
 8004262:	b089      	sub	sp, #36	; 0x24
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f003 0307 	and.w	r3, r3, #7
 8004272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	f1c3 0307 	rsb	r3, r3, #7
 800427a:	2b04      	cmp	r3, #4
 800427c:	bf28      	it	cs
 800427e:	2304      	movcs	r3, #4
 8004280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	3304      	adds	r3, #4
 8004286:	2b06      	cmp	r3, #6
 8004288:	d902      	bls.n	8004290 <NVIC_EncodePriority+0x30>
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	3b03      	subs	r3, #3
 800428e:	e000      	b.n	8004292 <NVIC_EncodePriority+0x32>
 8004290:	2300      	movs	r3, #0
 8004292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004294:	2201      	movs	r2, #1
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	fa02 f303 	lsl.w	r3, r2, r3
 800429c:	1e5a      	subs	r2, r3, #1
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	401a      	ands	r2, r3
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042a6:	2101      	movs	r1, #1
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	fa01 f303 	lsl.w	r3, r1, r3
 80042ae:	1e59      	subs	r1, r3, #1
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042b4:	4313      	orrs	r3, r2
         );
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3724      	adds	r7, #36	; 0x24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042d4:	d301      	bcc.n	80042da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042d6:	2301      	movs	r3, #1
 80042d8:	e00f      	b.n	80042fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042da:	4a0a      	ldr	r2, [pc, #40]	; (8004304 <SysTick_Config+0x40>)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3b01      	subs	r3, #1
 80042e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042e2:	210f      	movs	r1, #15
 80042e4:	f04f 30ff 	mov.w	r0, #4294967295
 80042e8:	f7ff ff90 	bl	800420c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042ec:	4b05      	ldr	r3, [pc, #20]	; (8004304 <SysTick_Config+0x40>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042f2:	4b04      	ldr	r3, [pc, #16]	; (8004304 <SysTick_Config+0x40>)
 80042f4:	2207      	movs	r2, #7
 80042f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	e000e010 	.word	0xe000e010

08004308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ff15 	bl	8004140 <NVIC_SetPriorityGrouping>
}
 8004316:	bf00      	nop
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b086      	sub	sp, #24
 8004322:	af00      	add	r7, sp, #0
 8004324:	4603      	mov	r3, r0
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	607a      	str	r2, [r7, #4]
 800432a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800432c:	2300      	movs	r3, #0
 800432e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004330:	f7ff ff2a 	bl	8004188 <NVIC_GetPriorityGrouping>
 8004334:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68b9      	ldr	r1, [r7, #8]
 800433a:	6978      	ldr	r0, [r7, #20]
 800433c:	f7ff ff90 	bl	8004260 <NVIC_EncodePriority>
 8004340:	4602      	mov	r2, r0
 8004342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004346:	4611      	mov	r1, r2
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff ff5f 	bl	800420c <NVIC_SetPriority>
}
 800434e:	bf00      	nop
 8004350:	3718      	adds	r7, #24
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b082      	sub	sp, #8
 800435a:	af00      	add	r7, sp, #0
 800435c:	4603      	mov	r3, r0
 800435e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ff1d 	bl	80041a4 <NVIC_EnableIRQ>
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b082      	sub	sp, #8
 8004376:	af00      	add	r7, sp, #0
 8004378:	4603      	mov	r3, r0
 800437a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800437c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004380:	4618      	mov	r0, r3
 8004382:	f7ff ff29 	bl	80041d8 <NVIC_DisableIRQ>
}
 8004386:	bf00      	nop
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800438e:	b580      	push	{r7, lr}
 8004390:	b082      	sub	sp, #8
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7ff ff94 	bl	80042c4 <SysTick_Config>
 800439c:	4603      	mov	r3, r0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
	...

080043a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2b04      	cmp	r3, #4
 80043b4:	d106      	bne.n	80043c4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80043b6:	4a09      	ldr	r2, [pc, #36]	; (80043dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80043b8:	4b08      	ldr	r3, [pc, #32]	; (80043dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f043 0304 	orr.w	r3, r3, #4
 80043c0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80043c2:	e005      	b.n	80043d0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80043c4:	4a05      	ldr	r2, [pc, #20]	; (80043dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80043c6:	4b05      	ldr	r3, [pc, #20]	; (80043dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f023 0304 	bic.w	r3, r3, #4
 80043ce:	6013      	str	r3, [r2, #0]
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr
 80043dc:	e000e010 	.word	0xe000e010

080043e0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80043e4:	f000 f802 	bl	80043ec <HAL_SYSTICK_Callback>
}
 80043e8:	bf00      	nop
 80043ea:	bd80      	pop	{r7, pc}

080043ec <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80043f0:	bf00      	nop
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr

080043fa <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80043fa:	b580      	push	{r7, lr}
 80043fc:	b082      	sub	sp, #8
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d101      	bne.n	800440c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e014      	b.n	8004436 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	791b      	ldrb	r3, [r3, #4]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d105      	bne.n	8004422 <HAL_DAC_Init+0x28>
  {  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f7fc f919 	bl	8000654 <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2202      	movs	r2, #2
 8004426:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b088      	sub	sp, #32
 8004442:	af00      	add	r7, sp, #0
 8004444:	60f8      	str	r0, [r7, #12]
 8004446:	60b9      	str	r1, [r7, #8]
 8004448:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800444a:	2300      	movs	r3, #0
 800444c:	61fb      	str	r3, [r7, #28]
 800444e:	2300      	movs	r3, #0
 8004450:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8004452:	2300      	movs	r3, #0
 8004454:	617b      	str	r3, [r7, #20]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime)); 
  }
  assert_param(IS_DAC_CHANNEL(Channel));
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	795b      	ldrb	r3, [r3, #5]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d101      	bne.n	8004462 <HAL_DAC_ConfigChannel+0x24>
 800445e:	2302      	movs	r3, #2
 8004460:	e0ef      	b.n	8004642 <HAL_DAC_ConfigChannel+0x204>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2201      	movs	r2, #1
 8004466:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2202      	movs	r2, #2
 800446c:	711a      	strb	r2, [r3, #4]
  
  if(sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2b04      	cmp	r3, #4
 8004474:	d16c      	bne.n	8004550 <HAL_DAC_ConfigChannel+0x112>
  /* Sample on old configuration */ 
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d137      	bne.n	80044ec <HAL_DAC_ConfigChannel+0xae>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800447c:	f7ff fe36 	bl	80040ec <HAL_GetTick>
 8004480:	6178      	str	r0, [r7, #20]
      
      /* SHSR1 can be written when BWST1  equals RESET */
      while (((hdac->Instance->SR) & DAC_SR_BWST1)!= RESET)
 8004482:	e011      	b.n	80044a8 <HAL_DAC_ConfigChannel+0x6a>
      {
        /* Check for the Timeout */
        if((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004484:	f7ff fe32 	bl	80040ec <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b01      	cmp	r3, #1
 8004490:	d90a      	bls.n	80044a8 <HAL_DAC_ConfigChannel+0x6a>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	f043 0208 	orr.w	r2, r3, #8
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2203      	movs	r2, #3
 80044a2:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e0cc      	b.n	8004642 <HAL_DAC_ConfigChannel+0x204>
      while (((hdac->Instance->SR) & DAC_SR_BWST1)!= RESET)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1e6      	bne.n	8004484 <HAL_DAC_ConfigChannel+0x46>
        }
      }
      HAL_Delay(1);
 80044b6:	2001      	movs	r0, #1
 80044b8:	f7ff fe24 	bl	8004104 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68ba      	ldr	r2, [r7, #8]
 80044c2:	6992      	ldr	r2, [r2, #24]
 80044c4:	641a      	str	r2, [r3, #64]	; 0x40
 80044c6:	e01e      	b.n	8004506 <HAL_DAC_ConfigChannel+0xc8>
      /* SHSR2 can be written when BWST2 equals RESET */

      while (((hdac->Instance->SR) & DAC_SR_BWST2)!= RESET)
      {
        /* Check for the Timeout */
        if((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80044c8:	f7ff fe10 	bl	80040ec <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d90a      	bls.n	80044ec <HAL_DAC_ConfigChannel+0xae>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	f043 0208 	orr.w	r2, r3, #8
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2203      	movs	r2, #3
 80044e6:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e0aa      	b.n	8004642 <HAL_DAC_ConfigChannel+0x204>
      while (((hdac->Instance->SR) & DAC_SR_BWST2)!= RESET)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	dbe8      	blt.n	80044c8 <HAL_DAC_ConfigChannel+0x8a>
        }
      }
      HAL_Delay(1);
 80044f6:	2001      	movs	r0, #1
 80044f8:	f7ff fe04 	bl	8004104 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68ba      	ldr	r2, [r7, #8]
 8004502:	6992      	ldr	r2, [r2, #24]
 8004504:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */   
    
    /* HoldTime */
    MODIFY_REG (hdac->Instance->SHHR, DAC_SHHR_THOLD1<<Channel, (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime)<<Channel);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	6812      	ldr	r2, [r2, #0]
 800450e:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8004510:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	fa00 f202 	lsl.w	r2, r0, r2
 800451a:	43d2      	mvns	r2, r2
 800451c:	4011      	ands	r1, r2
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	69d0      	ldr	r0, [r2, #28]
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	fa00 f202 	lsl.w	r2, r0, r2
 8004528:	430a      	orrs	r2, r1
 800452a:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG (hdac->Instance->SHRR, DAC_SHRR_TREFRESH1<<Channel, (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime)<<Channel);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	6812      	ldr	r2, [r2, #0]
 8004534:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8004536:	20ff      	movs	r0, #255	; 0xff
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	fa00 f202 	lsl.w	r2, r0, r2
 800453e:	43d2      	mvns	r2, r2
 8004540:	4011      	ands	r1, r2
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	6a10      	ldr	r0, [r2, #32]
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	fa00 f202 	lsl.w	r2, r0, r2
 800454c:	430a      	orrs	r2, r1
 800454e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
    
  if(sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	691b      	ldr	r3, [r3, #16]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d119      	bne.n	800458c <HAL_DAC_ConfigChannel+0x14e>
  /* USER TRIMMING */
  {
  /* Get the DAC CCR value */
  tmpreg1 = hdac->Instance->CCR;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800455e:	61fb      	str	r3, [r7, #28]
  /* Clear trimming value */
  tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << Channel);
 8004560:	221f      	movs	r2, #31
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	43db      	mvns	r3, r3
 800456a:	69fa      	ldr	r2, [r7, #28]
 800456c:	4013      	ands	r3, r2
 800456e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected trimming offset */
  tmpreg2 = sConfig->DAC_TrimmingValue;
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	695b      	ldr	r3, [r3, #20]
 8004574:	61bb      	str	r3, [r7, #24]
  /* Calculate CCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004576:	69ba      	ldr	r2, [r7, #24]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	69fa      	ldr	r2, [r7, #28]
 8004580:	4313      	orrs	r3, r2
 8004582:	61fb      	str	r3, [r7, #28]
  /* Write to DAC CCR */
  hdac->Instance->CCR = tmpreg1;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	69fa      	ldr	r2, [r7, #28]
 800458a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */
  
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004592:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODE2_0, DAC_MCR_MODE2_1 and DAC_MCR_MODE2_2 bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << Channel); 
 8004594:	2207      	movs	r2, #7
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	43db      	mvns	r3, r3
 800459e:	69fa      	ldr	r2, [r7, #28]
 80045a0:	4013      	ands	r3, r2
 80045a2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	431a      	orrs	r2, r3
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	61bb      	str	r3, [r7, #24]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80045b6:	69ba      	ldr	r2, [r7, #24]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	69fa      	ldr	r2, [r7, #28]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	69fa      	ldr	r2, [r7, #28]
 80045ca:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT (hdac->Instance->CR, DAC_CR_CEN1 << Channel);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	6812      	ldr	r2, [r2, #0]
 80045d4:	6811      	ldr	r1, [r2, #0]
 80045d6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	fa00 f202 	lsl.w	r2, r0, r2
 80045e0:	43d2      	mvns	r2, r2
 80045e2:	400a      	ands	r2, r1
 80045e4:	601a      	str	r2, [r3, #0]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << Channel); 
 80045ee:	f640 72fc 	movw	r2, #4092	; 0xffc
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	fa02 f303 	lsl.w	r3, r2, r3
 80045f8:	43db      	mvns	r3, r3
 80045fa:	69fa      	ldr	r2, [r7, #28]
 80045fc:	4013      	ands	r3, r2
 80045fe:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = (sConfig->DAC_Trigger);
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004606:	69ba      	ldr	r2, [r7, #24]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	fa02 f303 	lsl.w	r3, r2, r3
 800460e:	69fa      	ldr	r2, [r7, #28]
 8004610:	4313      	orrs	r3, r2
 8004612:	61fb      	str	r3, [r7, #28]
  }
  
#endif /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */  

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	69fa      	ldr	r2, [r7, #28]
 800461a:	601a      	str	r2, [r3, #0]
      
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	6812      	ldr	r2, [r2, #0]
 8004624:	6811      	ldr	r1, [r2, #0]
 8004626:	20c0      	movs	r0, #192	; 0xc0
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	fa00 f202 	lsl.w	r2, r0, r2
 800462e:	43d2      	mvns	r2, r2
 8004630:	400a      	ands	r2, r1
 8004632:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2201      	movs	r2, #1
 8004638:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3720      	adds	r7, #32
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
	...

0800464c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e0ac      	b.n	80047b8 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
  /* Check that channel has not been already initialized */
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4618      	mov	r0, r3
 8004664:	f000 f8b2 	bl	80047cc <DFSDM_GetChannelFromInstance>
 8004668:	4602      	mov	r2, r0
 800466a:	4b55      	ldr	r3, [pc, #340]	; (80047c0 <HAL_DFSDM_ChannelInit+0x174>)
 800466c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e09f      	b.n	80047b8 <HAL_DFSDM_ChannelInit+0x16c>
  }
  
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f7fc f87d 	bl	8000778 <HAL_DFSDM_ChannelMspInit>
  
  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800467e:	4b51      	ldr	r3, [pc, #324]	; (80047c4 <HAL_DFSDM_ChannelInit+0x178>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	3301      	adds	r3, #1
 8004684:	4a4f      	ldr	r2, [pc, #316]	; (80047c4 <HAL_DFSDM_ChannelInit+0x178>)
 8004686:	6013      	str	r3, [r2, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(v_dfsdm1ChannelCounter == 1)
 8004688:	4b4e      	ldr	r3, [pc, #312]	; (80047c4 <HAL_DFSDM_ChannelInit+0x178>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2b01      	cmp	r3, #1
 800468e:	d125      	bne.n	80046dc <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8004690:	4a4d      	ldr	r2, [pc, #308]	; (80047c8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004692:	4b4d      	ldr	r3, [pc, #308]	; (80047c8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800469a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800469c:	494a      	ldr	r1, [pc, #296]	; (80047c8 <HAL_DFSDM_ChannelInit+0x17c>)
 800469e:	4b4a      	ldr	r3, [pc, #296]	; (80047c8 <HAL_DFSDM_ChannelInit+0x17c>)
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	600b      	str	r3, [r1, #0]
    
    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80046aa:	4a47      	ldr	r2, [pc, #284]	; (80047c8 <HAL_DFSDM_ChannelInit+0x17c>)
 80046ac:	4b46      	ldr	r3, [pc, #280]	; (80047c8 <HAL_DFSDM_ChannelInit+0x17c>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80046b4:	6013      	str	r3, [r2, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	791b      	ldrb	r3, [r3, #4]
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d108      	bne.n	80046d0 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1) << 
 80046be:	4942      	ldr	r1, [pc, #264]	; (80047c8 <HAL_DFSDM_ChannelInit+0x17c>)
 80046c0:	4b41      	ldr	r3, [pc, #260]	; (80047c8 <HAL_DFSDM_ChannelInit+0x17c>)
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	3b01      	subs	r3, #1
 80046ca:	041b      	lsls	r3, r3, #16
 80046cc:	4313      	orrs	r3, r2
 80046ce:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80046d0:	4a3d      	ldr	r2, [pc, #244]	; (80047c8 <HAL_DFSDM_ChannelInit+0x17c>)
 80046d2:	4b3d      	ldr	r3, [pc, #244]	; (80047c8 <HAL_DFSDM_ChannelInit+0x17c>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80046da:	6013      	str	r3, [r2, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	6812      	ldr	r2, [r2, #0]
 80046e4:	6812      	ldr	r2, [r2, #0]
 80046e6:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80046ea:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6812      	ldr	r2, [r2, #0]
 80046f4:	6811      	ldr	r1, [r2, #0]
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	6910      	ldr	r0, [r2, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6952      	ldr	r2, [r2, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80046fe:	4310      	orrs	r0, r2
                                        hdfsdm_channel->Init.Input.Pins);
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	6992      	ldr	r2, [r2, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8004704:	4302      	orrs	r2, r0
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8004706:	430a      	orrs	r2, r1
 8004708:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	6812      	ldr	r2, [r2, #0]
 8004712:	6812      	ldr	r2, [r2, #0]
 8004714:	f022 020f 	bic.w	r2, r2, #15
 8004718:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6812      	ldr	r2, [r2, #0]
 8004722:	6811      	ldr	r1, [r2, #0]
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	69d0      	ldr	r0, [r2, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6a12      	ldr	r2, [r2, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 800472c:	4302      	orrs	r2, r0
 800472e:	430a      	orrs	r2, r1
 8004730:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6812      	ldr	r2, [r2, #0]
 800473a:	6892      	ldr	r2, [r2, #8]
 800473c:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8004740:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	6812      	ldr	r2, [r2, #0]
 800474a:	6891      	ldr	r1, [r2, #8]
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6a50      	ldr	r0, [r2, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004754:	3a01      	subs	r2, #1
 8004756:	0412      	lsls	r2, r2, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8004758:	4302      	orrs	r2, r0
 800475a:	430a      	orrs	r2, r1
 800475c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6812      	ldr	r2, [r2, #0]
 8004766:	6852      	ldr	r2, [r2, #4]
 8004768:	f002 0207 	and.w	r2, r2, #7
 800476c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	6812      	ldr	r2, [r2, #0]
 8004776:	6851      	ldr	r1, [r2, #4]
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800477c:	0210      	lsls	r0, r2, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004782:	00d2      	lsls	r2, r2, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8004784:	4302      	orrs	r2, r0
 8004786:	430a      	orrs	r2, r1
 8004788:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	6812      	ldr	r2, [r2, #0]
 8004792:	6812      	ldr	r2, [r2, #0]
 8004794:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004798:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2201      	movs	r2, #1
 800479e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 f810 	bl	80047cc <DFSDM_GetChannelFromInstance>
 80047ac:	4601      	mov	r1, r0
 80047ae:	4a04      	ldr	r2, [pc, #16]	; (80047c0 <HAL_DFSDM_ChannelInit+0x174>)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3708      	adds	r7, #8
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	20000164 	.word	0x20000164
 80047c4:	20000160 	.word	0x20000160
 80047c8:	40016000 	.word	0x40016000

080047cc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  uint32_t channel = 0xFF;
 80047d4:	23ff      	movs	r3, #255	; 0xff
 80047d6:	60fb      	str	r3, [r7, #12]
  
  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a1e      	ldr	r2, [pc, #120]	; (8004854 <DFSDM_GetChannelFromInstance+0x88>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d102      	bne.n	80047e6 <DFSDM_GetChannelFromInstance+0x1a>
  {
    channel = 0;
 80047e0:	2300      	movs	r3, #0
 80047e2:	60fb      	str	r3, [r7, #12]
 80047e4:	e02f      	b.n	8004846 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a1b      	ldr	r2, [pc, #108]	; (8004858 <DFSDM_GetChannelFromInstance+0x8c>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d102      	bne.n	80047f4 <DFSDM_GetChannelFromInstance+0x28>
  {
    channel = 1;
 80047ee:	2301      	movs	r3, #1
 80047f0:	60fb      	str	r3, [r7, #12]
 80047f2:	e028      	b.n	8004846 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel2)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	4a19      	ldr	r2, [pc, #100]	; (800485c <DFSDM_GetChannelFromInstance+0x90>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d102      	bne.n	8004802 <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 2;
 80047fc:	2302      	movs	r3, #2
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	e021      	b.n	8004846 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel3)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a16      	ldr	r2, [pc, #88]	; (8004860 <DFSDM_GetChannelFromInstance+0x94>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d102      	bne.n	8004810 <DFSDM_GetChannelFromInstance+0x44>
  {
    channel = 3;
 800480a:	2303      	movs	r3, #3
 800480c:	60fb      	str	r3, [r7, #12]
 800480e:	e01a      	b.n	8004846 <DFSDM_GetChannelFromInstance+0x7a>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if(Instance == DFSDM1_Channel4)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a14      	ldr	r2, [pc, #80]	; (8004864 <DFSDM_GetChannelFromInstance+0x98>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d102      	bne.n	800481e <DFSDM_GetChannelFromInstance+0x52>
  {
    channel = 4;
 8004818:	2304      	movs	r3, #4
 800481a:	60fb      	str	r3, [r7, #12]
 800481c:	e013      	b.n	8004846 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel5)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a11      	ldr	r2, [pc, #68]	; (8004868 <DFSDM_GetChannelFromInstance+0x9c>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d102      	bne.n	800482c <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 5;
 8004826:	2305      	movs	r3, #5
 8004828:	60fb      	str	r3, [r7, #12]
 800482a:	e00c      	b.n	8004846 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel6)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a0f      	ldr	r2, [pc, #60]	; (800486c <DFSDM_GetChannelFromInstance+0xa0>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d102      	bne.n	800483a <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 6;
 8004834:	2306      	movs	r3, #6
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	e005      	b.n	8004846 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel7)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a0c      	ldr	r2, [pc, #48]	; (8004870 <DFSDM_GetChannelFromInstance+0xa4>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d101      	bne.n	8004846 <DFSDM_GetChannelFromInstance+0x7a>
  {
    channel = 7;
 8004842:	2307      	movs	r3, #7
 8004844:	60fb      	str	r3, [r7, #12]
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return channel;
 8004846:	68fb      	ldr	r3, [r7, #12]
}
 8004848:	4618      	mov	r0, r3
 800484a:	3714      	adds	r7, #20
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr
 8004854:	40016000 	.word	0x40016000
 8004858:	40016020 	.word	0x40016020
 800485c:	40016040 	.word	0x40016040
 8004860:	40016060 	.word	0x40016060
 8004864:	40016080 	.word	0x40016080
 8004868:	400160a0 	.word	0x400160a0
 800486c:	400160c0 	.word	0x400160c0
 8004870:	400160e0 	.word	0x400160e0

08004874 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 800487c:	2300      	movs	r3, #0
 800487e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e09c      	b.n	80049c4 <HAL_DMA_Init+0x150>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	461a      	mov	r2, r3
 8004890:	4b4f      	ldr	r3, [pc, #316]	; (80049d0 <HAL_DMA_Init+0x15c>)
 8004892:	429a      	cmp	r2, r3
 8004894:	d80f      	bhi.n	80048b6 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	461a      	mov	r2, r3
 800489c:	4b4d      	ldr	r3, [pc, #308]	; (80049d4 <HAL_DMA_Init+0x160>)
 800489e:	4413      	add	r3, r2
 80048a0:	4a4d      	ldr	r2, [pc, #308]	; (80049d8 <HAL_DMA_Init+0x164>)
 80048a2:	fba2 2303 	umull	r2, r3, r2, r3
 80048a6:	091b      	lsrs	r3, r3, #4
 80048a8:	009a      	lsls	r2, r3, #2
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a4a      	ldr	r2, [pc, #296]	; (80049dc <HAL_DMA_Init+0x168>)
 80048b2:	641a      	str	r2, [r3, #64]	; 0x40
 80048b4:	e00e      	b.n	80048d4 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	461a      	mov	r2, r3
 80048bc:	4b48      	ldr	r3, [pc, #288]	; (80049e0 <HAL_DMA_Init+0x16c>)
 80048be:	4413      	add	r3, r2
 80048c0:	4a45      	ldr	r2, [pc, #276]	; (80049d8 <HAL_DMA_Init+0x164>)
 80048c2:	fba2 2303 	umull	r2, r3, r2, r3
 80048c6:	091b      	lsrs	r3, r3, #4
 80048c8:	009a      	lsls	r2, r3, #2
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a44      	ldr	r2, [pc, #272]	; (80049e4 <HAL_DMA_Init+0x170>)
 80048d2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2202      	movs	r2, #2
 80048d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80048ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80048f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004904:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004910:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a1b      	ldr	r3, [r3, #32]
 8004916:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	4313      	orrs	r3, r2
 800491c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800492e:	d031      	beq.n	8004994 <HAL_DMA_Init+0x120>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004934:	4a29      	ldr	r2, [pc, #164]	; (80049dc <HAL_DMA_Init+0x168>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d116      	bne.n	8004968 <HAL_DMA_Init+0xf4>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 800493a:	492b      	ldr	r1, [pc, #172]	; (80049e8 <HAL_DMA_Init+0x174>)
 800493c:	4b2a      	ldr	r3, [pc, #168]	; (80049e8 <HAL_DMA_Init+0x174>)
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004944:	200f      	movs	r0, #15
 8004946:	fa00 f303 	lsl.w	r3, r0, r3
 800494a:	43db      	mvns	r3, r3
 800494c:	4013      	ands	r3, r2
 800494e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 8004950:	4825      	ldr	r0, [pc, #148]	; (80049e8 <HAL_DMA_Init+0x174>)
 8004952:	4b25      	ldr	r3, [pc, #148]	; (80049e8 <HAL_DMA_Init+0x174>)
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6859      	ldr	r1, [r3, #4]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800495e:	fa01 f303 	lsl.w	r3, r1, r3
 8004962:	4313      	orrs	r3, r2
 8004964:	6003      	str	r3, [r0, #0]
 8004966:	e015      	b.n	8004994 <HAL_DMA_Init+0x120>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 8004968:	4920      	ldr	r1, [pc, #128]	; (80049ec <HAL_DMA_Init+0x178>)
 800496a:	4b20      	ldr	r3, [pc, #128]	; (80049ec <HAL_DMA_Init+0x178>)
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004972:	200f      	movs	r0, #15
 8004974:	fa00 f303 	lsl.w	r3, r0, r3
 8004978:	43db      	mvns	r3, r3
 800497a:	4013      	ands	r3, r2
 800497c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 800497e:	481b      	ldr	r0, [pc, #108]	; (80049ec <HAL_DMA_Init+0x178>)
 8004980:	4b1a      	ldr	r3, [pc, #104]	; (80049ec <HAL_DMA_Init+0x178>)
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6859      	ldr	r1, [r3, #4]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800498c:	fa01 f303 	lsl.w	r3, r1, r3
 8004990:	4313      	orrs	r3, r2
 8004992:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3714      	adds	r7, #20
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr
 80049d0:	40020407 	.word	0x40020407
 80049d4:	bffdfff8 	.word	0xbffdfff8
 80049d8:	cccccccd 	.word	0xcccccccd
 80049dc:	40020000 	.word	0x40020000
 80049e0:	bffdfbf8 	.word	0xbffdfbf8
 80049e4:	40020400 	.word	0x40020400
 80049e8:	400200a8 	.word	0x400200a8
 80049ec:	400204a8 	.word	0x400204a8

080049f0 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d101      	bne.n	8004a02 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e060      	b.n	8004ac4 <HAL_DMA_DeInit+0xd4>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	6812      	ldr	r2, [r2, #0]
 8004a0a:	6812      	ldr	r2, [r2, #0]
 8004a0c:	f022 0201 	bic.w	r2, r2, #1
 8004a10:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	461a      	mov	r2, r3
 8004a18:	4b2d      	ldr	r3, [pc, #180]	; (8004ad0 <HAL_DMA_DeInit+0xe0>)
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d80f      	bhi.n	8004a3e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	461a      	mov	r2, r3
 8004a24:	4b2b      	ldr	r3, [pc, #172]	; (8004ad4 <HAL_DMA_DeInit+0xe4>)
 8004a26:	4413      	add	r3, r2
 8004a28:	4a2b      	ldr	r2, [pc, #172]	; (8004ad8 <HAL_DMA_DeInit+0xe8>)
 8004a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a2e:	091b      	lsrs	r3, r3, #4
 8004a30:	009a      	lsls	r2, r3, #2
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a28      	ldr	r2, [pc, #160]	; (8004adc <HAL_DMA_DeInit+0xec>)
 8004a3a:	641a      	str	r2, [r3, #64]	; 0x40
 8004a3c:	e00e      	b.n	8004a5c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	461a      	mov	r2, r3
 8004a44:	4b26      	ldr	r3, [pc, #152]	; (8004ae0 <HAL_DMA_DeInit+0xf0>)
 8004a46:	4413      	add	r3, r2
 8004a48:	4a23      	ldr	r2, [pc, #140]	; (8004ad8 <HAL_DMA_DeInit+0xe8>)
 8004a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a4e:	091b      	lsrs	r3, r3, #4
 8004a50:	009a      	lsls	r2, r3, #2
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a22      	ldr	r2, [pc, #136]	; (8004ae4 <HAL_DMA_DeInit+0xf4>)
 8004a5a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2200      	movs	r2, #0
 8004a62:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a72:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a78:	4a18      	ldr	r2, [pc, #96]	; (8004adc <HAL_DMA_DeInit+0xec>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d10b      	bne.n	8004a96 <HAL_DMA_DeInit+0xa6>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex));
 8004a7e:	491a      	ldr	r1, [pc, #104]	; (8004ae8 <HAL_DMA_DeInit+0xf8>)
 8004a80:	4b19      	ldr	r3, [pc, #100]	; (8004ae8 <HAL_DMA_DeInit+0xf8>)
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a88:	200f      	movs	r0, #15
 8004a8a:	fa00 f303 	lsl.w	r3, r0, r3
 8004a8e:	43db      	mvns	r3, r3
 8004a90:	4013      	ands	r3, r2
 8004a92:	600b      	str	r3, [r1, #0]
 8004a94:	e00a      	b.n	8004aac <HAL_DMA_DeInit+0xbc>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex));
 8004a96:	4915      	ldr	r1, [pc, #84]	; (8004aec <HAL_DMA_DeInit+0xfc>)
 8004a98:	4b14      	ldr	r3, [pc, #80]	; (8004aec <HAL_DMA_DeInit+0xfc>)
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa0:	200f      	movs	r0, #15
 8004aa2:	fa00 f303 	lsl.w	r3, r0, r3
 8004aa6:	43db      	mvns	r3, r3
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr
 8004ad0:	40020407 	.word	0x40020407
 8004ad4:	bffdfff8 	.word	0xbffdfff8
 8004ad8:	cccccccd 	.word	0xcccccccd
 8004adc:	40020000 	.word	0x40020000
 8004ae0:	bffdfbf8 	.word	0xbffdfbf8
 8004ae4:	40020400 	.word	0x40020400
 8004ae8:	400200a8 	.word	0x400200a8
 8004aec:	400204a8 	.word	0x400204a8

08004af0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b086      	sub	sp, #24
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
 8004afc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004afe:	2300      	movs	r3, #0
 8004b00:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d101      	bne.n	8004b10 <HAL_DMA_Start_IT+0x20>
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	e04b      	b.n	8004ba8 <HAL_DMA_Start_IT+0xb8>
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d13a      	bne.n	8004b9a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2202      	movs	r2, #2
 8004b28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	6812      	ldr	r2, [r2, #0]
 8004b3a:	6812      	ldr	r2, [r2, #0]
 8004b3c:	f022 0201 	bic.w	r2, r2, #1
 8004b40:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	68b9      	ldr	r1, [r7, #8]
 8004b48:	68f8      	ldr	r0, [r7, #12]
 8004b4a:	f000 f945 	bl	8004dd8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d008      	beq.n	8004b68 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	6812      	ldr	r2, [r2, #0]
 8004b5e:	6812      	ldr	r2, [r2, #0]
 8004b60:	f042 020e 	orr.w	r2, r2, #14
 8004b64:	601a      	str	r2, [r3, #0]
 8004b66:	e00f      	b.n	8004b88 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	6812      	ldr	r2, [r2, #0]
 8004b70:	6812      	ldr	r2, [r2, #0]
 8004b72:	f022 0204 	bic.w	r2, r2, #4
 8004b76:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	6812      	ldr	r2, [r2, #0]
 8004b80:	6812      	ldr	r2, [r2, #0]
 8004b82:	f042 020a 	orr.w	r2, r2, #10
 8004b86:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	6812      	ldr	r2, [r2, #0]
 8004b90:	6812      	ldr	r2, [r2, #0]
 8004b92:	f042 0201 	orr.w	r2, r2, #1
 8004b96:	601a      	str	r2, [r3, #0]
 8004b98:	e005      	b.n	8004ba6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3718      	adds	r7, #24
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle */
  if(NULL == hdma)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <HAL_DMA_Abort+0x16>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e020      	b.n	8004c08 <HAL_DMA_Abort+0x58>
  }

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	6812      	ldr	r2, [r2, #0]
 8004bce:	6812      	ldr	r2, [r2, #0]
 8004bd0:	f022 020e 	bic.w	r2, r2, #14
 8004bd4:	601a      	str	r2, [r3, #0]
  /* disable the DMAMUX sync overrun IT*/
  hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	6812      	ldr	r2, [r2, #0]
 8004bde:	6812      	ldr	r2, [r2, #0]
 8004be0:	f022 0201 	bic.w	r2, r2, #1
 8004be4:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004bee:	2101      	movs	r1, #1
 8004bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8004bf4:	605a      	str	r2, [r3, #4]
  }

#endif /* DMAMUX1 */

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8004c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3714      	adds	r7, #20
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d005      	beq.n	8004c38 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2204      	movs	r2, #4
 8004c30:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	73fb      	strb	r3, [r7, #15]
 8004c36:	e027      	b.n	8004c88 <HAL_DMA_Abort_IT+0x74>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	6812      	ldr	r2, [r2, #0]
 8004c40:	6812      	ldr	r2, [r2, #0]
 8004c42:	f022 020e 	bic.w	r2, r2, #14
 8004c46:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	6812      	ldr	r2, [r2, #0]
 8004c50:	6812      	ldr	r2, [r2, #0]
 8004c52:	f022 0201 	bic.w	r2, r2, #1
 8004c56:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004c60:	2101      	movs	r1, #1
 8004c62:	fa01 f202 	lsl.w	r2, r1, r2
 8004c66:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <HAL_DMA_Abort_IT+0x74>
    {
      hdma->XferAbortCallback(hdma);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	4798      	blx	r3
    }
  }
  return status;
 8004c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b084      	sub	sp, #16
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cae:	2204      	movs	r2, #4
 8004cb0:	409a      	lsls	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d024      	beq.n	8004d04 <HAL_DMA_IRQHandler+0x72>
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	f003 0304 	and.w	r3, r3, #4
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d01f      	beq.n	8004d04 <HAL_DMA_IRQHandler+0x72>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0320 	and.w	r3, r3, #32
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d107      	bne.n	8004ce2 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	6812      	ldr	r2, [r2, #0]
 8004cda:	6812      	ldr	r2, [r2, #0]
 8004cdc:	f022 0204 	bic.w	r2, r2, #4
 8004ce0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << hdma->ChannelIndex);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004cea:	2104      	movs	r1, #4
 8004cec:	fa01 f202 	lsl.w	r2, r1, r2
 8004cf0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d069      	beq.n	8004dce <HAL_DMA_IRQHandler+0x13c>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8004d02:	e064      	b.n	8004dce <HAL_DMA_IRQHandler+0x13c>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d08:	2202      	movs	r2, #2
 8004d0a:	409a      	lsls	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	4013      	ands	r3, r2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d02c      	beq.n	8004d6e <HAL_DMA_IRQHandler+0xdc>
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d027      	beq.n	8004d6e <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0320 	and.w	r3, r3, #32
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d10b      	bne.n	8004d44 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	6812      	ldr	r2, [r2, #0]
 8004d34:	6812      	ldr	r2, [r2, #0]
 8004d36:	f022 020a 	bic.w	r2, r2, #10
 8004d3a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << hdma->ChannelIndex);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004d4c:	2102      	movs	r1, #2
 8004d4e:	fa01 f202 	lsl.w	r2, r1, r2
 8004d52:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d034      	beq.n	8004dce <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004d6c:	e02f      	b.n	8004dce <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d72:	2208      	movs	r2, #8
 8004d74:	409a      	lsls	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	4013      	ands	r3, r2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d028      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x13e>
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	f003 0308 	and.w	r3, r3, #8
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d023      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	6812      	ldr	r2, [r2, #0]
 8004d90:	6812      	ldr	r2, [r2, #0]
 8004d92:	f022 020e 	bic.w	r2, r2, #14
 8004d96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004da0:	2101      	movs	r1, #1
 8004da2:	fa01 f202 	lsl.w	r2, r1, r2
 8004da6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2201      	movs	r2, #1
 8004db2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d004      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	4798      	blx	r3
    }
  }
  return;
 8004dce:	bf00      	nop
 8004dd0:	bf00      	nop
}
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]
 8004de4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004dee:	2101      	movs	r1, #1
 8004df0:	fa01 f202 	lsl.w	r2, r1, r2
 8004df4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	2b10      	cmp	r3, #16
 8004e04:	d108      	bne.n	8004e18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68ba      	ldr	r2, [r7, #8]
 8004e14:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004e16:	e007      	b.n	8004e28 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	60da      	str	r2, [r3, #12]
}
 8004e28:	bf00      	nop
 8004e2a:	3714      	adds	r7, #20
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr

08004e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b087      	sub	sp, #28
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004e42:	2300      	movs	r3, #0
 8004e44:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8004e46:	2300      	movs	r3, #0
 8004e48:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8004e4a:	e17f      	b.n	800514c <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	2101      	movs	r1, #1
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	fa01 f303 	lsl.w	r3, r1, r3
 8004e58:	4013      	ands	r3, r2
 8004e5a:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	f000 8171 	beq.w	8005146 <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	2b02      	cmp	r3, #2
 8004e6a:	d003      	beq.n	8004e74 <HAL_GPIO_Init+0x40>
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	2b12      	cmp	r3, #18
 8004e72:	d123      	bne.n	8004ebc <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	08da      	lsrs	r2, r3, #3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	3208      	adds	r2, #8
 8004e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e80:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	f003 0307 	and.w	r3, r3, #7
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	220f      	movs	r2, #15
 8004e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e90:	43db      	mvns	r3, r3
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	4013      	ands	r3, r2
 8004e96:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	691a      	ldr	r2, [r3, #16]
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	f003 0307 	and.w	r3, r3, #7
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	08da      	lsrs	r2, r3, #3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	3208      	adds	r2, #8
 8004eb6:	6939      	ldr	r1, [r7, #16]
 8004eb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	005b      	lsls	r3, r3, #1
 8004ec6:	2203      	movs	r2, #3
 8004ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ecc:	43db      	mvns	r3, r3
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f003 0203 	and.w	r2, r3, #3
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	005b      	lsls	r3, r3, #1
 8004ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d00b      	beq.n	8004f10 <HAL_GPIO_Init+0xdc>
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d007      	beq.n	8004f10 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f04:	2b11      	cmp	r3, #17
 8004f06:	d003      	beq.n	8004f10 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2b12      	cmp	r3, #18
 8004f0e:	d130      	bne.n	8004f72 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	005b      	lsls	r3, r3, #1
 8004f1a:	2203      	movs	r2, #3
 8004f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f20:	43db      	mvns	r3, r3
 8004f22:	693a      	ldr	r2, [r7, #16]
 8004f24:	4013      	ands	r3, r2
 8004f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	68da      	ldr	r2, [r3, #12]
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	005b      	lsls	r3, r3, #1
 8004f30:	fa02 f303 	lsl.w	r3, r2, r3
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	693a      	ldr	r2, [r7, #16]
 8004f3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f46:	2201      	movs	r2, #1
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4e:	43db      	mvns	r3, r3
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	4013      	ands	r3, r2
 8004f54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	091b      	lsrs	r3, r3, #4
 8004f5c:	f003 0201 	and.w	r2, r3, #1
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	fa02 f303 	lsl.w	r3, r2, r3
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f003 0303 	and.w	r3, r3, #3
 8004f7a:	2b03      	cmp	r3, #3
 8004f7c:	d118      	bne.n	8004fb0 <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004f84:	2201      	movs	r2, #1
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8c:	43db      	mvns	r3, r3
 8004f8e:	693a      	ldr	r2, [r7, #16]
 8004f90:	4013      	ands	r3, r2
 8004f92:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	08db      	lsrs	r3, r3, #3
 8004f9a:	f003 0201 	and.w	r2, r3, #1
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	2203      	movs	r2, #3
 8004fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc0:	43db      	mvns	r3, r3
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	689a      	ldr	r2, [r3, #8]
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	005b      	lsls	r3, r3, #1
 8004fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f000 80ac 	beq.w	8005146 <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fee:	4a5e      	ldr	r2, [pc, #376]	; (8005168 <HAL_GPIO_Init+0x334>)
 8004ff0:	4b5d      	ldr	r3, [pc, #372]	; (8005168 <HAL_GPIO_Init+0x334>)
 8004ff2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ff4:	f043 0301 	orr.w	r3, r3, #1
 8004ff8:	6613      	str	r3, [r2, #96]	; 0x60
 8004ffa:	4b5b      	ldr	r3, [pc, #364]	; (8005168 <HAL_GPIO_Init+0x334>)
 8004ffc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	60bb      	str	r3, [r7, #8]
 8005004:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8005006:	4a59      	ldr	r2, [pc, #356]	; (800516c <HAL_GPIO_Init+0x338>)
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	089b      	lsrs	r3, r3, #2
 800500c:	3302      	adds	r3, #2
 800500e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005012:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f003 0303 	and.w	r3, r3, #3
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	220f      	movs	r2, #15
 800501e:	fa02 f303 	lsl.w	r3, r2, r3
 8005022:	43db      	mvns	r3, r3
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	4013      	ands	r3, r2
 8005028:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005030:	d025      	beq.n	800507e <HAL_GPIO_Init+0x24a>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a4e      	ldr	r2, [pc, #312]	; (8005170 <HAL_GPIO_Init+0x33c>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d01f      	beq.n	800507a <HAL_GPIO_Init+0x246>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a4d      	ldr	r2, [pc, #308]	; (8005174 <HAL_GPIO_Init+0x340>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d019      	beq.n	8005076 <HAL_GPIO_Init+0x242>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a4c      	ldr	r2, [pc, #304]	; (8005178 <HAL_GPIO_Init+0x344>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d013      	beq.n	8005072 <HAL_GPIO_Init+0x23e>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a4b      	ldr	r2, [pc, #300]	; (800517c <HAL_GPIO_Init+0x348>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d00d      	beq.n	800506e <HAL_GPIO_Init+0x23a>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a4a      	ldr	r2, [pc, #296]	; (8005180 <HAL_GPIO_Init+0x34c>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d007      	beq.n	800506a <HAL_GPIO_Init+0x236>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a49      	ldr	r2, [pc, #292]	; (8005184 <HAL_GPIO_Init+0x350>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d101      	bne.n	8005066 <HAL_GPIO_Init+0x232>
 8005062:	2306      	movs	r3, #6
 8005064:	e00c      	b.n	8005080 <HAL_GPIO_Init+0x24c>
 8005066:	2307      	movs	r3, #7
 8005068:	e00a      	b.n	8005080 <HAL_GPIO_Init+0x24c>
 800506a:	2305      	movs	r3, #5
 800506c:	e008      	b.n	8005080 <HAL_GPIO_Init+0x24c>
 800506e:	2304      	movs	r3, #4
 8005070:	e006      	b.n	8005080 <HAL_GPIO_Init+0x24c>
 8005072:	2303      	movs	r3, #3
 8005074:	e004      	b.n	8005080 <HAL_GPIO_Init+0x24c>
 8005076:	2302      	movs	r3, #2
 8005078:	e002      	b.n	8005080 <HAL_GPIO_Init+0x24c>
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <HAL_GPIO_Init+0x24c>
 800507e:	2300      	movs	r3, #0
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	f002 0203 	and.w	r2, r2, #3
 8005086:	0092      	lsls	r2, r2, #2
 8005088:	4093      	lsls	r3, r2
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	4313      	orrs	r3, r2
 800508e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005090:	4936      	ldr	r1, [pc, #216]	; (800516c <HAL_GPIO_Init+0x338>)
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	089b      	lsrs	r3, r3, #2
 8005096:	3302      	adds	r3, #2
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800509e:	4b3a      	ldr	r3, [pc, #232]	; (8005188 <HAL_GPIO_Init+0x354>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	43db      	mvns	r3, r3
 80050a8:	693a      	ldr	r2, [r7, #16]
 80050aa:	4013      	ands	r3, r2
 80050ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d003      	beq.n	80050c2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	4313      	orrs	r3, r2
 80050c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050c2:	4a31      	ldr	r2, [pc, #196]	; (8005188 <HAL_GPIO_Init+0x354>)
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80050c8:	4b2f      	ldr	r3, [pc, #188]	; (8005188 <HAL_GPIO_Init+0x354>)
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	43db      	mvns	r3, r3
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	4013      	ands	r3, r2
 80050d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d003      	beq.n	80050ec <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80050e4:	693a      	ldr	r2, [r7, #16]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80050ec:	4a26      	ldr	r2, [pc, #152]	; (8005188 <HAL_GPIO_Init+0x354>)
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80050f2:	4b25      	ldr	r3, [pc, #148]	; (8005188 <HAL_GPIO_Init+0x354>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	43db      	mvns	r3, r3
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	4013      	ands	r3, r2
 8005100:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	4313      	orrs	r3, r2
 8005114:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005116:	4a1c      	ldr	r2, [pc, #112]	; (8005188 <HAL_GPIO_Init+0x354>)
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800511c:	4b1a      	ldr	r3, [pc, #104]	; (8005188 <HAL_GPIO_Init+0x354>)
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	43db      	mvns	r3, r3
 8005126:	693a      	ldr	r2, [r7, #16]
 8005128:	4013      	ands	r3, r2
 800512a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d003      	beq.n	8005140 <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 8005138:	693a      	ldr	r2, [r7, #16]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	4313      	orrs	r3, r2
 800513e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005140:	4a11      	ldr	r2, [pc, #68]	; (8005188 <HAL_GPIO_Init+0x354>)
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	3301      	adds	r3, #1
 800514a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	fa22 f303 	lsr.w	r3, r2, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	f47f ae78 	bne.w	8004e4c <HAL_GPIO_Init+0x18>
  }
}
 800515c:	bf00      	nop
 800515e:	371c      	adds	r7, #28
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr
 8005168:	40021000 	.word	0x40021000
 800516c:	40010000 	.word	0x40010000
 8005170:	48000400 	.word	0x48000400
 8005174:	48000800 	.word	0x48000800
 8005178:	48000c00 	.word	0x48000c00
 800517c:	48001000 	.word	0x48001000
 8005180:	48001400 	.word	0x48001400
 8005184:	48001800 	.word	0x48001800
 8005188:	40010400 	.word	0x40010400

0800518c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800518c:	b480      	push	{r7}
 800518e:	b087      	sub	sp, #28
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005196:	2300      	movs	r3, #0
 8005198:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800519a:	2300      	movs	r3, #0
 800519c:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00;
 800519e:	2300      	movs	r3, #0
 80051a0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 80051a2:	e0cd      	b.n	8005340 <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 80051a4:	2201      	movs	r2, #1
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	409a      	lsls	r2, r3
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	4013      	ands	r3, r2
 80051ae:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f000 80c1 	beq.w	800533a <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	005b      	lsls	r3, r3, #1
 80051c0:	2103      	movs	r1, #3
 80051c2:	fa01 f303 	lsl.w	r3, r1, r3
 80051c6:	431a      	orrs	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	08da      	lsrs	r2, r3, #3
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	08d9      	lsrs	r1, r3, #3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	3108      	adds	r1, #8
 80051d8:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	f003 0307 	and.w	r3, r3, #7
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	200f      	movs	r0, #15
 80051e6:	fa00 f303 	lsl.w	r3, r0, r3
 80051ea:	43db      	mvns	r3, r3
 80051ec:	4019      	ands	r1, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	3208      	adds	r2, #8
 80051f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	689a      	ldr	r2, [r3, #8]
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	005b      	lsls	r3, r3, #1
 80051fe:	2103      	movs	r1, #3
 8005200:	fa01 f303 	lsl.w	r3, r1, r3
 8005204:	43db      	mvns	r3, r3
 8005206:	401a      	ands	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685a      	ldr	r2, [r3, #4]
 8005210:	2101      	movs	r1, #1
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	fa01 f303 	lsl.w	r3, r1, r3
 8005218:	43db      	mvns	r3, r3
 800521a:	401a      	ands	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	68da      	ldr	r2, [r3, #12]
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	2103      	movs	r1, #3
 800522a:	fa01 f303 	lsl.w	r3, r1, r3
 800522e:	43db      	mvns	r3, r3
 8005230:	401a      	ands	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800523a:	2101      	movs	r1, #1
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	fa01 f303 	lsl.w	r3, r1, r3
 8005242:	43db      	mvns	r3, r3
 8005244:	401a      	ands	r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
 800524a:	4a44      	ldr	r2, [pc, #272]	; (800535c <HAL_GPIO_DeInit+0x1d0>)
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	089b      	lsrs	r3, r3, #2
 8005250:	3302      	adds	r3, #2
 8005252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005256:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	f003 0303 	and.w	r3, r3, #3
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	220f      	movs	r2, #15
 8005262:	fa02 f303 	lsl.w	r3, r2, r3
 8005266:	68fa      	ldr	r2, [r7, #12]
 8005268:	4013      	ands	r3, r2
 800526a:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005272:	d025      	beq.n	80052c0 <HAL_GPIO_DeInit+0x134>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a3a      	ldr	r2, [pc, #232]	; (8005360 <HAL_GPIO_DeInit+0x1d4>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d01f      	beq.n	80052bc <HAL_GPIO_DeInit+0x130>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a39      	ldr	r2, [pc, #228]	; (8005364 <HAL_GPIO_DeInit+0x1d8>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d019      	beq.n	80052b8 <HAL_GPIO_DeInit+0x12c>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a38      	ldr	r2, [pc, #224]	; (8005368 <HAL_GPIO_DeInit+0x1dc>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d013      	beq.n	80052b4 <HAL_GPIO_DeInit+0x128>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a37      	ldr	r2, [pc, #220]	; (800536c <HAL_GPIO_DeInit+0x1e0>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d00d      	beq.n	80052b0 <HAL_GPIO_DeInit+0x124>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a36      	ldr	r2, [pc, #216]	; (8005370 <HAL_GPIO_DeInit+0x1e4>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d007      	beq.n	80052ac <HAL_GPIO_DeInit+0x120>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a35      	ldr	r2, [pc, #212]	; (8005374 <HAL_GPIO_DeInit+0x1e8>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d101      	bne.n	80052a8 <HAL_GPIO_DeInit+0x11c>
 80052a4:	2306      	movs	r3, #6
 80052a6:	e00c      	b.n	80052c2 <HAL_GPIO_DeInit+0x136>
 80052a8:	2307      	movs	r3, #7
 80052aa:	e00a      	b.n	80052c2 <HAL_GPIO_DeInit+0x136>
 80052ac:	2305      	movs	r3, #5
 80052ae:	e008      	b.n	80052c2 <HAL_GPIO_DeInit+0x136>
 80052b0:	2304      	movs	r3, #4
 80052b2:	e006      	b.n	80052c2 <HAL_GPIO_DeInit+0x136>
 80052b4:	2303      	movs	r3, #3
 80052b6:	e004      	b.n	80052c2 <HAL_GPIO_DeInit+0x136>
 80052b8:	2302      	movs	r3, #2
 80052ba:	e002      	b.n	80052c2 <HAL_GPIO_DeInit+0x136>
 80052bc:	2301      	movs	r3, #1
 80052be:	e000      	b.n	80052c2 <HAL_GPIO_DeInit+0x136>
 80052c0:	2300      	movs	r3, #0
 80052c2:	697a      	ldr	r2, [r7, #20]
 80052c4:	f002 0203 	and.w	r2, r2, #3
 80052c8:	0092      	lsls	r2, r2, #2
 80052ca:	fa03 f202 	lsl.w	r2, r3, r2
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d132      	bne.n	800533a <HAL_GPIO_DeInit+0x1ae>
      {
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f003 0303 	and.w	r3, r3, #3
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	220f      	movs	r2, #15
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80052e4:	481d      	ldr	r0, [pc, #116]	; (800535c <HAL_GPIO_DeInit+0x1d0>)
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	089b      	lsrs	r3, r3, #2
 80052ea:	491c      	ldr	r1, [pc, #112]	; (800535c <HAL_GPIO_DeInit+0x1d0>)
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	0892      	lsrs	r2, r2, #2
 80052f0:	3202      	adds	r2, #2
 80052f2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	43d2      	mvns	r2, r2
 80052fa:	400a      	ands	r2, r1
 80052fc:	3302      	adds	r3, #2
 80052fe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 8005302:	491d      	ldr	r1, [pc, #116]	; (8005378 <HAL_GPIO_DeInit+0x1ec>)
 8005304:	4b1c      	ldr	r3, [pc, #112]	; (8005378 <HAL_GPIO_DeInit+0x1ec>)
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	43db      	mvns	r3, r3
 800530c:	4013      	ands	r3, r2
 800530e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~((uint32_t)iocurrent);
 8005310:	4919      	ldr	r1, [pc, #100]	; (8005378 <HAL_GPIO_DeInit+0x1ec>)
 8005312:	4b19      	ldr	r3, [pc, #100]	; (8005378 <HAL_GPIO_DeInit+0x1ec>)
 8005314:	685a      	ldr	r2, [r3, #4]
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	43db      	mvns	r3, r3
 800531a:	4013      	ands	r3, r2
 800531c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~((uint32_t)iocurrent);
 800531e:	4916      	ldr	r1, [pc, #88]	; (8005378 <HAL_GPIO_DeInit+0x1ec>)
 8005320:	4b15      	ldr	r3, [pc, #84]	; (8005378 <HAL_GPIO_DeInit+0x1ec>)
 8005322:	689a      	ldr	r2, [r3, #8]
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	43db      	mvns	r3, r3
 8005328:	4013      	ands	r3, r2
 800532a:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~((uint32_t)iocurrent);
 800532c:	4912      	ldr	r1, [pc, #72]	; (8005378 <HAL_GPIO_DeInit+0x1ec>)
 800532e:	4b12      	ldr	r3, [pc, #72]	; (8005378 <HAL_GPIO_DeInit+0x1ec>)
 8005330:	68da      	ldr	r2, [r3, #12]
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	43db      	mvns	r3, r3
 8005336:	4013      	ands	r3, r2
 8005338:	60cb      	str	r3, [r1, #12]
      }
    }
    
    position++;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	3301      	adds	r3, #1
 800533e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != RESET)
 8005340:	683a      	ldr	r2, [r7, #0]
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	fa22 f303 	lsr.w	r3, r2, r3
 8005348:	2b00      	cmp	r3, #0
 800534a:	f47f af2b 	bne.w	80051a4 <HAL_GPIO_DeInit+0x18>
  }
}
 800534e:	bf00      	nop
 8005350:	371c      	adds	r7, #28
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop
 800535c:	40010000 	.word	0x40010000
 8005360:	48000400 	.word	0x48000400
 8005364:	48000800 	.word	0x48000800
 8005368:	48000c00 	.word	0x48000c00
 800536c:	48001000 	.word	0x48001000
 8005370:	48001400 	.word	0x48001400
 8005374:	48001800 	.word	0x48001800
 8005378:	40010400 	.word	0x40010400

0800537c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800537c:	b480      	push	{r7}
 800537e:	b085      	sub	sp, #20
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	460b      	mov	r3, r1
 8005386:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	691a      	ldr	r2, [r3, #16]
 800538c:	887b      	ldrh	r3, [r7, #2]
 800538e:	4013      	ands	r3, r2
 8005390:	2b00      	cmp	r3, #0
 8005392:	d002      	beq.n	800539a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005394:	2301      	movs	r3, #1
 8005396:	73fb      	strb	r3, [r7, #15]
 8005398:	e001      	b.n	800539e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800539a:	2300      	movs	r3, #0
 800539c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800539e:	7bfb      	ldrb	r3, [r7, #15]
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3714      	adds	r7, #20
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	460b      	mov	r3, r1
 80053b6:	807b      	strh	r3, [r7, #2]
 80053b8:	4613      	mov	r3, r2
 80053ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80053bc:	787b      	ldrb	r3, [r7, #1]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80053c2:	887a      	ldrh	r2, [r7, #2]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80053c8:	e002      	b.n	80053d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80053ca:	887a      	ldrh	r2, [r7, #2]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80053d0:	bf00      	nop
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	460b      	mov	r3, r1
 80053e6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	695a      	ldr	r2, [r3, #20]
 80053ec:	887b      	ldrh	r3, [r7, #2]
 80053ee:	405a      	eors	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	615a      	str	r2, [r3, #20]
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_HCD_Init>:
  * @brief  Initialize the Host driver.
  * @param  hhcd: HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{ 
 8005400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005402:	b08d      	sub	sp, #52	; 0x34
 8005404:	af0a      	add	r7, sp, #40	; 0x28
 8005406:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if(hhcd == NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d101      	bne.n	8005412 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e048      	b.n	80054a4 <HAL_HCD_Init+0xa4>
  }
  
  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if(hhcd->State == HAL_HCD_STATE_RESET)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 8005418:	b2db      	uxtb	r3, r3
 800541a:	2b00      	cmp	r3, #0
 800541c:	d106      	bne.n	800542c <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f7fc fae8 	bl	80019fc <HAL_HCD_MspInit>
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2203      	movs	r2, #3
 8005430:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
 __HAL_HCD_DISABLE(hhcd);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4618      	mov	r0, r3
 800543a:	f007 f9ce 	bl	800c7da <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hhcd->Instance, hhcd->Init);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	603b      	str	r3, [r7, #0]
 8005444:	687e      	ldr	r6, [r7, #4]
 8005446:	466d      	mov	r5, sp
 8005448:	f106 0410 	add.w	r4, r6, #16
 800544c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800544e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005450:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005452:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005454:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005458:	e885 0003 	stmia.w	r5, {r0, r1}
 800545c:	1d33      	adds	r3, r6, #4
 800545e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005460:	6838      	ldr	r0, [r7, #0]
 8005462:	f007 f98b 	bl	800c77c <USB_CoreInit>
 
 /* Force Host Mode*/
 USB_SetCurrentMode(hhcd->Instance , USB_HOST_MODE);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2101      	movs	r1, #1
 800546c:	4618      	mov	r0, r3
 800546e:	f007 f9c5 	bl	800c7fc <USB_SetCurrentMode>
 
 /* Init Host */
 USB_HostInit(hhcd->Instance, hhcd->Init);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	603b      	str	r3, [r7, #0]
 8005478:	687e      	ldr	r6, [r7, #4]
 800547a:	466d      	mov	r5, sp
 800547c:	f106 0410 	add.w	r4, r6, #16
 8005480:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005482:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005484:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005486:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005488:	e894 0003 	ldmia.w	r4, {r0, r1}
 800548c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005490:	1d33      	adds	r3, r6, #4
 8005492:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005494:	6838      	ldr	r0, [r7, #0]
 8005496:	f007 faa3 	bl	800c9e0 <USB_HostInit>
 
 hhcd->State= HAL_HCD_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 
 return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080054ac <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80054ac:	b590      	push	{r4, r7, lr}
 80054ae:	b089      	sub	sp, #36	; 0x24
 80054b0:	af04      	add	r7, sp, #16
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	4608      	mov	r0, r1
 80054b6:	4611      	mov	r1, r2
 80054b8:	461a      	mov	r2, r3
 80054ba:	4603      	mov	r3, r0
 80054bc:	70fb      	strb	r3, [r7, #3]
 80054be:	460b      	mov	r3, r1
 80054c0:	70bb      	strb	r3, [r7, #2]
 80054c2:	4613      	mov	r3, r2
 80054c4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status = HAL_OK;
 80054c6:	2300      	movs	r3, #0
 80054c8:	73fb      	strb	r3, [r7, #15]
  
  __HAL_LOCK(hhcd); 
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d101      	bne.n	80054d8 <HAL_HCD_HC_Init+0x2c>
 80054d4:	2302      	movs	r3, #2
 80054d6:	e06c      	b.n	80055b2 <HAL_HCD_HC_Init+0x106>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  
  hhcd->hc[ch_num].dev_addr = dev_address;
 80054e0:	78fa      	ldrb	r2, [r7, #3]
 80054e2:	6879      	ldr	r1, [r7, #4]
 80054e4:	4613      	mov	r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	4413      	add	r3, r2
 80054ea:	00db      	lsls	r3, r3, #3
 80054ec:	440b      	add	r3, r1
 80054ee:	3338      	adds	r3, #56	; 0x38
 80054f0:	787a      	ldrb	r2, [r7, #1]
 80054f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80054f4:	78fa      	ldrb	r2, [r7, #3]
 80054f6:	6879      	ldr	r1, [r7, #4]
 80054f8:	4613      	mov	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4413      	add	r3, r2
 80054fe:	00db      	lsls	r3, r3, #3
 8005500:	440b      	add	r3, r1
 8005502:	3340      	adds	r3, #64	; 0x40
 8005504:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005506:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005508:	78fa      	ldrb	r2, [r7, #3]
 800550a:	6879      	ldr	r1, [r7, #4]
 800550c:	4613      	mov	r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4413      	add	r3, r2
 8005512:	00db      	lsls	r3, r3, #3
 8005514:	440b      	add	r3, r1
 8005516:	3339      	adds	r3, #57	; 0x39
 8005518:	78fa      	ldrb	r2, [r7, #3]
 800551a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800551c:	78fa      	ldrb	r2, [r7, #3]
 800551e:	6879      	ldr	r1, [r7, #4]
 8005520:	4613      	mov	r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	4413      	add	r3, r2
 8005526:	00db      	lsls	r3, r3, #3
 8005528:	440b      	add	r3, r1
 800552a:	333f      	adds	r3, #63	; 0x3f
 800552c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8005530:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7F;
 8005532:	78fa      	ldrb	r2, [r7, #3]
 8005534:	78bb      	ldrb	r3, [r7, #2]
 8005536:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800553a:	b2d8      	uxtb	r0, r3
 800553c:	6879      	ldr	r1, [r7, #4]
 800553e:	4613      	mov	r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	4413      	add	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	440b      	add	r3, r1
 8005548:	333a      	adds	r3, #58	; 0x3a
 800554a:	4602      	mov	r2, r0
 800554c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_is_in = ((epnum & 0x80) == 0x80);
 800554e:	78fa      	ldrb	r2, [r7, #3]
 8005550:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005554:	b2db      	uxtb	r3, r3
 8005556:	09db      	lsrs	r3, r3, #7
 8005558:	b2db      	uxtb	r3, r3
 800555a:	4618      	mov	r0, r3
 800555c:	6879      	ldr	r1, [r7, #4]
 800555e:	4613      	mov	r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	4413      	add	r3, r2
 8005564:	00db      	lsls	r3, r3, #3
 8005566:	440b      	add	r3, r1
 8005568:	333b      	adds	r3, #59	; 0x3b
 800556a:	4602      	mov	r2, r0
 800556c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].speed = speed;
 800556e:	78fa      	ldrb	r2, [r7, #3]
 8005570:	6879      	ldr	r1, [r7, #4]
 8005572:	4613      	mov	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	00db      	lsls	r3, r3, #3
 800557a:	440b      	add	r3, r1
 800557c:	333c      	adds	r3, #60	; 0x3c
 800557e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005582:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, 
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6818      	ldr	r0, [r3, #0]
 8005588:	787c      	ldrb	r4, [r7, #1]
 800558a:	78ba      	ldrb	r2, [r7, #2]
 800558c:	78f9      	ldrb	r1, [r7, #3]
 800558e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005590:	9302      	str	r3, [sp, #8]
 8005592:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005596:	9301      	str	r3, [sp, #4]
 8005598:	f897 3020 	ldrb.w	r3, [r7, #32]
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	4623      	mov	r3, r4
 80055a0:	f007 fb64 	bl	800cc6c <USB_HC_Init>
 80055a4:	4603      	mov	r3, r0
 80055a6:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd); 
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  
  return status;
 80055b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3714      	adds	r7, #20
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd90      	pop	{r4, r7, pc}

080055ba <HAL_HCD_HC_Halt>:
  * @param  ch_num: Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b084      	sub	sp, #16
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	460b      	mov	r3, r1
 80055c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80055c6:	2300      	movs	r3, #0
 80055c8:	73fb      	strb	r3, [r7, #15]
  
  __HAL_LOCK(hhcd);   
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d101      	bne.n	80055d8 <HAL_HCD_HC_Halt+0x1e>
 80055d4:	2302      	movs	r3, #2
 80055d6:	e00f      	b.n	80055f8 <HAL_HCD_HC_Halt+0x3e>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  USB_HC_Halt(hhcd->Instance, ch_num);   
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	78fa      	ldrb	r2, [r7, #3]
 80055e6:	4611      	mov	r1, r2
 80055e8:	4618      	mov	r0, r3
 80055ea:	f007 fd42 	bl	800d072 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  
  return status;
 80055f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3710      	adds	r7, #16
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <HAL_HCD_HC_SubmitRequest>:
                                            uint8_t ep_type,  
                                            uint8_t token, 
                                            uint8_t* pbuff, 
                                            uint16_t length,
                                            uint8_t do_ping) 
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	4608      	mov	r0, r1
 800560a:	4611      	mov	r1, r2
 800560c:	461a      	mov	r2, r3
 800560e:	4603      	mov	r3, r0
 8005610:	70fb      	strb	r3, [r7, #3]
 8005612:	460b      	mov	r3, r1
 8005614:	70bb      	strb	r3, [r7, #2]
 8005616:	4613      	mov	r3, r2
 8005618:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800561a:	78fa      	ldrb	r2, [r7, #3]
 800561c:	6879      	ldr	r1, [r7, #4]
 800561e:	4613      	mov	r3, r2
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	4413      	add	r3, r2
 8005624:	00db      	lsls	r3, r3, #3
 8005626:	440b      	add	r3, r1
 8005628:	333b      	adds	r3, #59	; 0x3b
 800562a:	78ba      	ldrb	r2, [r7, #2]
 800562c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type; 
 800562e:	78fa      	ldrb	r2, [r7, #3]
 8005630:	6879      	ldr	r1, [r7, #4]
 8005632:	4613      	mov	r3, r2
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	4413      	add	r3, r2
 8005638:	00db      	lsls	r3, r3, #3
 800563a:	440b      	add	r3, r1
 800563c:	333f      	adds	r3, #63	; 0x3f
 800563e:	787a      	ldrb	r2, [r7, #1]
 8005640:	701a      	strb	r2, [r3, #0]
  
  if(token == 0)
 8005642:	7c3b      	ldrb	r3, [r7, #16]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10a      	bne.n	800565e <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005648:	78fa      	ldrb	r2, [r7, #3]
 800564a:	6879      	ldr	r1, [r7, #4]
 800564c:	4613      	mov	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	4413      	add	r3, r2
 8005652:	00db      	lsls	r3, r3, #3
 8005654:	440b      	add	r3, r1
 8005656:	3342      	adds	r3, #66	; 0x42
 8005658:	2203      	movs	r2, #3
 800565a:	701a      	strb	r2, [r3, #0]
 800565c:	e009      	b.n	8005672 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800565e:	78fa      	ldrb	r2, [r7, #3]
 8005660:	6879      	ldr	r1, [r7, #4]
 8005662:	4613      	mov	r3, r2
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	4413      	add	r3, r2
 8005668:	00db      	lsls	r3, r3, #3
 800566a:	440b      	add	r3, r1
 800566c:	3342      	adds	r3, #66	; 0x42
 800566e:	2202      	movs	r2, #2
 8005670:	701a      	strb	r2, [r3, #0]
  }
  
  /* Manage Data Toggle */
  switch(ep_type)
 8005672:	787b      	ldrb	r3, [r7, #1]
 8005674:	2b03      	cmp	r3, #3
 8005676:	f200 8104 	bhi.w	8005882 <HAL_HCD_HC_SubmitRequest+0x282>
 800567a:	a201      	add	r2, pc, #4	; (adr r2, 8005680 <HAL_HCD_HC_SubmitRequest+0x80>)
 800567c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005680:	08005691 	.word	0x08005691
 8005684:	08005867 	.word	0x08005867
 8005688:	08005729 	.word	0x08005729
 800568c:	080057dd 	.word	0x080057dd
  {
  case EP_TYPE_CTRL:
    if((token == 1) && (direction == 0)) /*send data */
 8005690:	7c3b      	ldrb	r3, [r7, #16]
 8005692:	2b01      	cmp	r3, #1
 8005694:	f040 80f2 	bne.w	800587c <HAL_HCD_HC_SubmitRequest+0x27c>
 8005698:	78bb      	ldrb	r3, [r7, #2]
 800569a:	2b00      	cmp	r3, #0
 800569c:	f040 80ee 	bne.w	800587c <HAL_HCD_HC_SubmitRequest+0x27c>
    {
      if ( length == 0 )
 80056a0:	8b3b      	ldrh	r3, [r7, #24]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d109      	bne.n	80056ba <HAL_HCD_HC_SubmitRequest+0xba>
      { /* For Status OUT stage, Length==0, Status Out PID = 1 */
        hhcd->hc[ch_num].toggle_out = 1;
 80056a6:	78fa      	ldrb	r2, [r7, #3]
 80056a8:	6879      	ldr	r1, [r7, #4]
 80056aa:	4613      	mov	r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	4413      	add	r3, r2
 80056b0:	00db      	lsls	r3, r3, #3
 80056b2:	440b      	add	r3, r1
 80056b4:	3351      	adds	r3, #81	; 0x51
 80056b6:	2201      	movs	r2, #1
 80056b8:	701a      	strb	r2, [r3, #0]
      }
      
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0)
 80056ba:	78fa      	ldrb	r2, [r7, #3]
 80056bc:	6879      	ldr	r1, [r7, #4]
 80056be:	4613      	mov	r3, r2
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	4413      	add	r3, r2
 80056c4:	00db      	lsls	r3, r3, #3
 80056c6:	440b      	add	r3, r1
 80056c8:	3351      	adds	r3, #81	; 0x51
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10a      	bne.n	80056e6 <HAL_HCD_HC_SubmitRequest+0xe6>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;    
 80056d0:	78fa      	ldrb	r2, [r7, #3]
 80056d2:	6879      	ldr	r1, [r7, #4]
 80056d4:	4613      	mov	r3, r2
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	4413      	add	r3, r2
 80056da:	00db      	lsls	r3, r3, #3
 80056dc:	440b      	add	r3, r1
 80056de:	3342      	adds	r3, #66	; 0x42
 80056e0:	2200      	movs	r2, #0
 80056e2:	701a      	strb	r2, [r3, #0]
 80056e4:	e009      	b.n	80056fa <HAL_HCD_HC_SubmitRequest+0xfa>
      }
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1 ;
 80056e6:	78fa      	ldrb	r2, [r7, #3]
 80056e8:	6879      	ldr	r1, [r7, #4]
 80056ea:	4613      	mov	r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	4413      	add	r3, r2
 80056f0:	00db      	lsls	r3, r3, #3
 80056f2:	440b      	add	r3, r1
 80056f4:	3342      	adds	r3, #66	; 0x42
 80056f6:	2202      	movs	r2, #2
 80056f8:	701a      	strb	r2, [r3, #0]
      }
      if(hhcd->hc[ch_num].urb_state  != URB_NOTREADY)
 80056fa:	78fa      	ldrb	r2, [r7, #3]
 80056fc:	6879      	ldr	r1, [r7, #4]
 80056fe:	4613      	mov	r3, r2
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	4413      	add	r3, r2
 8005704:	00db      	lsls	r3, r3, #3
 8005706:	440b      	add	r3, r1
 8005708:	335c      	adds	r3, #92	; 0x5c
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	2b02      	cmp	r3, #2
 800570e:	f000 80b5 	beq.w	800587c <HAL_HCD_HC_SubmitRequest+0x27c>
      {
        hhcd->hc[ch_num].do_ping = do_ping;
 8005712:	78fa      	ldrb	r2, [r7, #3]
 8005714:	6879      	ldr	r1, [r7, #4]
 8005716:	4613      	mov	r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	4413      	add	r3, r2
 800571c:	00db      	lsls	r3, r3, #3
 800571e:	440b      	add	r3, r1
 8005720:	333d      	adds	r3, #61	; 0x3d
 8005722:	7f3a      	ldrb	r2, [r7, #28]
 8005724:	701a      	strb	r2, [r3, #0]
      }
    }
    break;
 8005726:	e0a9      	b.n	800587c <HAL_HCD_HC_SubmitRequest+0x27c>
  
  case EP_TYPE_BULK:
    if(direction == 0)
 8005728:	78bb      	ldrb	r3, [r7, #2]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d135      	bne.n	800579a <HAL_HCD_HC_SubmitRequest+0x19a>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0)
 800572e:	78fa      	ldrb	r2, [r7, #3]
 8005730:	6879      	ldr	r1, [r7, #4]
 8005732:	4613      	mov	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4413      	add	r3, r2
 8005738:	00db      	lsls	r3, r3, #3
 800573a:	440b      	add	r3, r1
 800573c:	3351      	adds	r3, #81	; 0x51
 800573e:	781b      	ldrb	r3, [r3, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d10a      	bne.n	800575a <HAL_HCD_HC_SubmitRequest+0x15a>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;    
 8005744:	78fa      	ldrb	r2, [r7, #3]
 8005746:	6879      	ldr	r1, [r7, #4]
 8005748:	4613      	mov	r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	4413      	add	r3, r2
 800574e:	00db      	lsls	r3, r3, #3
 8005750:	440b      	add	r3, r1
 8005752:	3342      	adds	r3, #66	; 0x42
 8005754:	2200      	movs	r2, #0
 8005756:	701a      	strb	r2, [r3, #0]
 8005758:	e009      	b.n	800576e <HAL_HCD_HC_SubmitRequest+0x16e>
      }
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1 ;
 800575a:	78fa      	ldrb	r2, [r7, #3]
 800575c:	6879      	ldr	r1, [r7, #4]
 800575e:	4613      	mov	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4413      	add	r3, r2
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	440b      	add	r3, r1
 8005768:	3342      	adds	r3, #66	; 0x42
 800576a:	2202      	movs	r2, #2
 800576c:	701a      	strb	r2, [r3, #0]
      }
      if(hhcd->hc[ch_num].urb_state  != URB_NOTREADY)
 800576e:	78fa      	ldrb	r2, [r7, #3]
 8005770:	6879      	ldr	r1, [r7, #4]
 8005772:	4613      	mov	r3, r2
 8005774:	009b      	lsls	r3, r3, #2
 8005776:	4413      	add	r3, r2
 8005778:	00db      	lsls	r3, r3, #3
 800577a:	440b      	add	r3, r1
 800577c:	335c      	adds	r3, #92	; 0x5c
 800577e:	781b      	ldrb	r3, [r3, #0]
 8005780:	2b02      	cmp	r3, #2
 8005782:	d07d      	beq.n	8005880 <HAL_HCD_HC_SubmitRequest+0x280>
      {
        hhcd->hc[ch_num].do_ping = do_ping;
 8005784:	78fa      	ldrb	r2, [r7, #3]
 8005786:	6879      	ldr	r1, [r7, #4]
 8005788:	4613      	mov	r3, r2
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	4413      	add	r3, r2
 800578e:	00db      	lsls	r3, r3, #3
 8005790:	440b      	add	r3, r1
 8005792:	333d      	adds	r3, #61	; 0x3d
 8005794:	7f3a      	ldrb	r2, [r7, #28]
 8005796:	701a      	strb	r2, [r3, #0]
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    
    break;
 8005798:	e072      	b.n	8005880 <HAL_HCD_HC_SubmitRequest+0x280>
      if( hhcd->hc[ch_num].toggle_in == 0)
 800579a:	78fa      	ldrb	r2, [r7, #3]
 800579c:	6879      	ldr	r1, [r7, #4]
 800579e:	4613      	mov	r3, r2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	4413      	add	r3, r2
 80057a4:	00db      	lsls	r3, r3, #3
 80057a6:	440b      	add	r3, r1
 80057a8:	3350      	adds	r3, #80	; 0x50
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d10a      	bne.n	80057c6 <HAL_HCD_HC_SubmitRequest+0x1c6>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80057b0:	78fa      	ldrb	r2, [r7, #3]
 80057b2:	6879      	ldr	r1, [r7, #4]
 80057b4:	4613      	mov	r3, r2
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	4413      	add	r3, r2
 80057ba:	00db      	lsls	r3, r3, #3
 80057bc:	440b      	add	r3, r1
 80057be:	3342      	adds	r3, #66	; 0x42
 80057c0:	2200      	movs	r2, #0
 80057c2:	701a      	strb	r2, [r3, #0]
    break;
 80057c4:	e05c      	b.n	8005880 <HAL_HCD_HC_SubmitRequest+0x280>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80057c6:	78fa      	ldrb	r2, [r7, #3]
 80057c8:	6879      	ldr	r1, [r7, #4]
 80057ca:	4613      	mov	r3, r2
 80057cc:	009b      	lsls	r3, r3, #2
 80057ce:	4413      	add	r3, r2
 80057d0:	00db      	lsls	r3, r3, #3
 80057d2:	440b      	add	r3, r1
 80057d4:	3342      	adds	r3, #66	; 0x42
 80057d6:	2202      	movs	r2, #2
 80057d8:	701a      	strb	r2, [r3, #0]
    break;
 80057da:	e051      	b.n	8005880 <HAL_HCD_HC_SubmitRequest+0x280>
  case EP_TYPE_INTR:
    if(direction == 0)
 80057dc:	78bb      	ldrb	r3, [r7, #2]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d120      	bne.n	8005824 <HAL_HCD_HC_SubmitRequest+0x224>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0)
 80057e2:	78fa      	ldrb	r2, [r7, #3]
 80057e4:	6879      	ldr	r1, [r7, #4]
 80057e6:	4613      	mov	r3, r2
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	4413      	add	r3, r2
 80057ec:	00db      	lsls	r3, r3, #3
 80057ee:	440b      	add	r3, r1
 80057f0:	3351      	adds	r3, #81	; 0x51
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d10a      	bne.n	800580e <HAL_HCD_HC_SubmitRequest+0x20e>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;    
 80057f8:	78fa      	ldrb	r2, [r7, #3]
 80057fa:	6879      	ldr	r1, [r7, #4]
 80057fc:	4613      	mov	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	00db      	lsls	r3, r3, #3
 8005804:	440b      	add	r3, r1
 8005806:	3342      	adds	r3, #66	; 0x42
 8005808:	2200      	movs	r2, #0
 800580a:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 800580c:	e039      	b.n	8005882 <HAL_HCD_HC_SubmitRequest+0x282>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1 ;
 800580e:	78fa      	ldrb	r2, [r7, #3]
 8005810:	6879      	ldr	r1, [r7, #4]
 8005812:	4613      	mov	r3, r2
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	4413      	add	r3, r2
 8005818:	00db      	lsls	r3, r3, #3
 800581a:	440b      	add	r3, r1
 800581c:	3342      	adds	r3, #66	; 0x42
 800581e:	2202      	movs	r2, #2
 8005820:	701a      	strb	r2, [r3, #0]
    break;
 8005822:	e02e      	b.n	8005882 <HAL_HCD_HC_SubmitRequest+0x282>
      if( hhcd->hc[ch_num].toggle_in == 0)
 8005824:	78fa      	ldrb	r2, [r7, #3]
 8005826:	6879      	ldr	r1, [r7, #4]
 8005828:	4613      	mov	r3, r2
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	4413      	add	r3, r2
 800582e:	00db      	lsls	r3, r3, #3
 8005830:	440b      	add	r3, r1
 8005832:	3350      	adds	r3, #80	; 0x50
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d10a      	bne.n	8005850 <HAL_HCD_HC_SubmitRequest+0x250>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800583a:	78fa      	ldrb	r2, [r7, #3]
 800583c:	6879      	ldr	r1, [r7, #4]
 800583e:	4613      	mov	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	4413      	add	r3, r2
 8005844:	00db      	lsls	r3, r3, #3
 8005846:	440b      	add	r3, r1
 8005848:	3342      	adds	r3, #66	; 0x42
 800584a:	2200      	movs	r2, #0
 800584c:	701a      	strb	r2, [r3, #0]
    break;
 800584e:	e018      	b.n	8005882 <HAL_HCD_HC_SubmitRequest+0x282>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005850:	78fa      	ldrb	r2, [r7, #3]
 8005852:	6879      	ldr	r1, [r7, #4]
 8005854:	4613      	mov	r3, r2
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	4413      	add	r3, r2
 800585a:	00db      	lsls	r3, r3, #3
 800585c:	440b      	add	r3, r1
 800585e:	3342      	adds	r3, #66	; 0x42
 8005860:	2202      	movs	r2, #2
 8005862:	701a      	strb	r2, [r3, #0]
    break;
 8005864:	e00d      	b.n	8005882 <HAL_HCD_HC_SubmitRequest+0x282>
    
  case EP_TYPE_ISOC: 
    hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005866:	78fa      	ldrb	r2, [r7, #3]
 8005868:	6879      	ldr	r1, [r7, #4]
 800586a:	4613      	mov	r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	4413      	add	r3, r2
 8005870:	00db      	lsls	r3, r3, #3
 8005872:	440b      	add	r3, r1
 8005874:	3342      	adds	r3, #66	; 0x42
 8005876:	2200      	movs	r2, #0
 8005878:	701a      	strb	r2, [r3, #0]
    break;
 800587a:	e002      	b.n	8005882 <HAL_HCD_HC_SubmitRequest+0x282>
    break;
 800587c:	bf00      	nop
 800587e:	e000      	b.n	8005882 <HAL_HCD_HC_SubmitRequest+0x282>
    break;
 8005880:	bf00      	nop
  }
  
  hhcd->hc[ch_num].xfer_buff = pbuff;
 8005882:	78fa      	ldrb	r2, [r7, #3]
 8005884:	6879      	ldr	r1, [r7, #4]
 8005886:	4613      	mov	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4413      	add	r3, r2
 800588c:	00db      	lsls	r3, r3, #3
 800588e:	440b      	add	r3, r1
 8005890:	3344      	adds	r3, #68	; 0x44
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8005896:	78fa      	ldrb	r2, [r7, #3]
 8005898:	8b39      	ldrh	r1, [r7, #24]
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	4613      	mov	r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	4413      	add	r3, r2
 80058a2:	00db      	lsls	r3, r3, #3
 80058a4:	4403      	add	r3, r0
 80058a6:	3348      	adds	r3, #72	; 0x48
 80058a8:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state =   URB_IDLE;  
 80058aa:	78fa      	ldrb	r2, [r7, #3]
 80058ac:	6879      	ldr	r1, [r7, #4]
 80058ae:	4613      	mov	r3, r2
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	4413      	add	r3, r2
 80058b4:	00db      	lsls	r3, r3, #3
 80058b6:	440b      	add	r3, r1
 80058b8:	335c      	adds	r3, #92	; 0x5c
 80058ba:	2200      	movs	r2, #0
 80058bc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0 ;
 80058be:	78fa      	ldrb	r2, [r7, #3]
 80058c0:	6879      	ldr	r1, [r7, #4]
 80058c2:	4613      	mov	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	4413      	add	r3, r2
 80058c8:	00db      	lsls	r3, r3, #3
 80058ca:	440b      	add	r3, r1
 80058cc:	334c      	adds	r3, #76	; 0x4c
 80058ce:	2200      	movs	r2, #0
 80058d0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80058d2:	78fa      	ldrb	r2, [r7, #3]
 80058d4:	6879      	ldr	r1, [r7, #4]
 80058d6:	4613      	mov	r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	4413      	add	r3, r2
 80058dc:	00db      	lsls	r3, r3, #3
 80058de:	440b      	add	r3, r1
 80058e0:	3339      	adds	r3, #57	; 0x39
 80058e2:	78fa      	ldrb	r2, [r7, #3]
 80058e4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80058e6:	78fa      	ldrb	r2, [r7, #3]
 80058e8:	6879      	ldr	r1, [r7, #4]
 80058ea:	4613      	mov	r3, r2
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	4413      	add	r3, r2
 80058f0:	00db      	lsls	r3, r3, #3
 80058f2:	440b      	add	r3, r1
 80058f4:	335d      	adds	r3, #93	; 0x5d
 80058f6:	2200      	movs	r2, #0
 80058f8:	701a      	strb	r2, [r3, #0]
  
  return USB_HC_StartXfer(hhcd->Instance, &(hhcd->hc[ch_num]), hhcd->Init.dma_enable);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6818      	ldr	r0, [r3, #0]
 80058fe:	78fa      	ldrb	r2, [r7, #3]
 8005900:	4613      	mov	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4413      	add	r3, r2
 8005906:	00db      	lsls	r3, r3, #3
 8005908:	3338      	adds	r3, #56	; 0x38
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	18d1      	adds	r1, r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	b2db      	uxtb	r3, r3
 8005914:	461a      	mov	r2, r3
 8005916:	f007 fa8f 	bl	800ce38 <USB_HC_StartXfer>
 800591a:	4603      	mov	r3, r0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3708      	adds	r7, #8
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b086      	sub	sp, #24
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	613b      	str	r3, [r7, #16]
  uint32_t i = 0 , interrupt = 0;
 8005932:	2300      	movs	r3, #0
 8005934:	617b      	str	r3, [r7, #20]
 8005936:	2300      	movs	r3, #0
 8005938:	60fb      	str	r3, [r7, #12]
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4618      	mov	r0, r3
 8005940:	f007 f83f 	bl	800c9c2 <USB_GetMode>
 8005944:	4603      	mov	r3, r0
 8005946:	2b01      	cmp	r3, #1
 8005948:	f040 80eb 	bne.w	8005b22 <HAL_HCD_IRQHandler+0x1fe>
  {
    /* avoid spurious interrupt */
    if(__HAL_HCD_IS_INVALID_INTERRUPT(hhcd)) 
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4618      	mov	r0, r3
 8005952:	f007 f821 	bl	800c998 <USB_ReadInterrupts>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 80e1 	beq.w	8005b20 <HAL_HCD_IRQHandler+0x1fc>
    {
      return;
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4618      	mov	r0, r3
 8005964:	f007 f818 	bl	800c998 <USB_ReadInterrupts>
 8005968:	4603      	mov	r3, r0
 800596a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800596e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005972:	d104      	bne.n	800597e <HAL_HCD_IRQHandler+0x5a>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800597c:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4618      	mov	r0, r3
 8005984:	f007 f808 	bl	800c998 <USB_ReadInterrupts>
 8005988:	4603      	mov	r3, r0
 800598a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800598e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005992:	d104      	bne.n	800599e <HAL_HCD_IRQHandler+0x7a>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800599c:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f006 fff8 	bl	800c998 <USB_ReadInterrupts>
 80059a8:	4603      	mov	r3, r0
 80059aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80059ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80059b2:	d104      	bne.n	80059be <HAL_HCD_IRQHandler+0x9a>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80059bc:	615a      	str	r2, [r3, #20]
    }   
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f006 ffe8 	bl	800c998 <USB_ReadInterrupts>
 80059c8:	4603      	mov	r3, r0
 80059ca:	f003 0302 	and.w	r3, r3, #2
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d103      	bne.n	80059da <HAL_HCD_IRQHandler+0xb6>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2202      	movs	r2, #2
 80059d8:	615a      	str	r2, [r3, #20]
    }     
    
    /* Handle Host Disconnect Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4618      	mov	r0, r3
 80059e0:	f006 ffda 	bl	800c998 <USB_ReadInterrupts>
 80059e4:	4603      	mov	r3, r0
 80059e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059ee:	d118      	bne.n	8005a22 <HAL_HCD_IRQHandler+0xfe>
    {
      
      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80059f6:	461a      	mov	r2, r3
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005a04:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
       
      /* Handle Host Port Interrupts */
      HAL_HCD_Disconnect_Callback(hhcd);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f7fc f866 	bl	8001ad8 <HAL_HCD_Disconnect_Callback>
       USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ );
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2101      	movs	r1, #1
 8005a12:	4618      	mov	r0, r3
 8005a14:	f007 f86c 	bl	800caf0 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005a20:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Host Port Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f006 ffb6 	bl	800c998 <USB_ReadInterrupts>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a32:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a36:	d102      	bne.n	8005a3e <HAL_HCD_IRQHandler+0x11a>
    {
      HCD_Port_IRQHandler (hhcd);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f001 f841 	bl	8006ac0 <HCD_Port_IRQHandler>
    }
    
    /* Handle Host SOF Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f006 ffa8 	bl	800c998 <USB_ReadInterrupts>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	f003 0308 	and.w	r3, r3, #8
 8005a4e:	2b08      	cmp	r3, #8
 8005a50:	d106      	bne.n	8005a60 <HAL_HCD_IRQHandler+0x13c>
    {
      HAL_HCD_SOF_Callback(hhcd);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f7fc f824 	bl	8001aa0 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2208      	movs	r2, #8
 8005a5e:	615a      	str	r2, [r3, #20]
    }
          
    /* Handle Host channel Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4618      	mov	r0, r3
 8005a66:	f006 ff97 	bl	800c998 <USB_ReadInterrupts>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a74:	d136      	bne.n	8005ae4 <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f007 faea 	bl	800d054 <USB_HC_ReadInterrupt>
 8005a80:	60f8      	str	r0, [r7, #12]
      for (i = 0; i < hhcd->Init.Host_channels ; i++)
 8005a82:	2300      	movs	r3, #0
 8005a84:	617b      	str	r3, [r7, #20]
 8005a86:	e023      	b.n	8005ad0 <HAL_HCD_IRQHandler+0x1ac>
      {
        if (interrupt & (1 << i))
 8005a88:	2201      	movs	r2, #1
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a90:	461a      	mov	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	4013      	ands	r3, r2
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d017      	beq.n	8005aca <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(i)->HCCHAR) &  USB_OTG_HCCHAR_EPDIR)
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	015a      	lsls	r2, r3, #5
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	4413      	add	r3, r2
 8005aa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d006      	beq.n	8005abe <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler (hhcd, i);
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 f8ca 	bl	8005c50 <HCD_HC_IN_IRQHandler>
 8005abc:	e005      	b.n	8005aca <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler (hhcd, i);
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 fc0c 	bl	80062e2 <HCD_HC_OUT_IRQHandler>
      for (i = 0; i < hhcd->Init.Host_channels ; i++)
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	3301      	adds	r3, #1
 8005ace:	617b      	str	r3, [r7, #20]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689a      	ldr	r2, [r3, #8]
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d8d6      	bhi.n	8005a88 <HAL_HCD_IRQHandler+0x164>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ae2:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Rx Queue Level Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f006 ff55 	bl	800c998 <USB_ReadInterrupts>
 8005aee:	4603      	mov	r3, r0
 8005af0:	f003 0310 	and.w	r3, r3, #16
 8005af4:	2b10      	cmp	r3, #16
 8005af6:	d114      	bne.n	8005b22 <HAL_HCD_IRQHandler+0x1fe>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	6812      	ldr	r2, [r2, #0]
 8005b00:	6992      	ldr	r2, [r2, #24]
 8005b02:	f022 0210 	bic.w	r2, r2, #16
 8005b06:	619a      	str	r2, [r3, #24]
      
      HCD_RXQLVL_IRQHandler (hhcd);
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f000 ff27 	bl	800695c <HCD_RXQLVL_IRQHandler>
      
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	6812      	ldr	r2, [r2, #0]
 8005b16:	6992      	ldr	r2, [r2, #24]
 8005b18:	f042 0210 	orr.w	r2, r2, #16
 8005b1c:	619a      	str	r2, [r3, #24]
 8005b1e:	e000      	b.n	8005b22 <HAL_HCD_IRQHandler+0x1fe>
      return;
 8005b20:	bf00      	nop
    }
  }
}
 8005b22:	3718      	adds	r7, #24
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <HAL_HCD_Start>:
  * @brief  Start the Host driver.
  * @param  hhcd: HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{ 
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b082      	sub	sp, #8
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd); 
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d101      	bne.n	8005b3e <HAL_HCD_Start+0x16>
 8005b3a:	2302      	movs	r3, #2
 8005b3c:	e013      	b.n	8005b66 <HAL_HCD_Start+0x3e>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2201      	movs	r2, #1
 8005b42:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  __HAL_HCD_ENABLE(hhcd);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f006 fe34 	bl	800c7b8 <USB_EnableGlobalInt>
  USB_DriveVbus(hhcd->Instance, 1);  
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2101      	movs	r1, #1
 8005b56:	4618      	mov	r0, r3
 8005b58:	f007 f82b 	bl	800cbb2 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd); 
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3708      	adds	r7, #8
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}

08005b6e <HAL_HCD_Stop>:
  * @param  hhcd: HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{ 
 8005b6e:	b580      	push	{r7, lr}
 8005b70:	b082      	sub	sp, #8
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd); 
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d101      	bne.n	8005b84 <HAL_HCD_Stop+0x16>
 8005b80:	2302      	movs	r3, #2
 8005b82:	e00d      	b.n	8005ba0 <HAL_HCD_Stop+0x32>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  USB_StopHost(hhcd->Instance);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4618      	mov	r0, r3
 8005b92:	f007 fb72 	bl	800d27a <USB_StopHost>
  __HAL_UNLOCK(hhcd); 
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3708      	adds	r7, #8
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <HAL_HCD_ResetPort>:
  * @brief  Reset the Host port.
  * @param  hhcd: HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f006 ffd5 	bl	800cb64 <USB_ResetPort>
 8005bba:	4603      	mov	r3, r0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3708      	adds	r7, #8
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/ 
  *            URB_ERROR/  
  *            URB_STALL      
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b083      	sub	sp, #12
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	460b      	mov	r3, r1
 8005bce:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005bd0:	78fa      	ldrb	r2, [r7, #3]
 8005bd2:	6879      	ldr	r1, [r7, #4]
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	4413      	add	r3, r2
 8005bda:	00db      	lsls	r3, r3, #3
 8005bdc:	440b      	add	r3, r1
 8005bde:	335c      	adds	r3, #92	; 0x5c
 8005be0:	781b      	ldrb	r3, [r3, #0]
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr

08005bee <HAL_HCD_HC_GetXferCount>:
  * @param  chnum: Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005bee:	b480      	push	{r7}
 8005bf0:	b083      	sub	sp, #12
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count; 
 8005bfa:	78fa      	ldrb	r2, [r7, #3]
 8005bfc:	6879      	ldr	r1, [r7, #4]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	4413      	add	r3, r2
 8005c04:	00db      	lsls	r3, r3, #3
 8005c06:	440b      	add	r3, r1
 8005c08:	334c      	adds	r3, #76	; 0x4c
 8005c0a:	681b      	ldr	r3, [r3, #0]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	370c      	adds	r7, #12
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd: HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b082      	sub	sp, #8
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f007 f812 	bl	800cc4e <USB_GetCurrentFrame>
 8005c2a:	4603      	mov	r3, r0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3708      	adds	r7, #8
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd: HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4618      	mov	r0, r3
 8005c42:	f006 ffef 	bl	800cc24 <USB_GetHostSpeed>
 8005c46:	4603      	mov	r3, r0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3708      	adds	r7, #8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <HCD_HC_IN_IRQHandler>:
  * @param  chnum: Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler   (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005c50:	b590      	push	{r4, r7, lr}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	460b      	mov	r3, r1
 8005c5a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0;
 8005c62:	2300      	movs	r3, #0
 8005c64:	60bb      	str	r3, [r7, #8]
      
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_AHBERR)
 8005c66:	78fb      	ldrb	r3, [r7, #3]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	f003 0304 	and.w	r3, r3, #4
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d01a      	beq.n	8005cb2 <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005c7c:	78fb      	ldrb	r3, [r7, #3]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c88:	461a      	mov	r2, r3
 8005c8a:	2304      	movs	r3, #4
 8005c8c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8005c8e:	78fb      	ldrb	r3, [r7, #3]
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c9a:	4619      	mov	r1, r3
 8005c9c:	78fb      	ldrb	r3, [r7, #3]
 8005c9e:	015a      	lsls	r2, r3, #5
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	f043 0302 	orr.w	r3, r3, #2
 8005cae:	60cb      	str	r3, [r1, #12]
 8005cb0:	e094      	b.n	8005ddc <HCD_HC_IN_IRQHandler+0x18c>
  }  
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_ACK)
 8005cb2:	78fb      	ldrb	r3, [r7, #3]
 8005cb4:	015a      	lsls	r2, r3, #5
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	4413      	add	r3, r2
 8005cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f003 0320 	and.w	r3, r3, #32
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d009      	beq.n	8005cdc <HCD_HC_IN_IRQHandler+0x8c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005cc8:	78fb      	ldrb	r3, [r7, #3]
 8005cca:	015a      	lsls	r2, r3, #5
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	4413      	add	r3, r2
 8005cd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	2320      	movs	r3, #32
 8005cd8:	6093      	str	r3, [r2, #8]
 8005cda:	e07f      	b.n	8005ddc <HCD_HC_IN_IRQHandler+0x18c>
  }
  
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_STALL)  
 8005cdc:	78fb      	ldrb	r3, [r7, #3]
 8005cde:	015a      	lsls	r2, r3, #5
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 0308 	and.w	r3, r3, #8
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d034      	beq.n	8005d5c <HCD_HC_IN_IRQHandler+0x10c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8005cf2:	78fb      	ldrb	r3, [r7, #3]
 8005cf4:	015a      	lsls	r2, r3, #5
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cfe:	4619      	mov	r1, r3
 8005d00:	78fb      	ldrb	r3, [r7, #3]
 8005d02:	015a      	lsls	r2, r3, #5
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4413      	add	r3, r2
 8005d08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	f043 0302 	orr.w	r3, r3, #2
 8005d12:	60cb      	str	r3, [r1, #12]
    hhcd->hc[chnum].state = HC_STALL;
 8005d14:	78fa      	ldrb	r2, [r7, #3]
 8005d16:	6879      	ldr	r1, [r7, #4]
 8005d18:	4613      	mov	r3, r2
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	4413      	add	r3, r2
 8005d1e:	00db      	lsls	r3, r3, #3
 8005d20:	440b      	add	r3, r1
 8005d22:	335d      	adds	r3, #93	; 0x5d
 8005d24:	2205      	movs	r2, #5
 8005d26:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005d28:	78fb      	ldrb	r3, [r7, #3]
 8005d2a:	015a      	lsls	r2, r3, #5
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	4413      	add	r3, r2
 8005d30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d34:	461a      	mov	r2, r3
 8005d36:	2310      	movs	r3, #16
 8005d38:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);    
 8005d3a:	78fb      	ldrb	r3, [r7, #3]
 8005d3c:	015a      	lsls	r2, r3, #5
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	4413      	add	r3, r2
 8005d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d46:	461a      	mov	r2, r3
 8005d48:	2308      	movs	r3, #8
 8005d4a:	6093      	str	r3, [r2, #8]
    USB_HC_Halt(hhcd->Instance, chnum);    
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	78fa      	ldrb	r2, [r7, #3]
 8005d52:	4611      	mov	r1, r2
 8005d54:	4618      	mov	r0, r3
 8005d56:	f007 f98c 	bl	800d072 <USB_HC_Halt>
 8005d5a:	e03f      	b.n	8005ddc <HCD_HC_IN_IRQHandler+0x18c>
  }
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_DTERR)
 8005d5c:	78fb      	ldrb	r3, [r7, #3]
 8005d5e:	015a      	lsls	r2, r3, #5
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	4413      	add	r3, r2
 8005d64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d034      	beq.n	8005ddc <HCD_HC_IN_IRQHandler+0x18c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8005d72:	78fb      	ldrb	r3, [r7, #3]
 8005d74:	015a      	lsls	r2, r3, #5
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	4413      	add	r3, r2
 8005d7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d7e:	4619      	mov	r1, r3
 8005d80:	78fb      	ldrb	r3, [r7, #3]
 8005d82:	015a      	lsls	r2, r3, #5
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	4413      	add	r3, r2
 8005d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	f043 0302 	orr.w	r3, r3, #2
 8005d92:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);  
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	78fa      	ldrb	r2, [r7, #3]
 8005d9a:	4611      	mov	r1, r2
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f007 f968 	bl	800d072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);    
 8005da2:	78fb      	ldrb	r3, [r7, #3]
 8005da4:	015a      	lsls	r2, r3, #5
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	4413      	add	r3, r2
 8005daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dae:	461a      	mov	r2, r3
 8005db0:	2310      	movs	r3, #16
 8005db2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005db4:	78fa      	ldrb	r2, [r7, #3]
 8005db6:	6879      	ldr	r1, [r7, #4]
 8005db8:	4613      	mov	r3, r2
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	4413      	add	r3, r2
 8005dbe:	00db      	lsls	r3, r3, #3
 8005dc0:	440b      	add	r3, r1
 8005dc2:	335d      	adds	r3, #93	; 0x5d
 8005dc4:	2208      	movs	r2, #8
 8005dc6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005dc8:	78fb      	ldrb	r3, [r7, #3]
 8005dca:	015a      	lsls	r2, r3, #5
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	4413      	add	r3, r2
 8005dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005dda:	6093      	str	r3, [r2, #8]
  }    
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_FRMOR)
 8005ddc:	78fb      	ldrb	r3, [r7, #3]
 8005dde:	015a      	lsls	r2, r3, #5
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	4413      	add	r3, r2
 8005de4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d022      	beq.n	8005e38 <HCD_HC_IN_IRQHandler+0x1e8>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8005df2:	78fb      	ldrb	r3, [r7, #3]
 8005df4:	015a      	lsls	r2, r3, #5
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	4413      	add	r3, r2
 8005dfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dfe:	4619      	mov	r1, r3
 8005e00:	78fb      	ldrb	r3, [r7, #3]
 8005e02:	015a      	lsls	r2, r3, #5
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	4413      	add	r3, r2
 8005e08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	f043 0302 	orr.w	r3, r3, #2
 8005e12:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);  
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	78fa      	ldrb	r2, [r7, #3]
 8005e1a:	4611      	mov	r1, r2
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f007 f928 	bl	800d072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005e22:	78fb      	ldrb	r3, [r7, #3]
 8005e24:	015a      	lsls	r2, r3, #5
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	4413      	add	r3, r2
 8005e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e2e:	461a      	mov	r2, r3
 8005e30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e34:	6093      	str	r3, [r2, #8]
      USBx_HC(chnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHDIS;        
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
     
    }
  }
}
 8005e36:	e250      	b.n	80062da <HCD_HC_IN_IRQHandler+0x68a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_XFRC)
 8005e38:	78fb      	ldrb	r3, [r7, #3]
 8005e3a:	015a      	lsls	r2, r3, #5
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	4413      	add	r3, r2
 8005e40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	f000 80c0 	beq.w	8005fd0 <HCD_HC_IN_IRQHandler+0x380>
    if (hhcd->Init.dma_enable)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	691b      	ldr	r3, [r3, #16]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d01b      	beq.n	8005e90 <HCD_HC_IN_IRQHandler+0x240>
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].xfer_len - \
 8005e58:	78fa      	ldrb	r2, [r7, #3]
 8005e5a:	78f9      	ldrb	r1, [r7, #3]
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	460b      	mov	r3, r1
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	440b      	add	r3, r1
 8005e64:	00db      	lsls	r3, r3, #3
 8005e66:	4403      	add	r3, r0
 8005e68:	3348      	adds	r3, #72	; 0x48
 8005e6a:	6819      	ldr	r1, [r3, #0]
                               (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005e6c:	78fb      	ldrb	r3, [r7, #3]
 8005e6e:	0158      	lsls	r0, r3, #5
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	4403      	add	r3, r0
 8005e74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].xfer_len - \
 8005e7e:	1ac9      	subs	r1, r1, r3
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	4613      	mov	r3, r2
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	4413      	add	r3, r2
 8005e88:	00db      	lsls	r3, r3, #3
 8005e8a:	4403      	add	r3, r0
 8005e8c:	334c      	adds	r3, #76	; 0x4c
 8005e8e:	6019      	str	r1, [r3, #0]
    hhcd->hc[chnum].state = HC_XFRC;
 8005e90:	78fa      	ldrb	r2, [r7, #3]
 8005e92:	6879      	ldr	r1, [r7, #4]
 8005e94:	4613      	mov	r3, r2
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	4413      	add	r3, r2
 8005e9a:	00db      	lsls	r3, r3, #3
 8005e9c:	440b      	add	r3, r1
 8005e9e:	335d      	adds	r3, #93	; 0x5d
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0;
 8005ea4:	78fa      	ldrb	r2, [r7, #3]
 8005ea6:	6879      	ldr	r1, [r7, #4]
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	4413      	add	r3, r2
 8005eae:	00db      	lsls	r3, r3, #3
 8005eb0:	440b      	add	r3, r1
 8005eb2:	3358      	adds	r3, #88	; 0x58
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005eb8:	78fb      	ldrb	r3, [r7, #3]
 8005eba:	015a      	lsls	r2, r3, #5
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	4413      	add	r3, r2
 8005ec0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 8005eca:	78fa      	ldrb	r2, [r7, #3]
 8005ecc:	6879      	ldr	r1, [r7, #4]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	4413      	add	r3, r2
 8005ed4:	00db      	lsls	r3, r3, #3
 8005ed6:	440b      	add	r3, r1
 8005ed8:	333f      	adds	r3, #63	; 0x3f
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d00a      	beq.n	8005ef6 <HCD_HC_IN_IRQHandler+0x2a6>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005ee0:	78fa      	ldrb	r2, [r7, #3]
 8005ee2:	6879      	ldr	r1, [r7, #4]
 8005ee4:	4613      	mov	r3, r2
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	4413      	add	r3, r2
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	440b      	add	r3, r1
 8005eee:	333f      	adds	r3, #63	; 0x3f
 8005ef0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d121      	bne.n	8005f3a <HCD_HC_IN_IRQHandler+0x2ea>
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8005ef6:	78fb      	ldrb	r3, [r7, #3]
 8005ef8:	015a      	lsls	r2, r3, #5
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	4413      	add	r3, r2
 8005efe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f02:	4619      	mov	r1, r3
 8005f04:	78fb      	ldrb	r3, [r7, #3]
 8005f06:	015a      	lsls	r2, r3, #5
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	f043 0302 	orr.w	r3, r3, #2
 8005f16:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum); 
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	78fa      	ldrb	r2, [r7, #3]
 8005f1e:	4611      	mov	r1, r2
 8005f20:	4618      	mov	r0, r3
 8005f22:	f007 f8a6 	bl	800d072 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005f26:	78fb      	ldrb	r3, [r7, #3]
 8005f28:	015a      	lsls	r2, r3, #5
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f32:	461a      	mov	r2, r3
 8005f34:	2310      	movs	r3, #16
 8005f36:	6093      	str	r3, [r2, #8]
 8005f38:	e033      	b.n	8005fa2 <HCD_HC_IN_IRQHandler+0x352>
    else if(hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005f3a:	78fa      	ldrb	r2, [r7, #3]
 8005f3c:	6879      	ldr	r1, [r7, #4]
 8005f3e:	4613      	mov	r3, r2
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	4413      	add	r3, r2
 8005f44:	00db      	lsls	r3, r3, #3
 8005f46:	440b      	add	r3, r1
 8005f48:	333f      	adds	r3, #63	; 0x3f
 8005f4a:	781b      	ldrb	r3, [r3, #0]
 8005f4c:	2b03      	cmp	r3, #3
 8005f4e:	d128      	bne.n	8005fa2 <HCD_HC_IN_IRQHandler+0x352>
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005f50:	78fb      	ldrb	r3, [r7, #3]
 8005f52:	015a      	lsls	r2, r3, #5
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	4413      	add	r3, r2
 8005f58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	78fb      	ldrb	r3, [r7, #3]
 8005f60:	015a      	lsls	r2, r3, #5
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	4413      	add	r3, r2
 8005f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005f70:	600b      	str	r3, [r1, #0]
      hhcd->hc[chnum].urb_state = URB_DONE; 
 8005f72:	78fa      	ldrb	r2, [r7, #3]
 8005f74:	6879      	ldr	r1, [r7, #4]
 8005f76:	4613      	mov	r3, r2
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	4413      	add	r3, r2
 8005f7c:	00db      	lsls	r3, r3, #3
 8005f7e:	440b      	add	r3, r1
 8005f80:	335c      	adds	r3, #92	; 0x5c
 8005f82:	2201      	movs	r2, #1
 8005f84:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005f86:	78fa      	ldrb	r2, [r7, #3]
 8005f88:	6879      	ldr	r1, [r7, #4]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	00db      	lsls	r3, r3, #3
 8005f92:	440b      	add	r3, r1
 8005f94:	335c      	adds	r3, #92	; 0x5c
 8005f96:	781a      	ldrb	r2, [r3, #0]
 8005f98:	78fb      	ldrb	r3, [r7, #3]
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f7fb fda9 	bl	8001af4 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[chnum].toggle_in ^= 1;
 8005fa2:	78fa      	ldrb	r2, [r7, #3]
 8005fa4:	78f9      	ldrb	r1, [r7, #3]
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	460b      	mov	r3, r1
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	440b      	add	r3, r1
 8005fae:	00db      	lsls	r3, r3, #3
 8005fb0:	4403      	add	r3, r0
 8005fb2:	3350      	adds	r3, #80	; 0x50
 8005fb4:	781b      	ldrb	r3, [r3, #0]
 8005fb6:	f083 0301 	eor.w	r3, r3, #1
 8005fba:	b2d8      	uxtb	r0, r3
 8005fbc:	6879      	ldr	r1, [r7, #4]
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	4413      	add	r3, r2
 8005fc4:	00db      	lsls	r3, r3, #3
 8005fc6:	440b      	add	r3, r1
 8005fc8:	3350      	adds	r3, #80	; 0x50
 8005fca:	4602      	mov	r2, r0
 8005fcc:	701a      	strb	r2, [r3, #0]
}
 8005fce:	e184      	b.n	80062da <HCD_HC_IN_IRQHandler+0x68a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_CHH)
 8005fd0:	78fb      	ldrb	r3, [r7, #3]
 8005fd2:	015a      	lsls	r2, r3, #5
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	f000 80b7 	beq.w	8006156 <HCD_HC_IN_IRQHandler+0x506>
    __HAL_HCD_MASK_HALT_HC_INT(chnum); 
 8005fe8:	78fb      	ldrb	r3, [r7, #3]
 8005fea:	015a      	lsls	r2, r3, #5
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4413      	add	r3, r2
 8005ff0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	78fb      	ldrb	r3, [r7, #3]
 8005ff8:	015a      	lsls	r2, r3, #5
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	f023 0302 	bic.w	r3, r3, #2
 8006008:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 800600a:	78fa      	ldrb	r2, [r7, #3]
 800600c:	6879      	ldr	r1, [r7, #4]
 800600e:	4613      	mov	r3, r2
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4413      	add	r3, r2
 8006014:	00db      	lsls	r3, r3, #3
 8006016:	440b      	add	r3, r1
 8006018:	335d      	adds	r3, #93	; 0x5d
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	2b01      	cmp	r3, #1
 800601e:	d10a      	bne.n	8006036 <HCD_HC_IN_IRQHandler+0x3e6>
      hhcd->hc[chnum].urb_state  = URB_DONE;      
 8006020:	78fa      	ldrb	r2, [r7, #3]
 8006022:	6879      	ldr	r1, [r7, #4]
 8006024:	4613      	mov	r3, r2
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	4413      	add	r3, r2
 800602a:	00db      	lsls	r3, r3, #3
 800602c:	440b      	add	r3, r1
 800602e:	335c      	adds	r3, #92	; 0x5c
 8006030:	2201      	movs	r2, #1
 8006032:	701a      	strb	r2, [r3, #0]
 8006034:	e077      	b.n	8006126 <HCD_HC_IN_IRQHandler+0x4d6>
    else if (hhcd->hc[chnum].state == HC_STALL) 
 8006036:	78fa      	ldrb	r2, [r7, #3]
 8006038:	6879      	ldr	r1, [r7, #4]
 800603a:	4613      	mov	r3, r2
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	4413      	add	r3, r2
 8006040:	00db      	lsls	r3, r3, #3
 8006042:	440b      	add	r3, r1
 8006044:	335d      	adds	r3, #93	; 0x5d
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	2b05      	cmp	r3, #5
 800604a:	d10a      	bne.n	8006062 <HCD_HC_IN_IRQHandler+0x412>
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800604c:	78fa      	ldrb	r2, [r7, #3]
 800604e:	6879      	ldr	r1, [r7, #4]
 8006050:	4613      	mov	r3, r2
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	4413      	add	r3, r2
 8006056:	00db      	lsls	r3, r3, #3
 8006058:	440b      	add	r3, r1
 800605a:	335c      	adds	r3, #92	; 0x5c
 800605c:	2205      	movs	r2, #5
 800605e:	701a      	strb	r2, [r3, #0]
 8006060:	e061      	b.n	8006126 <HCD_HC_IN_IRQHandler+0x4d6>
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006062:	78fa      	ldrb	r2, [r7, #3]
 8006064:	6879      	ldr	r1, [r7, #4]
 8006066:	4613      	mov	r3, r2
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	4413      	add	r3, r2
 800606c:	00db      	lsls	r3, r3, #3
 800606e:	440b      	add	r3, r1
 8006070:	335d      	adds	r3, #93	; 0x5d
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	2b06      	cmp	r3, #6
 8006076:	d00a      	beq.n	800608e <HCD_HC_IN_IRQHandler+0x43e>
            (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006078:	78fa      	ldrb	r2, [r7, #3]
 800607a:	6879      	ldr	r1, [r7, #4]
 800607c:	4613      	mov	r3, r2
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	4413      	add	r3, r2
 8006082:	00db      	lsls	r3, r3, #3
 8006084:	440b      	add	r3, r1
 8006086:	335d      	adds	r3, #93	; 0x5d
 8006088:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 800608a:	2b08      	cmp	r3, #8
 800608c:	d14b      	bne.n	8006126 <HCD_HC_IN_IRQHandler+0x4d6>
      if(hhcd->hc[chnum].ErrCnt++ > 3)
 800608e:	78fa      	ldrb	r2, [r7, #3]
 8006090:	6879      	ldr	r1, [r7, #4]
 8006092:	4613      	mov	r3, r2
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	4413      	add	r3, r2
 8006098:	00db      	lsls	r3, r3, #3
 800609a:	440b      	add	r3, r1
 800609c:	3358      	adds	r3, #88	; 0x58
 800609e:	6819      	ldr	r1, [r3, #0]
 80060a0:	1c48      	adds	r0, r1, #1
 80060a2:	687c      	ldr	r4, [r7, #4]
 80060a4:	4613      	mov	r3, r2
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	4413      	add	r3, r2
 80060aa:	00db      	lsls	r3, r3, #3
 80060ac:	4423      	add	r3, r4
 80060ae:	3358      	adds	r3, #88	; 0x58
 80060b0:	6018      	str	r0, [r3, #0]
 80060b2:	2903      	cmp	r1, #3
 80060b4:	d914      	bls.n	80060e0 <HCD_HC_IN_IRQHandler+0x490>
        hhcd->hc[chnum].ErrCnt = 0;
 80060b6:	78fa      	ldrb	r2, [r7, #3]
 80060b8:	6879      	ldr	r1, [r7, #4]
 80060ba:	4613      	mov	r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	00db      	lsls	r3, r3, #3
 80060c2:	440b      	add	r3, r1
 80060c4:	3358      	adds	r3, #88	; 0x58
 80060c6:	2200      	movs	r2, #0
 80060c8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80060ca:	78fa      	ldrb	r2, [r7, #3]
 80060cc:	6879      	ldr	r1, [r7, #4]
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	00db      	lsls	r3, r3, #3
 80060d6:	440b      	add	r3, r1
 80060d8:	335c      	adds	r3, #92	; 0x5c
 80060da:	2204      	movs	r2, #4
 80060dc:	701a      	strb	r2, [r3, #0]
 80060de:	e009      	b.n	80060f4 <HCD_HC_IN_IRQHandler+0x4a4>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80060e0:	78fa      	ldrb	r2, [r7, #3]
 80060e2:	6879      	ldr	r1, [r7, #4]
 80060e4:	4613      	mov	r3, r2
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	4413      	add	r3, r2
 80060ea:	00db      	lsls	r3, r3, #3
 80060ec:	440b      	add	r3, r1
 80060ee:	335c      	adds	r3, #92	; 0x5c
 80060f0:	2202      	movs	r2, #2
 80060f2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(chnum)->HCCHAR;
 80060f4:	78fb      	ldrb	r3, [r7, #3]
 80060f6:	015a      	lsls	r2, r3, #5
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	4413      	add	r3, r2
 80060fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800610a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006112:	60bb      	str	r3, [r7, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;    
 8006114:	78fb      	ldrb	r3, [r7, #3]
 8006116:	015a      	lsls	r2, r3, #5
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	4413      	add	r3, r2
 800611c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006120:	461a      	mov	r2, r3
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006126:	78fb      	ldrb	r3, [r7, #3]
 8006128:	015a      	lsls	r2, r3, #5
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	4413      	add	r3, r2
 800612e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006132:	461a      	mov	r2, r3
 8006134:	2302      	movs	r3, #2
 8006136:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006138:	78fa      	ldrb	r2, [r7, #3]
 800613a:	6879      	ldr	r1, [r7, #4]
 800613c:	4613      	mov	r3, r2
 800613e:	009b      	lsls	r3, r3, #2
 8006140:	4413      	add	r3, r2
 8006142:	00db      	lsls	r3, r3, #3
 8006144:	440b      	add	r3, r1
 8006146:	335c      	adds	r3, #92	; 0x5c
 8006148:	781a      	ldrb	r2, [r3, #0]
 800614a:	78fb      	ldrb	r3, [r7, #3]
 800614c:	4619      	mov	r1, r3
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7fb fcd0 	bl	8001af4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006154:	e0c1      	b.n	80062da <HCD_HC_IN_IRQHandler+0x68a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_TXERR)
 8006156:	78fb      	ldrb	r3, [r7, #3]
 8006158:	015a      	lsls	r2, r3, #5
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	4413      	add	r3, r2
 800615e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006168:	2b00      	cmp	r3, #0
 800616a:	d03d      	beq.n	80061e8 <HCD_HC_IN_IRQHandler+0x598>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 800616c:	78fb      	ldrb	r3, [r7, #3]
 800616e:	015a      	lsls	r2, r3, #5
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	4413      	add	r3, r2
 8006174:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006178:	4619      	mov	r1, r3
 800617a:	78fb      	ldrb	r3, [r7, #3]
 800617c:	015a      	lsls	r2, r3, #5
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	4413      	add	r3, r2
 8006182:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	f043 0302 	orr.w	r3, r3, #2
 800618c:	60cb      	str	r3, [r1, #12]
     hhcd->hc[chnum].ErrCnt++;
 800618e:	78fa      	ldrb	r2, [r7, #3]
 8006190:	6879      	ldr	r1, [r7, #4]
 8006192:	4613      	mov	r3, r2
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	4413      	add	r3, r2
 8006198:	00db      	lsls	r3, r3, #3
 800619a:	440b      	add	r3, r1
 800619c:	3358      	adds	r3, #88	; 0x58
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	1c59      	adds	r1, r3, #1
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	4613      	mov	r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	4413      	add	r3, r2
 80061aa:	00db      	lsls	r3, r3, #3
 80061ac:	4403      	add	r3, r0
 80061ae:	3358      	adds	r3, #88	; 0x58
 80061b0:	6019      	str	r1, [r3, #0]
     hhcd->hc[chnum].state = HC_XACTERR;
 80061b2:	78fa      	ldrb	r2, [r7, #3]
 80061b4:	6879      	ldr	r1, [r7, #4]
 80061b6:	4613      	mov	r3, r2
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	4413      	add	r3, r2
 80061bc:	00db      	lsls	r3, r3, #3
 80061be:	440b      	add	r3, r1
 80061c0:	335d      	adds	r3, #93	; 0x5d
 80061c2:	2206      	movs	r2, #6
 80061c4:	701a      	strb	r2, [r3, #0]
     USB_HC_Halt(hhcd->Instance, chnum);     
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	78fa      	ldrb	r2, [r7, #3]
 80061cc:	4611      	mov	r1, r2
 80061ce:	4618      	mov	r0, r3
 80061d0:	f006 ff4f 	bl	800d072 <USB_HC_Halt>
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80061d4:	78fb      	ldrb	r3, [r7, #3]
 80061d6:	015a      	lsls	r2, r3, #5
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	4413      	add	r3, r2
 80061dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061e0:	461a      	mov	r2, r3
 80061e2:	2380      	movs	r3, #128	; 0x80
 80061e4:	6093      	str	r3, [r2, #8]
}
 80061e6:	e078      	b.n	80062da <HCD_HC_IN_IRQHandler+0x68a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NAK)
 80061e8:	78fb      	ldrb	r3, [r7, #3]
 80061ea:	015a      	lsls	r2, r3, #5
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	4413      	add	r3, r2
 80061f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f003 0310 	and.w	r3, r3, #16
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d06d      	beq.n	80062da <HCD_HC_IN_IRQHandler+0x68a>
    if(hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80061fe:	78fa      	ldrb	r2, [r7, #3]
 8006200:	6879      	ldr	r1, [r7, #4]
 8006202:	4613      	mov	r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	4413      	add	r3, r2
 8006208:	00db      	lsls	r3, r3, #3
 800620a:	440b      	add	r3, r1
 800620c:	333f      	adds	r3, #63	; 0x3f
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	2b03      	cmp	r3, #3
 8006212:	d117      	bne.n	8006244 <HCD_HC_IN_IRQHandler+0x5f4>
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8006214:	78fb      	ldrb	r3, [r7, #3]
 8006216:	015a      	lsls	r2, r3, #5
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	4413      	add	r3, r2
 800621c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006220:	4619      	mov	r1, r3
 8006222:	78fb      	ldrb	r3, [r7, #3]
 8006224:	015a      	lsls	r2, r3, #5
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	4413      	add	r3, r2
 800622a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	f043 0302 	orr.w	r3, r3, #2
 8006234:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum); 
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	78fa      	ldrb	r2, [r7, #3]
 800623c:	4611      	mov	r1, r2
 800623e:	4618      	mov	r0, r3
 8006240:	f006 ff17 	bl	800d072 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_NAK;
 8006244:	78fa      	ldrb	r2, [r7, #3]
 8006246:	6879      	ldr	r1, [r7, #4]
 8006248:	4613      	mov	r3, r2
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	4413      	add	r3, r2
 800624e:	00db      	lsls	r3, r3, #3
 8006250:	440b      	add	r3, r1
 8006252:	335d      	adds	r3, #93	; 0x5d
 8006254:	2203      	movs	r2, #3
 8006256:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006258:	78fb      	ldrb	r3, [r7, #3]
 800625a:	015a      	lsls	r2, r3, #5
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	4413      	add	r3, r2
 8006260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006264:	461a      	mov	r2, r3
 8006266:	2310      	movs	r3, #16
 8006268:	6093      	str	r3, [r2, #8]
    if  ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 800626a:	78fa      	ldrb	r2, [r7, #3]
 800626c:	6879      	ldr	r1, [r7, #4]
 800626e:	4613      	mov	r3, r2
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	4413      	add	r3, r2
 8006274:	00db      	lsls	r3, r3, #3
 8006276:	440b      	add	r3, r1
 8006278:	333f      	adds	r3, #63	; 0x3f
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d00a      	beq.n	8006296 <HCD_HC_IN_IRQHandler+0x646>
         (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006280:	78fa      	ldrb	r2, [r7, #3]
 8006282:	6879      	ldr	r1, [r7, #4]
 8006284:	4613      	mov	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	4413      	add	r3, r2
 800628a:	00db      	lsls	r3, r3, #3
 800628c:	440b      	add	r3, r1
 800628e:	333f      	adds	r3, #63	; 0x3f
 8006290:	781b      	ldrb	r3, [r3, #0]
    if  ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 8006292:	2b02      	cmp	r3, #2
 8006294:	d121      	bne.n	80062da <HCD_HC_IN_IRQHandler+0x68a>
      USBx_HC(chnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHDIS;        
 8006296:	78fb      	ldrb	r3, [r7, #3]
 8006298:	015a      	lsls	r2, r3, #5
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	4413      	add	r3, r2
 800629e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062a2:	4619      	mov	r1, r3
 80062a4:	78fb      	ldrb	r3, [r7, #3]
 80062a6:	015a      	lsls	r2, r3, #5
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	4413      	add	r3, r2
 80062ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80062b6:	600b      	str	r3, [r1, #0]
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80062b8:	78fb      	ldrb	r3, [r7, #3]
 80062ba:	015a      	lsls	r2, r3, #5
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	4413      	add	r3, r2
 80062c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062c4:	4619      	mov	r1, r3
 80062c6:	78fb      	ldrb	r3, [r7, #3]
 80062c8:	015a      	lsls	r2, r3, #5
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	4413      	add	r3, r2
 80062ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062d8:	600b      	str	r3, [r1, #0]
}
 80062da:	bf00      	nop
 80062dc:	3714      	adds	r7, #20
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd90      	pop	{r4, r7, pc}

080062e2 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum: Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler  (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80062e2:	b590      	push	{r4, r7, lr}
 80062e4:	b085      	sub	sp, #20
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
 80062ea:	460b      	mov	r3, r1
 80062ec:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0;
 80062f4:	2300      	movs	r3, #0
 80062f6:	60bb      	str	r3, [r7, #8]
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_AHBERR)
 80062f8:	78fb      	ldrb	r3, [r7, #3]
 80062fa:	015a      	lsls	r2, r3, #5
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	4413      	add	r3, r2
 8006300:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f003 0304 	and.w	r3, r3, #4
 800630a:	2b00      	cmp	r3, #0
 800630c:	d01a      	beq.n	8006344 <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800630e:	78fb      	ldrb	r3, [r7, #3]
 8006310:	015a      	lsls	r2, r3, #5
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	4413      	add	r3, r2
 8006316:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800631a:	461a      	mov	r2, r3
 800631c:	2304      	movs	r3, #4
 800631e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8006320:	78fb      	ldrb	r3, [r7, #3]
 8006322:	015a      	lsls	r2, r3, #5
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	4413      	add	r3, r2
 8006328:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800632c:	4619      	mov	r1, r3
 800632e:	78fb      	ldrb	r3, [r7, #3]
 8006330:	015a      	lsls	r2, r3, #5
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	4413      	add	r3, r2
 8006336:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	f043 0302 	orr.w	r3, r3, #2
 8006340:	60cb      	str	r3, [r1, #12]
    }
    
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);  
  }
} 
 8006342:	e306      	b.n	8006952 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_ACK)
 8006344:	78fb      	ldrb	r3, [r7, #3]
 8006346:	015a      	lsls	r2, r3, #5
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	4413      	add	r3, r2
 800634c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	f003 0320 	and.w	r3, r3, #32
 8006356:	2b00      	cmp	r3, #0
 8006358:	d041      	beq.n	80063de <HCD_HC_OUT_IRQHandler+0xfc>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800635a:	78fb      	ldrb	r3, [r7, #3]
 800635c:	015a      	lsls	r2, r3, #5
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	4413      	add	r3, r2
 8006362:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006366:	461a      	mov	r2, r3
 8006368:	2320      	movs	r3, #32
 800636a:	6093      	str	r3, [r2, #8]
    if( hhcd->hc[chnum].do_ping == 1)
 800636c:	78fa      	ldrb	r2, [r7, #3]
 800636e:	6879      	ldr	r1, [r7, #4]
 8006370:	4613      	mov	r3, r2
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	4413      	add	r3, r2
 8006376:	00db      	lsls	r3, r3, #3
 8006378:	440b      	add	r3, r1
 800637a:	333d      	adds	r3, #61	; 0x3d
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	2b01      	cmp	r3, #1
 8006380:	f040 82e7 	bne.w	8006952 <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[chnum].state = HC_NYET;     
 8006384:	78fa      	ldrb	r2, [r7, #3]
 8006386:	6879      	ldr	r1, [r7, #4]
 8006388:	4613      	mov	r3, r2
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	4413      	add	r3, r2
 800638e:	00db      	lsls	r3, r3, #3
 8006390:	440b      	add	r3, r1
 8006392:	335d      	adds	r3, #93	; 0x5d
 8006394:	2204      	movs	r2, #4
 8006396:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006398:	78fb      	ldrb	r3, [r7, #3]
 800639a:	015a      	lsls	r2, r3, #5
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	4413      	add	r3, r2
 80063a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063a4:	4619      	mov	r1, r3
 80063a6:	78fb      	ldrb	r3, [r7, #3]
 80063a8:	015a      	lsls	r2, r3, #5
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	4413      	add	r3, r2
 80063ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	f043 0302 	orr.w	r3, r3, #2
 80063b8:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum); 
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	78fa      	ldrb	r2, [r7, #3]
 80063c0:	4611      	mov	r1, r2
 80063c2:	4618      	mov	r0, r3
 80063c4:	f006 fe55 	bl	800d072 <USB_HC_Halt>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80063c8:	78fa      	ldrb	r2, [r7, #3]
 80063ca:	6879      	ldr	r1, [r7, #4]
 80063cc:	4613      	mov	r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	4413      	add	r3, r2
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	440b      	add	r3, r1
 80063d6:	335c      	adds	r3, #92	; 0x5c
 80063d8:	2202      	movs	r2, #2
 80063da:	701a      	strb	r2, [r3, #0]
} 
 80063dc:	e2b9      	b.n	8006952 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NYET)
 80063de:	78fb      	ldrb	r3, [r7, #3]
 80063e0:	015a      	lsls	r2, r3, #5
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	4413      	add	r3, r2
 80063e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d035      	beq.n	8006460 <HCD_HC_OUT_IRQHandler+0x17e>
    hhcd->hc[chnum].state = HC_NYET;
 80063f4:	78fa      	ldrb	r2, [r7, #3]
 80063f6:	6879      	ldr	r1, [r7, #4]
 80063f8:	4613      	mov	r3, r2
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	4413      	add	r3, r2
 80063fe:	00db      	lsls	r3, r3, #3
 8006400:	440b      	add	r3, r1
 8006402:	335d      	adds	r3, #93	; 0x5d
 8006404:	2204      	movs	r2, #4
 8006406:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt= 0;    
 8006408:	78fa      	ldrb	r2, [r7, #3]
 800640a:	6879      	ldr	r1, [r7, #4]
 800640c:	4613      	mov	r3, r2
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	4413      	add	r3, r2
 8006412:	00db      	lsls	r3, r3, #3
 8006414:	440b      	add	r3, r1
 8006416:	3358      	adds	r3, #88	; 0x58
 8006418:	2200      	movs	r2, #0
 800641a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 800641c:	78fb      	ldrb	r3, [r7, #3]
 800641e:	015a      	lsls	r2, r3, #5
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4413      	add	r3, r2
 8006424:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006428:	4619      	mov	r1, r3
 800642a:	78fb      	ldrb	r3, [r7, #3]
 800642c:	015a      	lsls	r2, r3, #5
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	4413      	add	r3, r2
 8006432:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	f043 0302 	orr.w	r3, r3, #2
 800643c:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	78fa      	ldrb	r2, [r7, #3]
 8006444:	4611      	mov	r1, r2
 8006446:	4618      	mov	r0, r3
 8006448:	f006 fe13 	bl	800d072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800644c:	78fb      	ldrb	r3, [r7, #3]
 800644e:	015a      	lsls	r2, r3, #5
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	4413      	add	r3, r2
 8006454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006458:	461a      	mov	r2, r3
 800645a:	2340      	movs	r3, #64	; 0x40
 800645c:	6093      	str	r3, [r2, #8]
} 
 800645e:	e278      	b.n	8006952 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_FRMOR)
 8006460:	78fb      	ldrb	r3, [r7, #3]
 8006462:	015a      	lsls	r2, r3, #5
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	4413      	add	r3, r2
 8006468:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006472:	2b00      	cmp	r3, #0
 8006474:	d022      	beq.n	80064bc <HCD_HC_OUT_IRQHandler+0x1da>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006476:	78fb      	ldrb	r3, [r7, #3]
 8006478:	015a      	lsls	r2, r3, #5
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	4413      	add	r3, r2
 800647e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006482:	4619      	mov	r1, r3
 8006484:	78fb      	ldrb	r3, [r7, #3]
 8006486:	015a      	lsls	r2, r3, #5
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	4413      	add	r3, r2
 800648c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f043 0302 	orr.w	r3, r3, #2
 8006496:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);  
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	78fa      	ldrb	r2, [r7, #3]
 800649e:	4611      	mov	r1, r2
 80064a0:	4618      	mov	r0, r3
 80064a2:	f006 fde6 	bl	800d072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80064a6:	78fb      	ldrb	r3, [r7, #3]
 80064a8:	015a      	lsls	r2, r3, #5
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	4413      	add	r3, r2
 80064ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064b2:	461a      	mov	r2, r3
 80064b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80064b8:	6093      	str	r3, [r2, #8]
} 
 80064ba:	e24a      	b.n	8006952 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_XFRC)
 80064bc:	78fb      	ldrb	r3, [r7, #3]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f003 0301 	and.w	r3, r3, #1
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d035      	beq.n	800653e <HCD_HC_OUT_IRQHandler+0x25c>
      hhcd->hc[chnum].ErrCnt = 0;  
 80064d2:	78fa      	ldrb	r2, [r7, #3]
 80064d4:	6879      	ldr	r1, [r7, #4]
 80064d6:	4613      	mov	r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	4413      	add	r3, r2
 80064dc:	00db      	lsls	r3, r3, #3
 80064de:	440b      	add	r3, r1
 80064e0:	3358      	adds	r3, #88	; 0x58
 80064e2:	2200      	movs	r2, #0
 80064e4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 80064e6:	78fb      	ldrb	r3, [r7, #3]
 80064e8:	015a      	lsls	r2, r3, #5
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	4413      	add	r3, r2
 80064ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064f2:	4619      	mov	r1, r3
 80064f4:	78fb      	ldrb	r3, [r7, #3]
 80064f6:	015a      	lsls	r2, r3, #5
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	4413      	add	r3, r2
 80064fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	f043 0302 	orr.w	r3, r3, #2
 8006506:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);   
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	78fa      	ldrb	r2, [r7, #3]
 800650e:	4611      	mov	r1, r2
 8006510:	4618      	mov	r0, r3
 8006512:	f006 fdae 	bl	800d072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8006516:	78fb      	ldrb	r3, [r7, #3]
 8006518:	015a      	lsls	r2, r3, #5
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	4413      	add	r3, r2
 800651e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006522:	461a      	mov	r2, r3
 8006524:	2301      	movs	r3, #1
 8006526:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8006528:	78fa      	ldrb	r2, [r7, #3]
 800652a:	6879      	ldr	r1, [r7, #4]
 800652c:	4613      	mov	r3, r2
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	4413      	add	r3, r2
 8006532:	00db      	lsls	r3, r3, #3
 8006534:	440b      	add	r3, r1
 8006536:	335d      	adds	r3, #93	; 0x5d
 8006538:	2201      	movs	r2, #1
 800653a:	701a      	strb	r2, [r3, #0]
} 
 800653c:	e209      	b.n	8006952 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_STALL)  
 800653e:	78fb      	ldrb	r3, [r7, #3]
 8006540:	015a      	lsls	r2, r3, #5
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	4413      	add	r3, r2
 8006546:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f003 0308 	and.w	r3, r3, #8
 8006550:	2b00      	cmp	r3, #0
 8006552:	d02b      	beq.n	80065ac <HCD_HC_OUT_IRQHandler+0x2ca>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);  
 8006554:	78fb      	ldrb	r3, [r7, #3]
 8006556:	015a      	lsls	r2, r3, #5
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	4413      	add	r3, r2
 800655c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006560:	461a      	mov	r2, r3
 8006562:	2308      	movs	r3, #8
 8006564:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8006566:	78fb      	ldrb	r3, [r7, #3]
 8006568:	015a      	lsls	r2, r3, #5
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	4413      	add	r3, r2
 800656e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006572:	4619      	mov	r1, r3
 8006574:	78fb      	ldrb	r3, [r7, #3]
 8006576:	015a      	lsls	r2, r3, #5
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	4413      	add	r3, r2
 800657c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	f043 0302 	orr.w	r3, r3, #2
 8006586:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);   
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	78fa      	ldrb	r2, [r7, #3]
 800658e:	4611      	mov	r1, r2
 8006590:	4618      	mov	r0, r3
 8006592:	f006 fd6e 	bl	800d072 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_STALL;    
 8006596:	78fa      	ldrb	r2, [r7, #3]
 8006598:	6879      	ldr	r1, [r7, #4]
 800659a:	4613      	mov	r3, r2
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	4413      	add	r3, r2
 80065a0:	00db      	lsls	r3, r3, #3
 80065a2:	440b      	add	r3, r1
 80065a4:	335d      	adds	r3, #93	; 0x5d
 80065a6:	2205      	movs	r2, #5
 80065a8:	701a      	strb	r2, [r3, #0]
} 
 80065aa:	e1d2      	b.n	8006952 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NAK)
 80065ac:	78fb      	ldrb	r3, [r7, #3]
 80065ae:	015a      	lsls	r2, r3, #5
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	4413      	add	r3, r2
 80065b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f003 0310 	and.w	r3, r3, #16
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d035      	beq.n	800662e <HCD_HC_OUT_IRQHandler+0x34c>
    hhcd->hc[chnum].ErrCnt = 0;  
 80065c2:	78fa      	ldrb	r2, [r7, #3]
 80065c4:	6879      	ldr	r1, [r7, #4]
 80065c6:	4613      	mov	r3, r2
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	4413      	add	r3, r2
 80065cc:	00db      	lsls	r3, r3, #3
 80065ce:	440b      	add	r3, r1
 80065d0:	3358      	adds	r3, #88	; 0x58
 80065d2:	2200      	movs	r2, #0
 80065d4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 80065d6:	78fb      	ldrb	r3, [r7, #3]
 80065d8:	015a      	lsls	r2, r3, #5
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	4413      	add	r3, r2
 80065de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065e2:	4619      	mov	r1, r3
 80065e4:	78fb      	ldrb	r3, [r7, #3]
 80065e6:	015a      	lsls	r2, r3, #5
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	4413      	add	r3, r2
 80065ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	f043 0302 	orr.w	r3, r3, #2
 80065f6:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);   
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	78fa      	ldrb	r2, [r7, #3]
 80065fe:	4611      	mov	r1, r2
 8006600:	4618      	mov	r0, r3
 8006602:	f006 fd36 	bl	800d072 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_NAK;
 8006606:	78fa      	ldrb	r2, [r7, #3]
 8006608:	6879      	ldr	r1, [r7, #4]
 800660a:	4613      	mov	r3, r2
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	4413      	add	r3, r2
 8006610:	00db      	lsls	r3, r3, #3
 8006612:	440b      	add	r3, r1
 8006614:	335d      	adds	r3, #93	; 0x5d
 8006616:	2203      	movs	r2, #3
 8006618:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800661a:	78fb      	ldrb	r3, [r7, #3]
 800661c:	015a      	lsls	r2, r3, #5
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	4413      	add	r3, r2
 8006622:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006626:	461a      	mov	r2, r3
 8006628:	2310      	movs	r3, #16
 800662a:	6093      	str	r3, [r2, #8]
} 
 800662c:	e191      	b.n	8006952 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_TXERR)
 800662e:	78fb      	ldrb	r3, [r7, #3]
 8006630:	015a      	lsls	r2, r3, #5
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	4413      	add	r3, r2
 8006636:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006640:	2b00      	cmp	r3, #0
 8006642:	d02b      	beq.n	800669c <HCD_HC_OUT_IRQHandler+0x3ba>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 8006644:	78fb      	ldrb	r3, [r7, #3]
 8006646:	015a      	lsls	r2, r3, #5
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	4413      	add	r3, r2
 800664c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006650:	4619      	mov	r1, r3
 8006652:	78fb      	ldrb	r3, [r7, #3]
 8006654:	015a      	lsls	r2, r3, #5
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	4413      	add	r3, r2
 800665a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	f043 0302 	orr.w	r3, r3, #2
 8006664:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	78fa      	ldrb	r2, [r7, #3]
 800666c:	4611      	mov	r1, r2
 800666e:	4618      	mov	r0, r3
 8006670:	f006 fcff 	bl	800d072 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_XACTERR;  
 8006674:	78fa      	ldrb	r2, [r7, #3]
 8006676:	6879      	ldr	r1, [r7, #4]
 8006678:	4613      	mov	r3, r2
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	4413      	add	r3, r2
 800667e:	00db      	lsls	r3, r3, #3
 8006680:	440b      	add	r3, r1
 8006682:	335d      	adds	r3, #93	; 0x5d
 8006684:	2206      	movs	r2, #6
 8006686:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006688:	78fb      	ldrb	r3, [r7, #3]
 800668a:	015a      	lsls	r2, r3, #5
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	4413      	add	r3, r2
 8006690:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006694:	461a      	mov	r2, r3
 8006696:	2380      	movs	r3, #128	; 0x80
 8006698:	6093      	str	r3, [r2, #8]
} 
 800669a:	e15a      	b.n	8006952 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_DTERR)
 800669c:	78fb      	ldrb	r3, [r7, #3]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d035      	beq.n	800671e <HCD_HC_OUT_IRQHandler+0x43c>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 80066b2:	78fb      	ldrb	r3, [r7, #3]
 80066b4:	015a      	lsls	r2, r3, #5
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	4413      	add	r3, r2
 80066ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066be:	4619      	mov	r1, r3
 80066c0:	78fb      	ldrb	r3, [r7, #3]
 80066c2:	015a      	lsls	r2, r3, #5
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	4413      	add	r3, r2
 80066c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	f043 0302 	orr.w	r3, r3, #2
 80066d2:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);      
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	78fa      	ldrb	r2, [r7, #3]
 80066da:	4611      	mov	r1, r2
 80066dc:	4618      	mov	r0, r3
 80066de:	f006 fcc8 	bl	800d072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80066e2:	78fb      	ldrb	r3, [r7, #3]
 80066e4:	015a      	lsls	r2, r3, #5
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	4413      	add	r3, r2
 80066ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ee:	461a      	mov	r2, r3
 80066f0:	2310      	movs	r3, #16
 80066f2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);    
 80066f4:	78fb      	ldrb	r3, [r7, #3]
 80066f6:	015a      	lsls	r2, r3, #5
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	4413      	add	r3, r2
 80066fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006700:	461a      	mov	r2, r3
 8006702:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006706:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006708:	78fa      	ldrb	r2, [r7, #3]
 800670a:	6879      	ldr	r1, [r7, #4]
 800670c:	4613      	mov	r3, r2
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	4413      	add	r3, r2
 8006712:	00db      	lsls	r3, r3, #3
 8006714:	440b      	add	r3, r1
 8006716:	335d      	adds	r3, #93	; 0x5d
 8006718:	2208      	movs	r2, #8
 800671a:	701a      	strb	r2, [r3, #0]
} 
 800671c:	e119      	b.n	8006952 <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_CHH)
 800671e:	78fb      	ldrb	r3, [r7, #3]
 8006720:	015a      	lsls	r2, r3, #5
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	4413      	add	r3, r2
 8006726:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	f003 0302 	and.w	r3, r3, #2
 8006730:	2b00      	cmp	r3, #0
 8006732:	f000 810e 	beq.w	8006952 <HCD_HC_OUT_IRQHandler+0x670>
    __HAL_HCD_MASK_HALT_HC_INT(chnum); 
 8006736:	78fb      	ldrb	r3, [r7, #3]
 8006738:	015a      	lsls	r2, r3, #5
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	4413      	add	r3, r2
 800673e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006742:	4619      	mov	r1, r3
 8006744:	78fb      	ldrb	r3, [r7, #3]
 8006746:	015a      	lsls	r2, r3, #5
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	4413      	add	r3, r2
 800674c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006750:	68db      	ldr	r3, [r3, #12]
 8006752:	f023 0302 	bic.w	r3, r3, #2
 8006756:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 8006758:	78fa      	ldrb	r2, [r7, #3]
 800675a:	6879      	ldr	r1, [r7, #4]
 800675c:	4613      	mov	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	4413      	add	r3, r2
 8006762:	00db      	lsls	r3, r3, #3
 8006764:	440b      	add	r3, r1
 8006766:	335d      	adds	r3, #93	; 0x5d
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	2b01      	cmp	r3, #1
 800676c:	d12c      	bne.n	80067c8 <HCD_HC_OUT_IRQHandler+0x4e6>
      hhcd->hc[chnum].urb_state  = URB_DONE;
 800676e:	78fa      	ldrb	r2, [r7, #3]
 8006770:	6879      	ldr	r1, [r7, #4]
 8006772:	4613      	mov	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	4413      	add	r3, r2
 8006778:	00db      	lsls	r3, r3, #3
 800677a:	440b      	add	r3, r1
 800677c:	335c      	adds	r3, #92	; 0x5c
 800677e:	2201      	movs	r2, #1
 8006780:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ep_type == EP_TYPE_BULK)
 8006782:	78fa      	ldrb	r2, [r7, #3]
 8006784:	6879      	ldr	r1, [r7, #4]
 8006786:	4613      	mov	r3, r2
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	4413      	add	r3, r2
 800678c:	00db      	lsls	r3, r3, #3
 800678e:	440b      	add	r3, r1
 8006790:	333f      	adds	r3, #63	; 0x3f
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	2b02      	cmp	r3, #2
 8006796:	f040 80c5 	bne.w	8006924 <HCD_HC_OUT_IRQHandler+0x642>
        hhcd->hc[chnum].toggle_out ^= 1; 
 800679a:	78fa      	ldrb	r2, [r7, #3]
 800679c:	78f9      	ldrb	r1, [r7, #3]
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	460b      	mov	r3, r1
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	440b      	add	r3, r1
 80067a6:	00db      	lsls	r3, r3, #3
 80067a8:	4403      	add	r3, r0
 80067aa:	3351      	adds	r3, #81	; 0x51
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	f083 0301 	eor.w	r3, r3, #1
 80067b2:	b2d8      	uxtb	r0, r3
 80067b4:	6879      	ldr	r1, [r7, #4]
 80067b6:	4613      	mov	r3, r2
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	4413      	add	r3, r2
 80067bc:	00db      	lsls	r3, r3, #3
 80067be:	440b      	add	r3, r1
 80067c0:	3351      	adds	r3, #81	; 0x51
 80067c2:	4602      	mov	r2, r0
 80067c4:	701a      	strb	r2, [r3, #0]
 80067c6:	e0ad      	b.n	8006924 <HCD_HC_OUT_IRQHandler+0x642>
    else if (hhcd->hc[chnum].state == HC_NAK) 
 80067c8:	78fa      	ldrb	r2, [r7, #3]
 80067ca:	6879      	ldr	r1, [r7, #4]
 80067cc:	4613      	mov	r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	4413      	add	r3, r2
 80067d2:	00db      	lsls	r3, r3, #3
 80067d4:	440b      	add	r3, r1
 80067d6:	335d      	adds	r3, #93	; 0x5d
 80067d8:	781b      	ldrb	r3, [r3, #0]
 80067da:	2b03      	cmp	r3, #3
 80067dc:	d10a      	bne.n	80067f4 <HCD_HC_OUT_IRQHandler+0x512>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80067de:	78fa      	ldrb	r2, [r7, #3]
 80067e0:	6879      	ldr	r1, [r7, #4]
 80067e2:	4613      	mov	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	4413      	add	r3, r2
 80067e8:	00db      	lsls	r3, r3, #3
 80067ea:	440b      	add	r3, r1
 80067ec:	335c      	adds	r3, #92	; 0x5c
 80067ee:	2202      	movs	r2, #2
 80067f0:	701a      	strb	r2, [r3, #0]
 80067f2:	e097      	b.n	8006924 <HCD_HC_OUT_IRQHandler+0x642>
    else if (hhcd->hc[chnum].state == HC_NYET) 
 80067f4:	78fa      	ldrb	r2, [r7, #3]
 80067f6:	6879      	ldr	r1, [r7, #4]
 80067f8:	4613      	mov	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	4413      	add	r3, r2
 80067fe:	00db      	lsls	r3, r3, #3
 8006800:	440b      	add	r3, r1
 8006802:	335d      	adds	r3, #93	; 0x5d
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	2b04      	cmp	r3, #4
 8006808:	d114      	bne.n	8006834 <HCD_HC_OUT_IRQHandler+0x552>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800680a:	78fa      	ldrb	r2, [r7, #3]
 800680c:	6879      	ldr	r1, [r7, #4]
 800680e:	4613      	mov	r3, r2
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	4413      	add	r3, r2
 8006814:	00db      	lsls	r3, r3, #3
 8006816:	440b      	add	r3, r1
 8006818:	335c      	adds	r3, #92	; 0x5c
 800681a:	2202      	movs	r2, #2
 800681c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].do_ping = 0;
 800681e:	78fa      	ldrb	r2, [r7, #3]
 8006820:	6879      	ldr	r1, [r7, #4]
 8006822:	4613      	mov	r3, r2
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	4413      	add	r3, r2
 8006828:	00db      	lsls	r3, r3, #3
 800682a:	440b      	add	r3, r1
 800682c:	333d      	adds	r3, #61	; 0x3d
 800682e:	2200      	movs	r2, #0
 8006830:	701a      	strb	r2, [r3, #0]
 8006832:	e077      	b.n	8006924 <HCD_HC_OUT_IRQHandler+0x642>
    else if (hhcd->hc[chnum].state == HC_STALL) 
 8006834:	78fa      	ldrb	r2, [r7, #3]
 8006836:	6879      	ldr	r1, [r7, #4]
 8006838:	4613      	mov	r3, r2
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	4413      	add	r3, r2
 800683e:	00db      	lsls	r3, r3, #3
 8006840:	440b      	add	r3, r1
 8006842:	335d      	adds	r3, #93	; 0x5d
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	2b05      	cmp	r3, #5
 8006848:	d10a      	bne.n	8006860 <HCD_HC_OUT_IRQHandler+0x57e>
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800684a:	78fa      	ldrb	r2, [r7, #3]
 800684c:	6879      	ldr	r1, [r7, #4]
 800684e:	4613      	mov	r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	4413      	add	r3, r2
 8006854:	00db      	lsls	r3, r3, #3
 8006856:	440b      	add	r3, r1
 8006858:	335c      	adds	r3, #92	; 0x5c
 800685a:	2205      	movs	r2, #5
 800685c:	701a      	strb	r2, [r3, #0]
 800685e:	e061      	b.n	8006924 <HCD_HC_OUT_IRQHandler+0x642>
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006860:	78fa      	ldrb	r2, [r7, #3]
 8006862:	6879      	ldr	r1, [r7, #4]
 8006864:	4613      	mov	r3, r2
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	4413      	add	r3, r2
 800686a:	00db      	lsls	r3, r3, #3
 800686c:	440b      	add	r3, r1
 800686e:	335d      	adds	r3, #93	; 0x5d
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	2b06      	cmp	r3, #6
 8006874:	d00a      	beq.n	800688c <HCD_HC_OUT_IRQHandler+0x5aa>
            (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006876:	78fa      	ldrb	r2, [r7, #3]
 8006878:	6879      	ldr	r1, [r7, #4]
 800687a:	4613      	mov	r3, r2
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	4413      	add	r3, r2
 8006880:	00db      	lsls	r3, r3, #3
 8006882:	440b      	add	r3, r1
 8006884:	335d      	adds	r3, #93	; 0x5d
 8006886:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006888:	2b08      	cmp	r3, #8
 800688a:	d14b      	bne.n	8006924 <HCD_HC_OUT_IRQHandler+0x642>
      if(hhcd->hc[chnum].ErrCnt++ > 3)
 800688c:	78fa      	ldrb	r2, [r7, #3]
 800688e:	6879      	ldr	r1, [r7, #4]
 8006890:	4613      	mov	r3, r2
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	4413      	add	r3, r2
 8006896:	00db      	lsls	r3, r3, #3
 8006898:	440b      	add	r3, r1
 800689a:	3358      	adds	r3, #88	; 0x58
 800689c:	6819      	ldr	r1, [r3, #0]
 800689e:	1c48      	adds	r0, r1, #1
 80068a0:	687c      	ldr	r4, [r7, #4]
 80068a2:	4613      	mov	r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	4413      	add	r3, r2
 80068a8:	00db      	lsls	r3, r3, #3
 80068aa:	4423      	add	r3, r4
 80068ac:	3358      	adds	r3, #88	; 0x58
 80068ae:	6018      	str	r0, [r3, #0]
 80068b0:	2903      	cmp	r1, #3
 80068b2:	d914      	bls.n	80068de <HCD_HC_OUT_IRQHandler+0x5fc>
        hhcd->hc[chnum].ErrCnt = 0;
 80068b4:	78fa      	ldrb	r2, [r7, #3]
 80068b6:	6879      	ldr	r1, [r7, #4]
 80068b8:	4613      	mov	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4413      	add	r3, r2
 80068be:	00db      	lsls	r3, r3, #3
 80068c0:	440b      	add	r3, r1
 80068c2:	3358      	adds	r3, #88	; 0x58
 80068c4:	2200      	movs	r2, #0
 80068c6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80068c8:	78fa      	ldrb	r2, [r7, #3]
 80068ca:	6879      	ldr	r1, [r7, #4]
 80068cc:	4613      	mov	r3, r2
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	4413      	add	r3, r2
 80068d2:	00db      	lsls	r3, r3, #3
 80068d4:	440b      	add	r3, r1
 80068d6:	335c      	adds	r3, #92	; 0x5c
 80068d8:	2204      	movs	r2, #4
 80068da:	701a      	strb	r2, [r3, #0]
 80068dc:	e009      	b.n	80068f2 <HCD_HC_OUT_IRQHandler+0x610>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80068de:	78fa      	ldrb	r2, [r7, #3]
 80068e0:	6879      	ldr	r1, [r7, #4]
 80068e2:	4613      	mov	r3, r2
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	4413      	add	r3, r2
 80068e8:	00db      	lsls	r3, r3, #3
 80068ea:	440b      	add	r3, r1
 80068ec:	335c      	adds	r3, #92	; 0x5c
 80068ee:	2202      	movs	r2, #2
 80068f0:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(chnum)->HCCHAR;
 80068f2:	78fb      	ldrb	r3, [r7, #3]
 80068f4:	015a      	lsls	r2, r3, #5
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	4413      	add	r3, r2
 80068fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006908:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006910:	60bb      	str	r3, [r7, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;     
 8006912:	78fb      	ldrb	r3, [r7, #3]
 8006914:	015a      	lsls	r2, r3, #5
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	4413      	add	r3, r2
 800691a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800691e:	461a      	mov	r2, r3
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006924:	78fb      	ldrb	r3, [r7, #3]
 8006926:	015a      	lsls	r2, r3, #5
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	4413      	add	r3, r2
 800692c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006930:	461a      	mov	r2, r3
 8006932:	2302      	movs	r3, #2
 8006934:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);  
 8006936:	78fa      	ldrb	r2, [r7, #3]
 8006938:	6879      	ldr	r1, [r7, #4]
 800693a:	4613      	mov	r3, r2
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	4413      	add	r3, r2
 8006940:	00db      	lsls	r3, r3, #3
 8006942:	440b      	add	r3, r1
 8006944:	335c      	adds	r3, #92	; 0x5c
 8006946:	781a      	ldrb	r2, [r3, #0]
 8006948:	78fb      	ldrb	r3, [r7, #3]
 800694a:	4619      	mov	r1, r3
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f7fb f8d1 	bl	8001af4 <HAL_HCD_HC_NotifyURBChange_Callback>
} 
 8006952:	bf00      	nop
 8006954:	3714      	adds	r7, #20
 8006956:	46bd      	mov	sp, r7
 8006958:	bd90      	pop	{r4, r7, pc}
	...

0800695c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd: HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler  (HCD_HandleTypeDef *hhcd)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b088      	sub	sp, #32
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;  
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	61fb      	str	r3, [r7, #28]
  uint8_t channelnum =0;
 800696a:	2300      	movs	r3, #0
 800696c:	76fb      	strb	r3, [r7, #27]
  uint32_t pktsts;
  uint32_t pktcnt; 
  uint32_t temp = 0;
 800696e:	2300      	movs	r3, #0
 8006970:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg = 0;
 8006972:	2300      	movs	r3, #0
 8006974:	613b      	str	r3, [r7, #16]
  
  temp = hhcd->Instance->GRXSTSP ;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	6a1b      	ldr	r3, [r3, #32]
 800697c:	617b      	str	r3, [r7, #20]
  channelnum = temp &  USB_OTG_GRXSTSP_EPNUM;  
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	b2db      	uxtb	r3, r3
 8006982:	f003 030f 	and.w	r3, r3, #15
 8006986:	76fb      	strb	r3, [r7, #27]
  pktsts = (temp &  USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	0c5b      	lsrs	r3, r3, #17
 800698c:	f003 030f 	and.w	r3, r3, #15
 8006990:	60fb      	str	r3, [r7, #12]
  pktcnt = (temp &  USB_OTG_GRXSTSP_BCNT) >> 4;
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	091b      	lsrs	r3, r3, #4
 8006996:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800699a:	60bb      	str	r3, [r7, #8]
    
  switch (pktsts)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2b02      	cmp	r3, #2
 80069a0:	d003      	beq.n	80069aa <HCD_RXQLVL_IRQHandler+0x4e>
 80069a2:	2b05      	cmp	r3, #5
 80069a4:	f000 8082 	beq.w	8006aac <HCD_RXQLVL_IRQHandler+0x150>
  case GRXSTS_PKTSTS_DATA_TOGGLE_ERR:
    break;
  case GRXSTS_PKTSTS_IN_XFER_COMP:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 80069a8:	e083      	b.n	8006ab2 <HCD_RXQLVL_IRQHandler+0x156>
    if ((pktcnt > 0) && (hhcd->hc[channelnum].xfer_buff != (void  *)0))
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d07f      	beq.n	8006ab0 <HCD_RXQLVL_IRQHandler+0x154>
 80069b0:	7efa      	ldrb	r2, [r7, #27]
 80069b2:	6879      	ldr	r1, [r7, #4]
 80069b4:	4613      	mov	r3, r2
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	4413      	add	r3, r2
 80069ba:	00db      	lsls	r3, r3, #3
 80069bc:	440b      	add	r3, r1
 80069be:	3344      	adds	r3, #68	; 0x44
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d074      	beq.n	8006ab0 <HCD_RXQLVL_IRQHandler+0x154>
      USB_ReadPacket(hhcd->Instance, hhcd->hc[channelnum].xfer_buff, pktcnt);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6818      	ldr	r0, [r3, #0]
 80069ca:	7efa      	ldrb	r2, [r7, #27]
 80069cc:	6879      	ldr	r1, [r7, #4]
 80069ce:	4613      	mov	r3, r2
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	4413      	add	r3, r2
 80069d4:	00db      	lsls	r3, r3, #3
 80069d6:	440b      	add	r3, r1
 80069d8:	3344      	adds	r3, #68	; 0x44
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68ba      	ldr	r2, [r7, #8]
 80069de:	b292      	uxth	r2, r2
 80069e0:	4619      	mov	r1, r3
 80069e2:	f005 ffaf 	bl	800c944 <USB_ReadPacket>
      hhcd->hc[channelnum].xfer_buff += pktcnt;           
 80069e6:	7efa      	ldrb	r2, [r7, #27]
 80069e8:	7ef9      	ldrb	r1, [r7, #27]
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	460b      	mov	r3, r1
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	440b      	add	r3, r1
 80069f2:	00db      	lsls	r3, r3, #3
 80069f4:	4403      	add	r3, r0
 80069f6:	3344      	adds	r3, #68	; 0x44
 80069f8:	6819      	ldr	r1, [r3, #0]
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	4419      	add	r1, r3
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	4613      	mov	r3, r2
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	4413      	add	r3, r2
 8006a06:	00db      	lsls	r3, r3, #3
 8006a08:	4403      	add	r3, r0
 8006a0a:	3344      	adds	r3, #68	; 0x44
 8006a0c:	6019      	str	r1, [r3, #0]
      hhcd->hc[channelnum].xfer_count  += pktcnt;
 8006a0e:	7efa      	ldrb	r2, [r7, #27]
 8006a10:	7ef9      	ldrb	r1, [r7, #27]
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	460b      	mov	r3, r1
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	440b      	add	r3, r1
 8006a1a:	00db      	lsls	r3, r3, #3
 8006a1c:	4403      	add	r3, r0
 8006a1e:	334c      	adds	r3, #76	; 0x4c
 8006a20:	6819      	ldr	r1, [r3, #0]
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	4419      	add	r1, r3
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	4613      	mov	r3, r2
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	4413      	add	r3, r2
 8006a2e:	00db      	lsls	r3, r3, #3
 8006a30:	4403      	add	r3, r0
 8006a32:	334c      	adds	r3, #76	; 0x4c
 8006a34:	6019      	str	r1, [r3, #0]
      if((USBx_HC(channelnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0)
 8006a36:	7efb      	ldrb	r3, [r7, #27]
 8006a38:	015a      	lsls	r2, r3, #5
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a42:	691a      	ldr	r2, [r3, #16]
 8006a44:	4b1d      	ldr	r3, [pc, #116]	; (8006abc <HCD_RXQLVL_IRQHandler+0x160>)
 8006a46:	4013      	ands	r3, r2
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d031      	beq.n	8006ab0 <HCD_RXQLVL_IRQHandler+0x154>
        tmpreg = USBx_HC(channelnum)->HCCHAR;
 8006a4c:	7efb      	ldrb	r3, [r7, #27]
 8006a4e:	015a      	lsls	r2, r3, #5
 8006a50:	69fb      	ldr	r3, [r7, #28]
 8006a52:	4413      	add	r3, r2
 8006a54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006a62:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a6a:	613b      	str	r3, [r7, #16]
        USBx_HC(channelnum)->HCCHAR = tmpreg;
 8006a6c:	7efb      	ldrb	r3, [r7, #27]
 8006a6e:	015a      	lsls	r2, r3, #5
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	4413      	add	r3, r2
 8006a74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a78:	461a      	mov	r2, r3
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	6013      	str	r3, [r2, #0]
        hhcd->hc[channelnum].toggle_in ^= 1;
 8006a7e:	7efa      	ldrb	r2, [r7, #27]
 8006a80:	7ef9      	ldrb	r1, [r7, #27]
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	460b      	mov	r3, r1
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	440b      	add	r3, r1
 8006a8a:	00db      	lsls	r3, r3, #3
 8006a8c:	4403      	add	r3, r0
 8006a8e:	3350      	adds	r3, #80	; 0x50
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	f083 0301 	eor.w	r3, r3, #1
 8006a96:	b2d8      	uxtb	r0, r3
 8006a98:	6879      	ldr	r1, [r7, #4]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4413      	add	r3, r2
 8006aa0:	00db      	lsls	r3, r3, #3
 8006aa2:	440b      	add	r3, r1
 8006aa4:	3350      	adds	r3, #80	; 0x50
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	701a      	strb	r2, [r3, #0]
    break;
 8006aaa:	e001      	b.n	8006ab0 <HCD_RXQLVL_IRQHandler+0x154>
    break;
 8006aac:	bf00      	nop
 8006aae:	e000      	b.n	8006ab2 <HCD_RXQLVL_IRQHandler+0x156>
    break;
 8006ab0:	bf00      	nop
  }
}
 8006ab2:	bf00      	nop
 8006ab4:	3720      	adds	r7, #32
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	1ff80000 	.word	0x1ff80000

08006ac0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd: HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler  (HCD_HandleTypeDef *hhcd)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b086      	sub	sp, #24
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;  
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	617b      	str	r3, [r7, #20]
  __IO uint32_t hprt0, hprt0_dup;
  
  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	613b      	str	r3, [r7, #16]
  hprt0_dup = USBx_HPRT0;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	60fb      	str	r3, [r7, #12]
  
  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006ae8:	60fb      	str	r3, [r7, #12]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  /* Check whether Port Connect Detected */
  if((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	f003 0302 	and.w	r3, r3, #2
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	d113      	bne.n	8006b1c <HCD_Port_IRQHandler+0x5c>
  {  
    if((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	f003 0301 	and.w	r3, r3, #1
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d10a      	bne.n	8006b14 <HCD_Port_IRQHandler+0x54>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	6812      	ldr	r2, [r2, #0]
 8006b06:	6992      	ldr	r2, [r2, #24]
 8006b08:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8006b0c:	619a      	str	r2, [r3, #24]
      HAL_HCD_Connect_Callback(hhcd);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f7fa ffd4 	bl	8001abc <HAL_HCD_Connect_Callback>
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f043 0302 	orr.w	r3, r3, #2
 8006b1a:	60fb      	str	r3, [r7, #12]
    
  }
  
  /* Check whether Port Enable Changed */
  if((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	f003 0308 	and.w	r3, r3, #8
 8006b22:	2b08      	cmp	r3, #8
 8006b24:	d14e      	bne.n	8006bc4 <HCD_Port_IRQHandler+0x104>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f043 0308 	orr.w	r3, r3, #8
 8006b2c:	60fb      	str	r3, [r7, #12]
    
    if((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	f003 0304 	and.w	r3, r3, #4
 8006b34:	2b04      	cmp	r3, #4
 8006b36:	d132      	bne.n	8006b9e <HCD_Port_IRQHandler+0xde>
    {    
      if(hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	699b      	ldr	r3, [r3, #24]
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d113      	bne.n	8006b68 <HCD_Port_IRQHandler+0xa8>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006b46:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b4a:	d106      	bne.n	8006b5a <HCD_Port_IRQHandler+0x9a>
        {
          USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_6_MHZ );
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2102      	movs	r1, #2
 8006b52:	4618      	mov	r0, r3
 8006b54:	f005 ffcc 	bl	800caf0 <USB_InitFSLSPClkSel>
 8006b58:	e011      	b.n	8006b7e <HCD_Port_IRQHandler+0xbe>
        }
        else
        {
          USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ );
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2101      	movs	r1, #1
 8006b60:	4618      	mov	r0, r3
 8006b62:	f005 ffc5 	bl	800caf0 <USB_InitFSLSPClkSel>
 8006b66:	e00a      	b.n	8006b7e <HCD_Port_IRQHandler+0xbe>
        }
      }
      else
      {
        if(hhcd->Init.speed == HCD_SPEED_FULL)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	2b03      	cmp	r3, #3
 8006b6e:	d106      	bne.n	8006b7e <HCD_Port_IRQHandler+0xbe>
        {
          USBx_HOST->HFIR = (uint32_t)60000;
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b76:	461a      	mov	r2, r3
 8006b78:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006b7c:	6053      	str	r3, [r2, #4]
        }
      }
      HAL_HCD_Connect_Callback(hhcd);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f7fa ff9c 	bl	8001abc <HAL_HCD_Connect_Callback>
      
      if(hhcd->Init.speed == HCD_SPEED_HIGH)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d11b      	bne.n	8006bc4 <HCD_Port_IRQHandler+0x104>
      {
        USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT); 
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	6812      	ldr	r2, [r2, #0]
 8006b94:	6992      	ldr	r2, [r2, #24]
 8006b96:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006b9a:	619a      	str	r2, [r3, #24]
 8006b9c:	e012      	b.n	8006bc4 <HCD_Port_IRQHandler+0x104>
      }
    }
    else
    {
      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006bb2:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
      
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT); 
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	6812      	ldr	r2, [r2, #0]
 8006bbc:	6992      	ldr	r2, [r2, #24]
 8006bbe:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006bc2:	619a      	str	r2, [r3, #24]
    }    
  }
  
  /* Check For an overcurrent */
  if((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	f003 0320 	and.w	r3, r3, #32
 8006bca:	2b20      	cmp	r3, #32
 8006bcc:	d103      	bne.n	8006bd6 <HCD_Port_IRQHandler+0x116>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f043 0320 	orr.w	r3, r3, #32
 8006bd4:	60fb      	str	r3, [r7, #12]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006bdc:	461a      	mov	r2, r3
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6013      	str	r3, [r2, #0]
}
 8006be2:	bf00      	nop
 8006be4:	3718      	adds	r7, #24
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b082      	sub	sp, #8
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e080      	b.n	8006cfe <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d106      	bne.n	8006c16 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f7f9 ffef 	bl	8000bf4 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2224      	movs	r2, #36	; 0x24
 8006c1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	6812      	ldr	r2, [r2, #0]
 8006c26:	6812      	ldr	r2, [r2, #0]
 8006c28:	f022 0201 	bic.w	r2, r2, #1
 8006c2c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	6852      	ldr	r2, [r2, #4]
 8006c36:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006c3a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	6812      	ldr	r2, [r2, #0]
 8006c44:	6892      	ldr	r2, [r2, #8]
 8006c46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c4a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d107      	bne.n	8006c64 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	6892      	ldr	r2, [r2, #8]
 8006c5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c60:	609a      	str	r2, [r3, #8]
 8006c62:	e006      	b.n	8006c72 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	6892      	ldr	r2, [r2, #8]
 8006c6c:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006c70:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d104      	bne.n	8006c84 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c82:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006c92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c96:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	6812      	ldr	r2, [r2, #0]
 8006ca0:	68d2      	ldr	r2, [r2, #12]
 8006ca2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ca6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	6911      	ldr	r1, [r2, #16]
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	6952      	ldr	r2, [r2, #20]
 8006cb4:	4311      	orrs	r1, r2
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	6992      	ldr	r2, [r2, #24]
 8006cba:	0212      	lsls	r2, r2, #8
 8006cbc:	430a      	orrs	r2, r1
 8006cbe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	69d1      	ldr	r1, [r2, #28]
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	6a12      	ldr	r2, [r2, #32]
 8006ccc:	430a      	orrs	r2, r1
 8006cce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	6812      	ldr	r2, [r2, #0]
 8006cd8:	6812      	ldr	r2, [r2, #0]
 8006cda:	f042 0201 	orr.w	r2, r2, #1
 8006cde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2220      	movs	r2, #32
 8006cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3708      	adds	r7, #8
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b082      	sub	sp, #8
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d101      	bne.n	8006d18 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	e021      	b.n	8006d5c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2224      	movs	r2, #36	; 0x24
 8006d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	6812      	ldr	r2, [r2, #0]
 8006d28:	6812      	ldr	r2, [r2, #0]
 8006d2a:	f022 0201 	bic.w	r2, r2, #1
 8006d2e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f7f9 ffb3 	bl	8000c9c <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b088      	sub	sp, #32
 8006d68:	af02      	add	r7, sp, #8
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	4608      	mov	r0, r1
 8006d6e:	4611      	mov	r1, r2
 8006d70:	461a      	mov	r2, r3
 8006d72:	4603      	mov	r3, r0
 8006d74:	817b      	strh	r3, [r7, #10]
 8006d76:	460b      	mov	r3, r1
 8006d78:	813b      	strh	r3, [r7, #8]
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	2b20      	cmp	r3, #32
 8006d8c:	f040 8109 	bne.w	8006fa2 <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d90:	6a3b      	ldr	r3, [r7, #32]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d002      	beq.n	8006d9c <HAL_I2C_Mem_Write+0x38>
 8006d96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d101      	bne.n	8006da0 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e101      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d101      	bne.n	8006dae <HAL_I2C_Mem_Write+0x4a>
 8006daa:	2302      	movs	r3, #2
 8006dac:	e0fa      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2201      	movs	r2, #1
 8006db2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006db6:	f7fd f999 	bl	80040ec <HAL_GetTick>
 8006dba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	2319      	movs	r3, #25
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006dc8:	68f8      	ldr	r0, [r7, #12]
 8006dca:	f000 fb09 	bl	80073e0 <I2C_WaitOnFlagUntilTimeout>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d001      	beq.n	8006dd8 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e0e5      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2221      	movs	r2, #33	; 0x21
 8006ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2240      	movs	r2, #64	; 0x40
 8006de4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2200      	movs	r2, #0
 8006dec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6a3a      	ldr	r2, [r7, #32]
 8006df2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006df8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e00:	88f8      	ldrh	r0, [r7, #6]
 8006e02:	893a      	ldrh	r2, [r7, #8]
 8006e04:	8979      	ldrh	r1, [r7, #10]
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	9301      	str	r3, [sp, #4]
 8006e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	4603      	mov	r3, r0
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f000 fa01 	bl	8007218 <I2C_RequestMemoryWrite>
 8006e16:	4603      	mov	r3, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00f      	beq.n	8006e3c <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e20:	2b04      	cmp	r3, #4
 8006e22:	d105      	bne.n	8006e30 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e0b9      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e0b3      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	2bff      	cmp	r3, #255	; 0xff
 8006e44:	d90e      	bls.n	8006e64 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	22ff      	movs	r2, #255	; 0xff
 8006e4a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	8979      	ldrh	r1, [r7, #10]
 8006e54:	2300      	movs	r3, #0
 8006e56:	9300      	str	r3, [sp, #0]
 8006e58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e5c:	68f8      	ldr	r0, [r7, #12]
 8006e5e:	f000 fbd3 	bl	8007608 <I2C_TransferConfig>
 8006e62:	e00f      	b.n	8006e84 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e68:	b29a      	uxth	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e72:	b2da      	uxtb	r2, r3
 8006e74:	8979      	ldrh	r1, [r7, #10]
 8006e76:	2300      	movs	r3, #0
 8006e78:	9300      	str	r3, [sp, #0]
 8006e7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f000 fbc2 	bl	8007608 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e88:	68f8      	ldr	r0, [r7, #12]
 8006e8a:	f000 fae3 	bl	8007454 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d007      	beq.n	8006ea4 <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e98:	2b04      	cmp	r3, #4
 8006e9a:	d101      	bne.n	8006ea0 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e081      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e07f      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eac:	1c58      	adds	r0, r3, #1
 8006eae:	68f9      	ldr	r1, [r7, #12]
 8006eb0:	6248      	str	r0, [r1, #36]	; 0x24
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	3b01      	subs	r3, #1
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d135      	bne.n	8006f44 <HAL_I2C_Mem_Write+0x1e0>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d030      	beq.n	8006f44 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	9300      	str	r3, [sp, #0]
 8006ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee8:	2200      	movs	r2, #0
 8006eea:	2180      	movs	r1, #128	; 0x80
 8006eec:	68f8      	ldr	r0, [r7, #12]
 8006eee:	f000 fa77 	bl	80073e0 <I2C_WaitOnFlagUntilTimeout>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d001      	beq.n	8006efc <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8006ef8:	2303      	movs	r3, #3
 8006efa:	e053      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	2bff      	cmp	r3, #255	; 0xff
 8006f04:	d90e      	bls.n	8006f24 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	22ff      	movs	r2, #255	; 0xff
 8006f0a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f10:	b2da      	uxtb	r2, r3
 8006f12:	8979      	ldrh	r1, [r7, #10]
 8006f14:	2300      	movs	r3, #0
 8006f16:	9300      	str	r3, [sp, #0]
 8006f18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f000 fb73 	bl	8007608 <I2C_TransferConfig>
 8006f22:	e00f      	b.n	8006f44 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f28:	b29a      	uxth	r2, r3
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f32:	b2da      	uxtb	r2, r3
 8006f34:	8979      	ldrh	r1, [r7, #10]
 8006f36:	2300      	movs	r3, #0
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 fb62 	bl	8007608 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d19a      	bne.n	8006e84 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f4e:	697a      	ldr	r2, [r7, #20]
 8006f50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f52:	68f8      	ldr	r0, [r7, #12]
 8006f54:	f000 fabe 	bl	80074d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d007      	beq.n	8006f6e <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f62:	2b04      	cmp	r3, #4
 8006f64:	d101      	bne.n	8006f6a <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	e01c      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	e01a      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2220      	movs	r2, #32
 8006f74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	6859      	ldr	r1, [r3, #4]
 8006f80:	4b0a      	ldr	r3, [pc, #40]	; (8006fac <HAL_I2C_Mem_Write+0x248>)
 8006f82:	400b      	ands	r3, r1
 8006f84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2220      	movs	r2, #32
 8006f8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	e000      	b.n	8006fa4 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 8006fa2:	2302      	movs	r3, #2
  }
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3718      	adds	r7, #24
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	fe00e800 	.word	0xfe00e800

08006fb0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b088      	sub	sp, #32
 8006fb4:	af02      	add	r7, sp, #8
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	4608      	mov	r0, r1
 8006fba:	4611      	mov	r1, r2
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	817b      	strh	r3, [r7, #10]
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	813b      	strh	r3, [r7, #8]
 8006fc6:	4613      	mov	r3, r2
 8006fc8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	2b20      	cmp	r3, #32
 8006fd8:	f040 8107 	bne.w	80071ea <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fdc:	6a3b      	ldr	r3, [r7, #32]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d002      	beq.n	8006fe8 <HAL_I2C_Mem_Read+0x38>
 8006fe2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d101      	bne.n	8006fec <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e0ff      	b.n	80071ec <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d101      	bne.n	8006ffa <HAL_I2C_Mem_Read+0x4a>
 8006ff6:	2302      	movs	r3, #2
 8006ff8:	e0f8      	b.n	80071ec <HAL_I2C_Mem_Read+0x23c>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007002:	f7fd f873 	bl	80040ec <HAL_GetTick>
 8007006:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	9300      	str	r3, [sp, #0]
 800700c:	2319      	movs	r3, #25
 800700e:	2201      	movs	r2, #1
 8007010:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007014:	68f8      	ldr	r0, [r7, #12]
 8007016:	f000 f9e3 	bl	80073e0 <I2C_WaitOnFlagUntilTimeout>
 800701a:	4603      	mov	r3, r0
 800701c:	2b00      	cmp	r3, #0
 800701e:	d001      	beq.n	8007024 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	e0e3      	b.n	80071ec <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2222      	movs	r2, #34	; 0x22
 8007028:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2240      	movs	r2, #64	; 0x40
 8007030:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2200      	movs	r2, #0
 8007038:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6a3a      	ldr	r2, [r7, #32]
 800703e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007044:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2200      	movs	r2, #0
 800704a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800704c:	88f8      	ldrh	r0, [r7, #6]
 800704e:	893a      	ldrh	r2, [r7, #8]
 8007050:	8979      	ldrh	r1, [r7, #10]
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	9301      	str	r3, [sp, #4]
 8007056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007058:	9300      	str	r3, [sp, #0]
 800705a:	4603      	mov	r3, r0
 800705c:	68f8      	ldr	r0, [r7, #12]
 800705e:	f000 f93b 	bl	80072d8 <I2C_RequestMemoryRead>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d00f      	beq.n	8007088 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800706c:	2b04      	cmp	r3, #4
 800706e:	d105      	bne.n	800707c <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2200      	movs	r2, #0
 8007074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	e0b7      	b.n	80071ec <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2200      	movs	r2, #0
 8007080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8007084:	2303      	movs	r3, #3
 8007086:	e0b1      	b.n	80071ec <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800708c:	b29b      	uxth	r3, r3
 800708e:	2bff      	cmp	r3, #255	; 0xff
 8007090:	d90e      	bls.n	80070b0 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	22ff      	movs	r2, #255	; 0xff
 8007096:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800709c:	b2da      	uxtb	r2, r3
 800709e:	8979      	ldrh	r1, [r7, #10]
 80070a0:	4b54      	ldr	r3, [pc, #336]	; (80071f4 <HAL_I2C_Mem_Read+0x244>)
 80070a2:	9300      	str	r3, [sp, #0]
 80070a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80070a8:	68f8      	ldr	r0, [r7, #12]
 80070aa:	f000 faad 	bl	8007608 <I2C_TransferConfig>
 80070ae:	e00f      	b.n	80070d0 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070b4:	b29a      	uxth	r2, r3
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	8979      	ldrh	r1, [r7, #10]
 80070c2:	4b4c      	ldr	r3, [pc, #304]	; (80071f4 <HAL_I2C_Mem_Read+0x244>)
 80070c4:	9300      	str	r3, [sp, #0]
 80070c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80070ca:	68f8      	ldr	r0, [r7, #12]
 80070cc:	f000 fa9c 	bl	8007608 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d6:	2200      	movs	r2, #0
 80070d8:	2104      	movs	r1, #4
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f000 f980 	bl	80073e0 <I2C_WaitOnFlagUntilTimeout>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d001      	beq.n	80070ea <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 80070e6:	2303      	movs	r3, #3
 80070e8:	e080      	b.n	80071ec <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ee:	1c59      	adds	r1, r3, #1
 80070f0:	68fa      	ldr	r2, [r7, #12]
 80070f2:	6251      	str	r1, [r2, #36]	; 0x24
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	6812      	ldr	r2, [r2, #0]
 80070f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80070fa:	b2d2      	uxtb	r2, r2
 80070fc:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007102:	3b01      	subs	r3, #1
 8007104:	b29a      	uxth	r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800710e:	b29b      	uxth	r3, r3
 8007110:	3b01      	subs	r3, #1
 8007112:	b29a      	uxth	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800711c:	2b00      	cmp	r3, #0
 800711e:	d135      	bne.n	800718c <HAL_I2C_Mem_Read+0x1dc>
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007124:	b29b      	uxth	r3, r3
 8007126:	2b00      	cmp	r3, #0
 8007128:	d030      	beq.n	800718c <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007130:	2200      	movs	r2, #0
 8007132:	2180      	movs	r1, #128	; 0x80
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 f953 	bl	80073e0 <I2C_WaitOnFlagUntilTimeout>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d001      	beq.n	8007144 <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 8007140:	2303      	movs	r3, #3
 8007142:	e053      	b.n	80071ec <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007148:	b29b      	uxth	r3, r3
 800714a:	2bff      	cmp	r3, #255	; 0xff
 800714c:	d90e      	bls.n	800716c <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	22ff      	movs	r2, #255	; 0xff
 8007152:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007158:	b2da      	uxtb	r2, r3
 800715a:	8979      	ldrh	r1, [r7, #10]
 800715c:	2300      	movs	r3, #0
 800715e:	9300      	str	r3, [sp, #0]
 8007160:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f000 fa4f 	bl	8007608 <I2C_TransferConfig>
 800716a:	e00f      	b.n	800718c <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007170:	b29a      	uxth	r2, r3
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800717a:	b2da      	uxtb	r2, r3
 800717c:	8979      	ldrh	r1, [r7, #10]
 800717e:	2300      	movs	r3, #0
 8007180:	9300      	str	r3, [sp, #0]
 8007182:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f000 fa3e 	bl	8007608 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007190:	b29b      	uxth	r3, r3
 8007192:	2b00      	cmp	r3, #0
 8007194:	d19c      	bne.n	80070d0 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007196:	697a      	ldr	r2, [r7, #20]
 8007198:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800719a:	68f8      	ldr	r0, [r7, #12]
 800719c:	f000 f99a 	bl	80074d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d007      	beq.n	80071b6 <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071aa:	2b04      	cmp	r3, #4
 80071ac:	d101      	bne.n	80071b2 <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e01c      	b.n	80071ec <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 80071b2:	2303      	movs	r3, #3
 80071b4:	e01a      	b.n	80071ec <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2220      	movs	r2, #32
 80071bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	6859      	ldr	r1, [r3, #4]
 80071c8:	4b0b      	ldr	r3, [pc, #44]	; (80071f8 <HAL_I2C_Mem_Read+0x248>)
 80071ca:	400b      	ands	r3, r1
 80071cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2220      	movs	r2, #32
 80071d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80071e6:	2300      	movs	r3, #0
 80071e8:	e000      	b.n	80071ec <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 80071ea:	2302      	movs	r3, #2
  }
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3718      	adds	r7, #24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	80002400 	.word	0x80002400
 80071f8:	fe00e800 	.word	0xfe00e800

080071fc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800720a:	b2db      	uxtb	r3, r3
}
 800720c:	4618      	mov	r0, r3
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b086      	sub	sp, #24
 800721c:	af02      	add	r7, sp, #8
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	4608      	mov	r0, r1
 8007222:	4611      	mov	r1, r2
 8007224:	461a      	mov	r2, r3
 8007226:	4603      	mov	r3, r0
 8007228:	817b      	strh	r3, [r7, #10]
 800722a:	460b      	mov	r3, r1
 800722c:	813b      	strh	r3, [r7, #8]
 800722e:	4613      	mov	r3, r2
 8007230:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007232:	88fb      	ldrh	r3, [r7, #6]
 8007234:	b2da      	uxtb	r2, r3
 8007236:	8979      	ldrh	r1, [r7, #10]
 8007238:	4b26      	ldr	r3, [pc, #152]	; (80072d4 <I2C_RequestMemoryWrite+0xbc>)
 800723a:	9300      	str	r3, [sp, #0]
 800723c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007240:	68f8      	ldr	r0, [r7, #12]
 8007242:	f000 f9e1 	bl	8007608 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007246:	69fa      	ldr	r2, [r7, #28]
 8007248:	69b9      	ldr	r1, [r7, #24]
 800724a:	68f8      	ldr	r0, [r7, #12]
 800724c:	f000 f902 	bl	8007454 <I2C_WaitOnTXISFlagUntilTimeout>
 8007250:	4603      	mov	r3, r0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d007      	beq.n	8007266 <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800725a:	2b04      	cmp	r3, #4
 800725c:	d101      	bne.n	8007262 <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e034      	b.n	80072cc <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 8007262:	2303      	movs	r3, #3
 8007264:	e032      	b.n	80072cc <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007266:	88fb      	ldrh	r3, [r7, #6]
 8007268:	2b01      	cmp	r3, #1
 800726a:	d105      	bne.n	8007278 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	893a      	ldrh	r2, [r7, #8]
 8007272:	b2d2      	uxtb	r2, r2
 8007274:	629a      	str	r2, [r3, #40]	; 0x28
 8007276:	e01b      	b.n	80072b0 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	893a      	ldrh	r2, [r7, #8]
 800727e:	0a12      	lsrs	r2, r2, #8
 8007280:	b292      	uxth	r2, r2
 8007282:	b2d2      	uxtb	r2, r2
 8007284:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007286:	69fa      	ldr	r2, [r7, #28]
 8007288:	69b9      	ldr	r1, [r7, #24]
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f000 f8e2 	bl	8007454 <I2C_WaitOnTXISFlagUntilTimeout>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d007      	beq.n	80072a6 <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800729a:	2b04      	cmp	r3, #4
 800729c:	d101      	bne.n	80072a2 <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e014      	b.n	80072cc <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e012      	b.n	80072cc <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	893a      	ldrh	r2, [r7, #8]
 80072ac:	b2d2      	uxtb	r2, r2
 80072ae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	69bb      	ldr	r3, [r7, #24]
 80072b6:	2200      	movs	r2, #0
 80072b8:	2180      	movs	r1, #128	; 0x80
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	f000 f890 	bl	80073e0 <I2C_WaitOnFlagUntilTimeout>
 80072c0:	4603      	mov	r3, r0
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d001      	beq.n	80072ca <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e000      	b.n	80072cc <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	80002000 	.word	0x80002000

080072d8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af02      	add	r7, sp, #8
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	4608      	mov	r0, r1
 80072e2:	4611      	mov	r1, r2
 80072e4:	461a      	mov	r2, r3
 80072e6:	4603      	mov	r3, r0
 80072e8:	817b      	strh	r3, [r7, #10]
 80072ea:	460b      	mov	r3, r1
 80072ec:	813b      	strh	r3, [r7, #8]
 80072ee:	4613      	mov	r3, r2
 80072f0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80072f2:	88fb      	ldrh	r3, [r7, #6]
 80072f4:	b2da      	uxtb	r2, r3
 80072f6:	8979      	ldrh	r1, [r7, #10]
 80072f8:	4b26      	ldr	r3, [pc, #152]	; (8007394 <I2C_RequestMemoryRead+0xbc>)
 80072fa:	9300      	str	r3, [sp, #0]
 80072fc:	2300      	movs	r3, #0
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f000 f982 	bl	8007608 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007304:	69fa      	ldr	r2, [r7, #28]
 8007306:	69b9      	ldr	r1, [r7, #24]
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f000 f8a3 	bl	8007454 <I2C_WaitOnTXISFlagUntilTimeout>
 800730e:	4603      	mov	r3, r0
 8007310:	2b00      	cmp	r3, #0
 8007312:	d007      	beq.n	8007324 <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007318:	2b04      	cmp	r3, #4
 800731a:	d101      	bne.n	8007320 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	e034      	b.n	800738a <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 8007320:	2303      	movs	r3, #3
 8007322:	e032      	b.n	800738a <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007324:	88fb      	ldrh	r3, [r7, #6]
 8007326:	2b01      	cmp	r3, #1
 8007328:	d105      	bne.n	8007336 <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	893a      	ldrh	r2, [r7, #8]
 8007330:	b2d2      	uxtb	r2, r2
 8007332:	629a      	str	r2, [r3, #40]	; 0x28
 8007334:	e01b      	b.n	800736e <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	893a      	ldrh	r2, [r7, #8]
 800733c:	0a12      	lsrs	r2, r2, #8
 800733e:	b292      	uxth	r2, r2
 8007340:	b2d2      	uxtb	r2, r2
 8007342:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007344:	69fa      	ldr	r2, [r7, #28]
 8007346:	69b9      	ldr	r1, [r7, #24]
 8007348:	68f8      	ldr	r0, [r7, #12]
 800734a:	f000 f883 	bl	8007454 <I2C_WaitOnTXISFlagUntilTimeout>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d007      	beq.n	8007364 <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007358:	2b04      	cmp	r3, #4
 800735a:	d101      	bne.n	8007360 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	e014      	b.n	800738a <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 8007360:	2303      	movs	r3, #3
 8007362:	e012      	b.n	800738a <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	893a      	ldrh	r2, [r7, #8]
 800736a:	b2d2      	uxtb	r2, r2
 800736c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800736e:	69fb      	ldr	r3, [r7, #28]
 8007370:	9300      	str	r3, [sp, #0]
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	2200      	movs	r2, #0
 8007376:	2140      	movs	r1, #64	; 0x40
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f000 f831 	bl	80073e0 <I2C_WaitOnFlagUntilTimeout>
 800737e:	4603      	mov	r3, r0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d001      	beq.n	8007388 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e000      	b.n	800738a <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	4618      	mov	r0, r3
 800738c:	3710      	adds	r7, #16
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}
 8007392:	bf00      	nop
 8007394:	80002000 	.word	0x80002000

08007398 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	f003 0302 	and.w	r3, r3, #2
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d103      	bne.n	80073b6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2200      	movs	r2, #0
 80073b4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	699b      	ldr	r3, [r3, #24]
 80073bc:	f003 0301 	and.w	r3, r3, #1
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d007      	beq.n	80073d4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	6812      	ldr	r2, [r2, #0]
 80073cc:	6992      	ldr	r2, [r2, #24]
 80073ce:	f042 0201 	orr.w	r2, r2, #1
 80073d2:	619a      	str	r2, [r3, #24]
  }
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	603b      	str	r3, [r7, #0]
 80073ec:	4613      	mov	r3, r2
 80073ee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073f0:	e01c      	b.n	800742c <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073f8:	d018      	beq.n	800742c <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d007      	beq.n	8007410 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007400:	f7fc fe74 	bl	80040ec <HAL_GetTick>
 8007404:	4602      	mov	r2, r0
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	1ad2      	subs	r2, r2, r3
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	429a      	cmp	r2, r3
 800740e:	d90d      	bls.n	800742c <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2220      	movs	r2, #32
 8007414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8007428:	2303      	movs	r3, #3
 800742a:	e00f      	b.n	800744c <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	699a      	ldr	r2, [r3, #24]
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	401a      	ands	r2, r3
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	429a      	cmp	r2, r3
 800743a:	bf0c      	ite	eq
 800743c:	2301      	moveq	r3, #1
 800743e:	2300      	movne	r3, #0
 8007440:	b2db      	uxtb	r3, r3
 8007442:	461a      	mov	r2, r3
 8007444:	79fb      	ldrb	r3, [r7, #7]
 8007446:	429a      	cmp	r2, r3
 8007448:	d0d3      	beq.n	80073f2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800744a:	2300      	movs	r3, #0
}
 800744c:	4618      	mov	r0, r3
 800744e:	3710      	adds	r7, #16
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007460:	e02c      	b.n	80074bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	68b9      	ldr	r1, [r7, #8]
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f000 f870 	bl	800754c <I2C_IsAcknowledgeFailed>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d001      	beq.n	8007476 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e02a      	b.n	80074cc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800747c:	d01e      	beq.n	80074bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d007      	beq.n	8007494 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007484:	f7fc fe32 	bl	80040ec <HAL_GetTick>
 8007488:	4602      	mov	r2, r0
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	1ad2      	subs	r2, r2, r3
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	429a      	cmp	r2, r3
 8007492:	d913      	bls.n	80074bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007498:	f043 0220 	orr.w	r2, r3, #32
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2220      	movs	r2, #32
 80074a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80074b8:	2303      	movs	r3, #3
 80074ba:	e007      	b.n	80074cc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	699b      	ldr	r3, [r3, #24]
 80074c2:	f003 0302 	and.w	r3, r3, #2
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	d1cb      	bne.n	8007462 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3710      	adds	r7, #16
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	60f8      	str	r0, [r7, #12]
 80074dc:	60b9      	str	r1, [r7, #8]
 80074de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074e0:	e028      	b.n	8007534 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	68b9      	ldr	r1, [r7, #8]
 80074e6:	68f8      	ldr	r0, [r7, #12]
 80074e8:	f000 f830 	bl	800754c <I2C_IsAcknowledgeFailed>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d001      	beq.n	80074f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	e026      	b.n	8007544 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d007      	beq.n	800750c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80074fc:	f7fc fdf6 	bl	80040ec <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	1ad2      	subs	r2, r2, r3
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	429a      	cmp	r2, r3
 800750a:	d913      	bls.n	8007534 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007510:	f043 0220 	orr.w	r2, r3, #32
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2220      	movs	r2, #32
 800751c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	e007      	b.n	8007544 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	f003 0320 	and.w	r3, r3, #32
 800753e:	2b20      	cmp	r3, #32
 8007540:	d1cf      	bne.n	80074e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007542:	2300      	movs	r3, #0
}
 8007544:	4618      	mov	r0, r3
 8007546:	3710      	adds	r7, #16
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}

0800754c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	60f8      	str	r0, [r7, #12]
 8007554:	60b9      	str	r1, [r7, #8]
 8007556:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	699b      	ldr	r3, [r3, #24]
 800755e:	f003 0310 	and.w	r3, r3, #16
 8007562:	2b10      	cmp	r3, #16
 8007564:	d148      	bne.n	80075f8 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007566:	e01c      	b.n	80075a2 <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800756e:	d018      	beq.n	80075a2 <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d007      	beq.n	8007586 <I2C_IsAcknowledgeFailed+0x3a>
 8007576:	f7fc fdb9 	bl	80040ec <HAL_GetTick>
 800757a:	4602      	mov	r2, r0
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	1ad2      	subs	r2, r2, r3
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	429a      	cmp	r2, r3
 8007584:	d90d      	bls.n	80075a2 <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2220      	movs	r2, #32
 800758a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2200      	movs	r2, #0
 800759a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e02b      	b.n	80075fa <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	699b      	ldr	r3, [r3, #24]
 80075a8:	f003 0320 	and.w	r3, r3, #32
 80075ac:	2b20      	cmp	r3, #32
 80075ae:	d1db      	bne.n	8007568 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2210      	movs	r2, #16
 80075b6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2220      	movs	r2, #32
 80075be:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80075c0:	68f8      	ldr	r0, [r7, #12]
 80075c2:	f7ff fee9 	bl	8007398 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	6859      	ldr	r1, [r3, #4]
 80075d0:	4b0c      	ldr	r3, [pc, #48]	; (8007604 <I2C_IsAcknowledgeFailed+0xb8>)
 80075d2:	400b      	ands	r3, r1
 80075d4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2204      	movs	r2, #4
 80075da:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2220      	movs	r2, #32
 80075e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2200      	movs	r2, #0
 80075e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e000      	b.n	80075fa <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 80075f8:	2300      	movs	r3, #0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	fe00e800 	.word	0xfe00e800

08007608 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	607b      	str	r3, [r7, #4]
 8007612:	460b      	mov	r3, r1
 8007614:	817b      	strh	r3, [r7, #10]
 8007616:	4613      	mov	r3, r2
 8007618:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	6859      	ldr	r1, [r3, #4]
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	0d5b      	lsrs	r3, r3, #21
 8007628:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 800762c:	4b0b      	ldr	r3, [pc, #44]	; (800765c <I2C_TransferConfig+0x54>)
 800762e:	4303      	orrs	r3, r0
 8007630:	43db      	mvns	r3, r3
 8007632:	4019      	ands	r1, r3
 8007634:	897b      	ldrh	r3, [r7, #10]
 8007636:	f3c3 0009 	ubfx	r0, r3, #0, #10
 800763a:	7a7b      	ldrb	r3, [r7, #9]
 800763c:	041b      	lsls	r3, r3, #16
 800763e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007642:	4318      	orrs	r0, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4318      	orrs	r0, r3
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	4303      	orrs	r3, r0
 800764c:	430b      	orrs	r3, r1
 800764e:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8007650:	bf00      	nop
 8007652:	3714      	adds	r7, #20
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr
 800765c:	03ff63ff 	.word	0x03ff63ff

08007660 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007670:	b2db      	uxtb	r3, r3
 8007672:	2b20      	cmp	r3, #32
 8007674:	d138      	bne.n	80076e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800767c:	2b01      	cmp	r3, #1
 800767e:	d101      	bne.n	8007684 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007680:	2302      	movs	r3, #2
 8007682:	e032      	b.n	80076ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2224      	movs	r2, #36	; 0x24
 8007690:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	687a      	ldr	r2, [r7, #4]
 800769a:	6812      	ldr	r2, [r2, #0]
 800769c:	6812      	ldr	r2, [r2, #0]
 800769e:	f022 0201 	bic.w	r2, r2, #1
 80076a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	6812      	ldr	r2, [r2, #0]
 80076ac:	6812      	ldr	r2, [r2, #0]
 80076ae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80076b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	687a      	ldr	r2, [r7, #4]
 80076ba:	6812      	ldr	r2, [r2, #0]
 80076bc:	6811      	ldr	r1, [r2, #0]
 80076be:	683a      	ldr	r2, [r7, #0]
 80076c0:	430a      	orrs	r2, r1
 80076c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	6812      	ldr	r2, [r2, #0]
 80076cc:	6812      	ldr	r2, [r2, #0]
 80076ce:	f042 0201 	orr.w	r2, r2, #1
 80076d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2220      	movs	r2, #32
 80076d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80076e4:	2300      	movs	r3, #0
 80076e6:	e000      	b.n	80076ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80076e8:	2302      	movs	r3, #2
  }
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	370c      	adds	r7, #12
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr

080076f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80076f6:	b480      	push	{r7}
 80076f8:	b085      	sub	sp, #20
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
 80076fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007700:	2300      	movs	r3, #0
 8007702:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800770a:	b2db      	uxtb	r3, r3
 800770c:	2b20      	cmp	r3, #32
 800770e:	d139      	bne.n	8007784 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007716:	2b01      	cmp	r3, #1
 8007718:	d101      	bne.n	800771e <HAL_I2CEx_ConfigDigitalFilter+0x28>
 800771a:	2302      	movs	r3, #2
 800771c:	e033      	b.n	8007786 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2201      	movs	r2, #1
 8007722:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2224      	movs	r2, #36	; 0x24
 800772a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	6812      	ldr	r2, [r2, #0]
 8007736:	6812      	ldr	r2, [r2, #0]
 8007738:	f022 0201 	bic.w	r2, r2, #1
 800773c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800774c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	021b      	lsls	r3, r3, #8
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	4313      	orrs	r3, r2
 8007756:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	68fa      	ldr	r2, [r7, #12]
 800775e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	687a      	ldr	r2, [r7, #4]
 8007766:	6812      	ldr	r2, [r2, #0]
 8007768:	6812      	ldr	r2, [r2, #0]
 800776a:	f042 0201 	orr.w	r2, r2, #1
 800776e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2220      	movs	r2, #32
 8007774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007780:	2300      	movs	r3, #0
 8007782:	e000      	b.n	8007786 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8007784:	2302      	movs	r3, #2
  }
}
 8007786:	4618      	mov	r0, r3
 8007788:	3714      	adds	r7, #20
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
	...

08007794 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800779c:	2300      	movs	r3, #0
 800779e:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80077a0:	2300      	movs	r3, #0
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d101      	bne.n	80077ae <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e0a8      	b.n	8007900 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d106      	bne.n	80077c8 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2200      	movs	r2, #0
 80077be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f7f9 fad6 	bl	8000d74 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2202      	movs	r2, #2
 80077cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	6812      	ldr	r2, [r2, #0]
 80077d8:	6812      	ldr	r2, [r2, #0]
 80077da:	f022 0201 	bic.w	r2, r2, #1
 80077de:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80077e0:	2300      	movs	r3, #0
 80077e2:	60fb      	str	r3, [r7, #12]
 80077e4:	e00a      	b.n	80077fc <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	3304      	adds	r3, #4
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	4413      	add	r3, r2
 80077f2:	2200      	movs	r2, #0
 80077f4:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	3301      	adds	r3, #1
 80077fa:	60fb      	str	r3, [r7, #12]
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2b0f      	cmp	r3, #15
 8007800:	d9f1      	bls.n	80077e6 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	6812      	ldr	r2, [r2, #0]
 800780a:	6892      	ldr	r2, [r2, #8]
 800780c:	f042 0204 	orr.w	r2, r2, #4
 8007810:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681a      	ldr	r2, [r3, #0]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	6859      	ldr	r1, [r3, #4]
 800781c:	4b3a      	ldr	r3, [pc, #232]	; (8007908 <HAL_LCD_Init+0x174>)
 800781e:	400b      	ands	r3, r1
 8007820:	6879      	ldr	r1, [r7, #4]
 8007822:	6848      	ldr	r0, [r1, #4]
 8007824:	6879      	ldr	r1, [r7, #4]
 8007826:	6889      	ldr	r1, [r1, #8]
 8007828:	4308      	orrs	r0, r1
 800782a:	6879      	ldr	r1, [r7, #4]
 800782c:	6a89      	ldr	r1, [r1, #40]	; 0x28
 800782e:	4308      	orrs	r0, r1
 8007830:	6879      	ldr	r1, [r7, #4]
 8007832:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8007834:	4308      	orrs	r0, r1
 8007836:	6879      	ldr	r1, [r7, #4]
 8007838:	69c9      	ldr	r1, [r1, #28]
 800783a:	4308      	orrs	r0, r1
 800783c:	6879      	ldr	r1, [r7, #4]
 800783e:	6a09      	ldr	r1, [r1, #32]
 8007840:	4308      	orrs	r0, r1
 8007842:	6879      	ldr	r1, [r7, #4]
 8007844:	6989      	ldr	r1, [r1, #24]
 8007846:	4308      	orrs	r0, r1
 8007848:	6879      	ldr	r1, [r7, #4]
 800784a:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800784c:	4301      	orrs	r1, r0
 800784e:	430b      	orrs	r3, r1
 8007850:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 f94e 	bl	8007af4 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	6812      	ldr	r2, [r2, #0]
 8007860:	6812      	ldr	r2, [r2, #0]
 8007862:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	68d0      	ldr	r0, [r2, #12]
 800786a:	687a      	ldr	r2, [r7, #4]
 800786c:	6912      	ldr	r2, [r2, #16]
 800786e:	4310      	orrs	r0, r2
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	6952      	ldr	r2, [r2, #20]
 8007874:	4310      	orrs	r0, r2
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800787a:	4302      	orrs	r2, r0
 800787c:	430a      	orrs	r2, r1
 800787e:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	6812      	ldr	r2, [r2, #0]
 8007888:	6812      	ldr	r2, [r2, #0]
 800788a:	f042 0201 	orr.w	r2, r2, #1
 800788e:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8007890:	f7fc fc2c 	bl	80040ec <HAL_GetTick>
 8007894:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8007896:	e00c      	b.n	80078b2 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8007898:	f7fc fc28 	bl	80040ec <HAL_GetTick>
 800789c:	4602      	mov	r2, r0
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	1ad3      	subs	r3, r2, r3
 80078a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80078a6:	d904      	bls.n	80078b2 <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2208      	movs	r2, #8
 80078ac:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	e026      	b.n	8007900 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	f003 0301 	and.w	r3, r3, #1
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d1eb      	bne.n	8007898 <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80078c0:	f7fc fc14 	bl	80040ec <HAL_GetTick>
 80078c4:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80078c6:	e00c      	b.n	80078e2 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80078c8:	f7fc fc10 	bl	80040ec <HAL_GetTick>
 80078cc:	4602      	mov	r2, r0
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80078d6:	d904      	bls.n	80078e2 <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2210      	movs	r2, #16
 80078dc:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	e00e      	b.n	8007900 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	f003 0310 	and.w	r3, r3, #16
 80078ec:	2b10      	cmp	r3, #16
 80078ee:	d1eb      	bne.n	80078c8 <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3710      	adds	r7, #16
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}
 8007908:	fc00000e 	.word	0xfc00000e

0800790c <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b086      	sub	sp, #24
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	607a      	str	r2, [r7, #4]
 8007918:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 800791a:	2300      	movs	r3, #0
 800791c:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007924:	b2db      	uxtb	r3, r3
 8007926:	2b01      	cmp	r3, #1
 8007928:	d005      	beq.n	8007936 <HAL_LCD_Write+0x2a>
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007930:	b2db      	uxtb	r3, r3
 8007932:	2b02      	cmp	r3, #2
 8007934:	d144      	bne.n	80079c0 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800793c:	b2db      	uxtb	r3, r3
 800793e:	2b01      	cmp	r3, #1
 8007940:	d12a      	bne.n	8007998 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007948:	2b01      	cmp	r3, #1
 800794a:	d101      	bne.n	8007950 <HAL_LCD_Write+0x44>
 800794c:	2302      	movs	r3, #2
 800794e:	e038      	b.n	80079c2 <HAL_LCD_Write+0xb6>
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2201      	movs	r2, #1
 8007954:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2202      	movs	r2, #2
 800795c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8007960:	f7fc fbc4 	bl	80040ec <HAL_GetTick>
 8007964:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8007966:	e010      	b.n	800798a <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8007968:	f7fc fbc0 	bl	80040ec <HAL_GetTick>
 800796c:	4602      	mov	r2, r0
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	1ad3      	subs	r3, r2, r3
 8007972:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007976:	d908      	bls.n	800798a <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	2202      	movs	r2, #2
 800797c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2200      	movs	r2, #0
 8007982:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8007986:	2303      	movs	r3, #3
 8007988:	e01b      	b.n	80079c2 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f003 0304 	and.w	r3, r3, #4
 8007994:	2b04      	cmp	r3, #4
 8007996:	d0e7      	beq.n	8007968 <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6819      	ldr	r1, [r3, #0]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	3304      	adds	r3, #4
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	4413      	add	r3, r2
 80079a8:	685a      	ldr	r2, [r3, #4]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	401a      	ands	r2, r3
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	431a      	orrs	r2, r3
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	3304      	adds	r3, #4
 80079b6:	009b      	lsls	r3, r3, #2
 80079b8:	440b      	add	r3, r1
 80079ba:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80079bc:	2300      	movs	r3, #0
 80079be:	e000      	b.n	80079c2 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
  }
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3718      	adds	r7, #24
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}

080079ca <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80079ca:	b580      	push	{r7, lr}
 80079cc:	b084      	sub	sp, #16
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80079d2:	2300      	movs	r3, #0
 80079d4:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80079d6:	2300      	movs	r3, #0
 80079d8:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d005      	beq.n	80079f2 <HAL_LCD_Clear+0x28>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	2b02      	cmp	r3, #2
 80079f0:	d140      	bne.n	8007a74 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d101      	bne.n	8007a00 <HAL_LCD_Clear+0x36>
 80079fc:	2302      	movs	r3, #2
 80079fe:	e03a      	b.n	8007a76 <HAL_LCD_Clear+0xac>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2202      	movs	r2, #2
 8007a0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8007a10:	f7fc fb6c 	bl	80040ec <HAL_GetTick>
 8007a14:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8007a16:	e010      	b.n	8007a3a <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8007a18:	f7fc fb68 	bl	80040ec <HAL_GetTick>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a26:	d908      	bls.n	8007a3a <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2202      	movs	r2, #2
 8007a2c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8007a36:	2303      	movs	r3, #3
 8007a38:	e01d      	b.n	8007a76 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	f003 0304 	and.w	r3, r3, #4
 8007a44:	2b04      	cmp	r3, #4
 8007a46:	d0e7      	beq.n	8007a18 <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8007a48:	2300      	movs	r3, #0
 8007a4a:	60fb      	str	r3, [r7, #12]
 8007a4c:	e00a      	b.n	8007a64 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	3304      	adds	r3, #4
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	4413      	add	r3, r2
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	3301      	adds	r3, #1
 8007a62:	60fb      	str	r3, [r7, #12]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2b0f      	cmp	r3, #15
 8007a68:	d9f1      	bls.n	8007a4e <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 f807 	bl	8007a7e <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 8007a70:	2300      	movs	r3, #0
 8007a72:	e000      	b.n	8007a76 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8007a74:	2301      	movs	r3, #1
  }
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3710      	adds	r7, #16
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b084      	sub	sp, #16
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8007a86:	2300      	movs	r3, #0
 8007a88:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	2208      	movs	r2, #8
 8007a90:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	6812      	ldr	r2, [r2, #0]
 8007a9a:	6892      	ldr	r2, [r2, #8]
 8007a9c:	f042 0204 	orr.w	r2, r2, #4
 8007aa0:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8007aa2:	f7fc fb23 	bl	80040ec <HAL_GetTick>
 8007aa6:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8007aa8:	e010      	b.n	8007acc <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8007aaa:	f7fc fb1f 	bl	80040ec <HAL_GetTick>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	1ad3      	subs	r3, r2, r3
 8007ab4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007ab8:	d908      	bls.n	8007acc <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2204      	movs	r2, #4
 8007abe:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e00f      	b.n	8007aec <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	f003 0308 	and.w	r3, r3, #8
 8007ad6:	2b08      	cmp	r3, #8
 8007ad8:	d1e7      	bne.n	8007aaa <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2201      	movs	r2, #1
 8007ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007aea:	2300      	movs	r3, #0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3710      	adds	r7, #16
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b084      	sub	sp, #16
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8007afc:	2300      	movs	r3, #0
 8007afe:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8007b00:	f7fc faf4 	bl	80040ec <HAL_GetTick>
 8007b04:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8007b06:	e00c      	b.n	8007b22 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8007b08:	f7fc faf0 	bl	80040ec <HAL_GetTick>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	1ad3      	subs	r3, r2, r3
 8007b12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b16:	d904      	bls.n	8007b22 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8007b1e:	2303      	movs	r3, #3
 8007b20:	e007      	b.n	8007b32 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f003 0320 	and.w	r3, r3, #32
 8007b2c:	2b20      	cmp	r3, #32
 8007b2e:	d1eb      	bne.n	8007b08 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8007b30:	2300      	movs	r3, #0
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3710      	adds	r7, #16
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
	...

08007b3c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007b40:	4b04      	ldr	r3, [pc, #16]	; (8007b54 <HAL_PWREx_GetVoltageRange+0x18>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop
 8007b54:	40007000 	.word	0x40007000

08007b58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b085      	sub	sp, #20
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 8007b60:	2300      	movs	r3, #0
 8007b62:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b6a:	d12f      	bne.n	8007bcc <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007b6c:	4b22      	ldr	r3, [pc, #136]	; (8007bf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007b74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b78:	d037      	beq.n	8007bea <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007b7a:	4a1f      	ldr	r2, [pc, #124]	; (8007bf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007b7c:	4b1e      	ldr	r3, [pc, #120]	; (8007bf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007b84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007b88:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8007b8a:	4b1c      	ldr	r3, [pc, #112]	; (8007bfc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a1c      	ldr	r2, [pc, #112]	; (8007c00 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007b90:	fba2 2303 	umull	r2, r3, r2, r3
 8007b94:	0c9b      	lsrs	r3, r3, #18
 8007b96:	2232      	movs	r2, #50	; 0x32
 8007b98:	fb02 f303 	mul.w	r3, r2, r3
 8007b9c:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8007b9e:	e002      	b.n	8007ba6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d006      	beq.n	8007bba <HAL_PWREx_ControlVoltageScaling+0x62>
 8007bac:	4b12      	ldr	r3, [pc, #72]	; (8007bf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007bae:	695b      	ldr	r3, [r3, #20]
 8007bb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bb8:	d0f2      	beq.n	8007ba0 <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007bba:	4b0f      	ldr	r3, [pc, #60]	; (8007bf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007bbc:	695b      	ldr	r3, [r3, #20]
 8007bbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bc6:	d110      	bne.n	8007bea <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 8007bc8:	2303      	movs	r3, #3
 8007bca:	e00f      	b.n	8007bec <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007bcc:	4b0a      	ldr	r3, [pc, #40]	; (8007bf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007bd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bd8:	d007      	beq.n	8007bea <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007bda:	4a07      	ldr	r2, [pc, #28]	; (8007bf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007bdc:	4b06      	ldr	r3, [pc, #24]	; (8007bf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007be4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007be8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}  
 8007bec:	4618      	mov	r0, r3
 8007bee:	3714      	adds	r7, #20
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr
 8007bf8:	40007000 	.word	0x40007000
 8007bfc:	2000003c 	.word	0x2000003c
 8007c00:	431bde83 	.word	0x431bde83

08007c04 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply. 
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.  
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8007c04:	b480      	push	{r7}
 8007c06:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8007c08:	4a05      	ldr	r2, [pc, #20]	; (8007c20 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007c0a:	4b05      	ldr	r3, [pc, #20]	; (8007c20 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007c12:	6053      	str	r3, [r2, #4]
}
 8007c14:	bf00      	nop
 8007c16:	46bd      	mov	sp, r7
 8007c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	40007000 	.word	0x40007000

08007c24 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply. 
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present. 
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8007c24:	b480      	push	{r7}
 8007c26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8007c28:	4a05      	ldr	r2, [pc, #20]	; (8007c40 <HAL_PWREx_EnableVddIO2+0x1c>)
 8007c2a:	4b05      	ldr	r3, [pc, #20]	; (8007c40 <HAL_PWREx_EnableVddIO2+0x1c>)
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007c32:	6053      	str	r3, [r2, #4]
}
 8007c34:	bf00      	nop
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr
 8007c3e:	bf00      	nop
 8007c40:	40007000 	.word	0x40007000

08007c44 <HAL_PWREx_DisableVddIO2>:
/**
  * @brief Disable VDDIO2 supply. 
  * @retval None
  */
void HAL_PWREx_DisableVddIO2(void)
{
 8007c44:	b480      	push	{r7}
 8007c46:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 8007c48:	4a05      	ldr	r2, [pc, #20]	; (8007c60 <HAL_PWREx_DisableVddIO2+0x1c>)
 8007c4a:	4b05      	ldr	r3, [pc, #20]	; (8007c60 <HAL_PWREx_DisableVddIO2+0x1c>)
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c52:	6053      	str	r3, [r2, #4]
}
 8007c54:	bf00      	nop
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr
 8007c5e:	bf00      	nop
 8007c60:	40007000 	.word	0x40007000

08007c64 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b086      	sub	sp, #24
 8007c68:	af02      	add	r7, sp, #8
 8007c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8007c70:	f7fc fa3c 	bl	80040ec <HAL_GetTick>
 8007c74:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d101      	bne.n	8007c80 <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e06f      	b.n	8007d60 <HAL_QSPI_Init+0xfc>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d101      	bne.n	8007c90 <HAL_QSPI_Init+0x2c>
 8007c8c:	2302      	movs	r3, #2
 8007c8e:	e067      	b.n	8007d60 <HAL_QSPI_Init+0xfc>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d10b      	bne.n	8007cbc <HAL_QSPI_Init+0x58>
  {  
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f7f9 fbd5 	bl	800145c <HAL_QSPI_MspInit>
    
    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8007cb2:	f241 3188 	movw	r1, #5000	; 0x1388
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 fd3e 	bl	8008738 <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	6812      	ldr	r2, [r2, #0]
 8007cc4:	6812      	ldr	r2, [r2, #0]
 8007cc6:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	6892      	ldr	r2, [r2, #8]
 8007cce:	3a01      	subs	r2, #1
 8007cd0:	0212      	lsls	r2, r2, #8
 8007cd2:	430a      	orrs	r2, r1
 8007cd4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cda:	9300      	str	r3, [sp, #0]
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	2120      	movs	r1, #32
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 fd69 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8007cec:	7bfb      	ldrb	r3, [r7, #15]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d131      	bne.n	8007d56 <HAL_QSPI_Init+0xf2>
#if defined(QUADSPI_CR_DFM) 
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), 
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT), 
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007d00:	f023 0310 	bic.w	r3, r3, #16
 8007d04:	6879      	ldr	r1, [r7, #4]
 8007d06:	6849      	ldr	r1, [r1, #4]
 8007d08:	0608      	lsls	r0, r1, #24
 8007d0a:	6879      	ldr	r1, [r7, #4]
 8007d0c:	68c9      	ldr	r1, [r1, #12]
 8007d0e:	4301      	orrs	r1, r0
 8007d10:	430b      	orrs	r3, r1
 8007d12:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting));
#endif
    
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	6859      	ldr	r1, [r3, #4]
 8007d1e:	4b12      	ldr	r3, [pc, #72]	; (8007d68 <HAL_QSPI_Init+0x104>)
 8007d20:	400b      	ands	r3, r1
 8007d22:	6879      	ldr	r1, [r7, #4]
 8007d24:	6909      	ldr	r1, [r1, #16]
 8007d26:	0408      	lsls	r0, r1, #16
 8007d28:	6879      	ldr	r1, [r7, #4]
 8007d2a:	6949      	ldr	r1, [r1, #20]
 8007d2c:	4308      	orrs	r0, r1
 8007d2e:	6879      	ldr	r1, [r7, #4]
 8007d30:	6989      	ldr	r1, [r1, #24]
 8007d32:	4301      	orrs	r1, r0
 8007d34:	430b      	orrs	r3, r1
 8007d36:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) | 
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	6812      	ldr	r2, [r2, #0]
 8007d40:	6812      	ldr	r2, [r2, #0]
 8007d42:	f042 0201 	orr.w	r2, r2, #1
 8007d46:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2201      	movs	r2, #1
 8007d52:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8007d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3710      	adds	r7, #16
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	ffe0f8fe 	.word	0xffe0f8fe

08007d6c <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral. 
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b082      	sub	sp, #8
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d101      	bne.n	8007d7e <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	e022      	b.n	8007dc4 <HAL_QSPI_DeInit+0x58>
  }

  /* Process locked */
  __HAL_LOCK(hqspi);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d101      	bne.n	8007d8e <HAL_QSPI_DeInit+0x22>
 8007d8a:	2302      	movs	r3, #2
 8007d8c:	e01a      	b.n	8007dc4 <HAL_QSPI_DeInit+0x58>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2201      	movs	r2, #1
 8007d92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	6812      	ldr	r2, [r2, #0]
 8007d9e:	6812      	ldr	r2, [r2, #0]
 8007da0:	f022 0201 	bic.w	r2, r2, #1
 8007da4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f7f9 fb90 	bl	80014cc <HAL_QSPI_MspDeInit>

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8007dc2:	2300      	movs	r3, #0
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3708      	adds	r7, #8
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b086      	sub	sp, #24
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0) && ((itsource & QSPI_IT_FT) !=0 ))
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	f003 0304 	and.w	r3, r3, #4
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d060      	beq.n	8007eb0 <HAL_QSPI_IRQHandler+0xe4>
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d05b      	beq.n	8007eb0 <HAL_QSPI_IRQHandler+0xe4>
  {
    data_reg = &hqspi->Instance->DR;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	3320      	adds	r3, #32
 8007dfe:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	2b12      	cmp	r3, #18
 8007e0a:	d123      	bne.n	8007e54 <HAL_QSPI_IRQHandler+0x88>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8007e0c:	e01a      	b.n	8007e44 <HAL_QSPI_IRQHandler+0x78>
      {
        if (hqspi->TxXferCount > 0)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d00d      	beq.n	8007e32 <HAL_QSPI_IRQHandler+0x66>
        {
          /* Fill the FIFO until the threshold is reached */
          *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	69db      	ldr	r3, [r3, #28]
 8007e1a:	1c59      	adds	r1, r3, #1
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	61d1      	str	r1, [r2, #28]
 8007e20:	781a      	ldrb	r2, [r3, #0]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	701a      	strb	r2, [r3, #0]
          hqspi->TxXferCount--;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e2a:	1e5a      	subs	r2, r3, #1
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	625a      	str	r2, [r3, #36]	; 0x24
 8007e30:	e008      	b.n	8007e44 <HAL_QSPI_IRQHandler+0x78>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	6812      	ldr	r2, [r2, #0]
 8007e3a:	6812      	ldr	r2, [r2, #0]
 8007e3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e40:	601a      	str	r2, [r3, #0]
          break;
 8007e42:	e031      	b.n	8007ea8 <HAL_QSPI_IRQHandler+0xdc>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	f003 0304 	and.w	r3, r3, #4
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d1dd      	bne.n	8007e0e <HAL_QSPI_IRQHandler+0x42>
 8007e52:	e029      	b.n	8007ea8 <HAL_QSPI_IRQHandler+0xdc>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	2b22      	cmp	r3, #34	; 0x22
 8007e5e:	d123      	bne.n	8007ea8 <HAL_QSPI_IRQHandler+0xdc>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8007e60:	e01b      	b.n	8007e9a <HAL_QSPI_IRQHandler+0xce>
      {
        if (hqspi->RxXferCount > 0)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d00e      	beq.n	8007e88 <HAL_QSPI_IRQHandler+0xbc>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e6e:	1c59      	adds	r1, r3, #1
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	6291      	str	r1, [r2, #40]	; 0x28
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	7812      	ldrb	r2, [r2, #0]
 8007e78:	b2d2      	uxtb	r2, r2
 8007e7a:	701a      	strb	r2, [r3, #0]
          hqspi->RxXferCount--;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e80:	1e5a      	subs	r2, r3, #1
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	631a      	str	r2, [r3, #48]	; 0x30
 8007e86:	e008      	b.n	8007e9a <HAL_QSPI_IRQHandler+0xce>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	6812      	ldr	r2, [r2, #0]
 8007e90:	6812      	ldr	r2, [r2, #0]
 8007e92:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e96:	601a      	str	r2, [r3, #0]
          break;
 8007e98:	e006      	b.n	8007ea8 <HAL_QSPI_IRQHandler+0xdc>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f003 0304 	and.w	r3, r3, #4
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d1dc      	bne.n	8007e62 <HAL_QSPI_IRQHandler+0x96>
        }
      }
    }
    
    /* FIFO Threshold callback */
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 fb6f 	bl	800858c <HAL_QSPI_FifoThresholdCallback>
 8007eae:	e126      	b.n	80080fe <HAL_QSPI_IRQHandler+0x332>
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0) && ((itsource & QSPI_IT_TC) != 0))
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	f003 0302 	and.w	r3, r3, #2
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	f000 80ac 	beq.w	8008014 <HAL_QSPI_IRQHandler+0x248>
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	f000 80a6 	beq.w	8008014 <HAL_QSPI_IRQHandler+0x248>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	2202      	movs	r2, #2
 8007ece:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	6812      	ldr	r2, [r2, #0]
 8007ed8:	6812      	ldr	r2, [r2, #0]
 8007eda:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8007ede:	601a      	str	r2, [r3, #0]
    
    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	2b12      	cmp	r3, #18
 8007eea:	d123      	bne.n	8007f34 <HAL_QSPI_IRQHandler+0x168>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 0304 	and.w	r3, r3, #4
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d011      	beq.n	8007f1e <HAL_QSPI_IRQHandler+0x152>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	687a      	ldr	r2, [r7, #4]
 8007f00:	6812      	ldr	r2, [r2, #0]
 8007f02:	6812      	ldr	r2, [r2, #0]
 8007f04:	f022 0204 	bic.w	r2, r2, #4
 8007f08:	601a      	str	r2, [r3, #0]
        
        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	687a      	ldr	r2, [r7, #4]
 8007f12:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007f14:	6812      	ldr	r2, [r2, #0]
 8007f16:	6812      	ldr	r2, [r2, #0]
 8007f18:	f022 0201 	bic.w	r2, r2, #1
 8007f1c:	601a      	str	r2, [r3, #0]
      }
      
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 fbb8 	bl	8008694 <HAL_QSPI_Abort_IT>
#endif
      
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2201      	movs	r2, #1
 8007f28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* TX Complete callback */
      HAL_QSPI_TxCpltCallback(hqspi);
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f000 fb23 	bl	8008578 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007f32:	e0e3      	b.n	80080fc <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	2b22      	cmp	r3, #34	; 0x22
 8007f3e:	d144      	bne.n	8007fca <HAL_QSPI_IRQHandler+0x1fe>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 0304 	and.w	r3, r3, #4
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d012      	beq.n	8007f74 <HAL_QSPI_IRQHandler+0x1a8>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	687a      	ldr	r2, [r7, #4]
 8007f54:	6812      	ldr	r2, [r2, #0]
 8007f56:	6812      	ldr	r2, [r2, #0]
 8007f58:	f022 0204 	bic.w	r2, r2, #4
 8007f5c:	601a      	str	r2, [r3, #0]
        
        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007f68:	6812      	ldr	r2, [r2, #0]
 8007f6a:	6812      	ldr	r2, [r2, #0]
 8007f6c:	f022 0201 	bic.w	r2, r2, #1
 8007f70:	601a      	str	r2, [r3, #0]
 8007f72:	e01f      	b.n	8007fb4 <HAL_QSPI_IRQHandler+0x1e8>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	3320      	adds	r3, #32
 8007f7a:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0)
 8007f7c:	e011      	b.n	8007fa2 <HAL_QSPI_IRQHandler+0x1d6>
        {
          if (hqspi->RxXferCount > 0)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d015      	beq.n	8007fb2 <HAL_QSPI_IRQHandler+0x1e6>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f8a:	1c59      	adds	r1, r3, #1
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	6291      	str	r1, [r2, #40]	; 0x28
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	7812      	ldrb	r2, [r2, #0]
 8007f94:	b2d2      	uxtb	r2, r2
 8007f96:	701a      	strb	r2, [r3, #0]
            hqspi->RxXferCount--;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f9c:	1e5a      	subs	r2, r3, #1
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	631a      	str	r2, [r3, #48]	; 0x30
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1e6      	bne.n	8007f7e <HAL_QSPI_IRQHandler+0x1b2>
 8007fb0:	e000      	b.n	8007fb4 <HAL_QSPI_IRQHandler+0x1e8>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8007fb2:	bf00      	nop
        }
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f000 fb6d 	bl	8008694 <HAL_QSPI_Abort_IT>
#endif

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* RX Complete callback */
      HAL_QSPI_RxCpltCallback(hqspi);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 face 	bl	8008564 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007fc8:	e098      	b.n	80080fc <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d107      	bne.n	8007fe6 <HAL_QSPI_IRQHandler+0x21a>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Command Complete callback */
      HAL_QSPI_CmdCpltCallback(hqspi);
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 fab6 	bl	8008550 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007fe4:	e08a      	b.n	80080fc <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	2b08      	cmp	r3, #8
 8007ff0:	f040 8084 	bne.w	80080fc <HAL_QSPI_IRQHandler+0x330>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008000:	2b00      	cmp	r3, #0
 8008002:	d103      	bne.n	800800c <HAL_QSPI_IRQHandler+0x240>
      {
        /* Abort called by the user */

        /* Abort Complete callback */
        HAL_QSPI_AbortCpltCallback(hqspi);
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 fa99 	bl	800853c <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800800a:	e077      	b.n	80080fc <HAL_QSPI_IRQHandler+0x330>
      else 
      {
        /* Abort due to an error (eg :  DMA error) */

        /* Error callback */
        HAL_QSPI_ErrorCallback(hqspi);
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f000 fa8b 	bl	8008528 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8008012:	e073      	b.n	80080fc <HAL_QSPI_IRQHandler+0x330>
      }
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0) && ((itsource & QSPI_IT_SM) != 0))
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	f003 0308 	and.w	r3, r3, #8
 800801a:	2b00      	cmp	r3, #0
 800801c:	d01f      	beq.n	800805e <HAL_QSPI_IRQHandler+0x292>
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008024:	2b00      	cmp	r3, #0
 8008026:	d01a      	beq.n	800805e <HAL_QSPI_IRQHandler+0x292>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	2208      	movs	r2, #8
 800802e:	60da      	str	r2, [r3, #12]
   
    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d00b      	beq.n	8008056 <HAL_QSPI_IRQHandler+0x28a>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	687a      	ldr	r2, [r7, #4]
 8008044:	6812      	ldr	r2, [r2, #0]
 8008046:	6812      	ldr	r2, [r2, #0]
 8008048:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800804c:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2201      	movs	r2, #1
 8008052:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Status match callback */
    HAL_QSPI_StatusMatchCallback(hqspi);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 faa2 	bl	80085a0 <HAL_QSPI_StatusMatchCallback>
 800805c:	e04f      	b.n	80080fe <HAL_QSPI_IRQHandler+0x332>
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0) && ((itsource & QSPI_IT_TE) != 0))
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	2b00      	cmp	r3, #0
 8008066:	d037      	beq.n	80080d8 <HAL_QSPI_IRQHandler+0x30c>
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800806e:	2b00      	cmp	r3, #0
 8008070:	d032      	beq.n	80080d8 <HAL_QSPI_IRQHandler+0x30c>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2201      	movs	r2, #1
 8008078:	60da      	str	r2, [r3, #12]
    
    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	687a      	ldr	r2, [r7, #4]
 8008080:	6812      	ldr	r2, [r2, #0]
 8008082:	6812      	ldr	r2, [r2, #0]
 8008084:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8008088:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800808e:	f043 0202 	orr.w	r2, r3, #2
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f003 0304 	and.w	r3, r3, #4
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d011      	beq.n	80080c8 <HAL_QSPI_IRQHandler+0x2fc>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	6812      	ldr	r2, [r2, #0]
 80080ac:	6812      	ldr	r2, [r2, #0]
 80080ae:	f022 0204 	bic.w	r2, r2, #4
 80080b2:	601a      	str	r2, [r3, #0]
      
      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080b8:	4a13      	ldr	r2, [pc, #76]	; (8008108 <HAL_QSPI_IRQHandler+0x33c>)
 80080ba:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_DMA_Abort_IT(hqspi->hdma);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080c0:	4618      	mov	r0, r3
 80080c2:	f7fc fda7 	bl	8004c14 <HAL_DMA_Abort_IT>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 80080c6:	e01a      	b.n	80080fe <HAL_QSPI_IRQHandler+0x332>
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Error callback */
      HAL_QSPI_ErrorCallback(hqspi);
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 fa29 	bl	8008528 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 80080d6:	e012      	b.n	80080fe <HAL_QSPI_IRQHandler+0x332>
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0) && ((itsource & QSPI_IT_TO) != 0))
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	f003 0310 	and.w	r3, r3, #16
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d00d      	beq.n	80080fe <HAL_QSPI_IRQHandler+0x332>
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d008      	beq.n	80080fe <HAL_QSPI_IRQHandler+0x332>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2210      	movs	r2, #16
 80080f2:	60da      	str	r2, [r3, #12]
    
    /* Timeout callback */
    HAL_QSPI_TimeOutCallback(hqspi);
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 fa5d 	bl	80085b4 <HAL_QSPI_TimeOutCallback>
  }
}
 80080fa:	e000      	b.n	80080fe <HAL_QSPI_IRQHandler+0x332>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80080fc:	bf00      	nop
}
 80080fe:	bf00      	nop
 8008100:	3718      	adds	r7, #24
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}
 8008106:	bf00      	nop
 8008108:	08008755 	.word	0x08008755

0800810c <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b088      	sub	sp, #32
 8008110:	af02      	add	r7, sp, #8
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 800811c:	f7fb ffe6 	bl	80040ec <HAL_GetTick>
 8008120:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008128:	b2db      	uxtb	r3, r3
 800812a:	2b01      	cmp	r3, #1
 800812c:	d101      	bne.n	8008132 <HAL_QSPI_Command+0x26>
 800812e:	2302      	movs	r3, #2
 8008130:	e048      	b.n	80081c4 <HAL_QSPI_Command+0xb8>
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2201      	movs	r2, #1
 8008136:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008140:	b2db      	uxtb	r3, r3
 8008142:	2b01      	cmp	r3, #1
 8008144:	d137      	bne.n	80081b6 <HAL_QSPI_Command+0xaa>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;   
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2202      	movs	r2, #2
 8008150:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	9300      	str	r3, [sp, #0]
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	2200      	movs	r2, #0
 800815c:	2120      	movs	r1, #32
 800815e:	68f8      	ldr	r0, [r7, #12]
 8008160:	f000 fb2b 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 8008164:	4603      	mov	r3, r0
 8008166:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8008168:	7dfb      	ldrb	r3, [r7, #23]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d125      	bne.n	80081ba <HAL_QSPI_Command+0xae>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800816e:	2200      	movs	r2, #0
 8008170:	68b9      	ldr	r1, [r7, #8]
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f000 fb58 	bl	8008828 <QSPI_Config>
      
      if (cmd->DataMode == QSPI_DATA_NONE)
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800817c:	2b00      	cmp	r3, #0
 800817e:	d115      	bne.n	80081ac <HAL_QSPI_Command+0xa0>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done 
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	9300      	str	r3, [sp, #0]
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	2201      	movs	r2, #1
 8008188:	2102      	movs	r1, #2
 800818a:	68f8      	ldr	r0, [r7, #12]
 800818c:	f000 fb15 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 8008190:	4603      	mov	r3, r0
 8008192:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8008194:	7dfb      	ldrb	r3, [r7, #23]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d10f      	bne.n	80081ba <HAL_QSPI_Command+0xae>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2202      	movs	r2, #2
 80081a0:	60da      	str	r2, [r3, #12]
          
          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;   
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2201      	movs	r2, #1
 80081a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80081aa:	e006      	b.n	80081ba <HAL_QSPI_Command+0xae>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;   
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80081b4:	e001      	b.n	80081ba <HAL_QSPI_Command+0xae>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 80081b6:	2302      	movs	r3, #2
 80081b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2200      	movs	r2, #0
 80081be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80081c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3718      	adds	r7, #24
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b08a      	sub	sp, #40	; 0x28
 80081d0:	af02      	add	r7, sp, #8
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	60b9      	str	r1, [r7, #8]
 80081d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80081d8:	2300      	movs	r3, #0
 80081da:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80081dc:	f7fb ff86 	bl	80040ec <HAL_GetTick>
 80081e0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	3320      	adds	r3, #32
 80081e8:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80081f0:	b2db      	uxtb	r3, r3
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d101      	bne.n	80081fa <HAL_QSPI_Transmit+0x2e>
 80081f6:	2302      	movs	r3, #2
 80081f8:	e079      	b.n	80082ee <HAL_QSPI_Transmit+0x122>
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008208:	b2db      	uxtb	r3, r3
 800820a:	2b01      	cmp	r3, #1
 800820c:	d168      	bne.n	80082e0 <HAL_QSPI_Transmit+0x114>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2200      	movs	r2, #0
 8008212:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d059      	beq.n	80082ce <HAL_QSPI_Transmit+0x102>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2212      	movs	r2, #18
 800821e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
      
      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	691b      	ldr	r3, [r3, #16]
 8008228:	1c5a      	adds	r2, r3, #1
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	691b      	ldr	r3, [r3, #16]
 8008234:	1c5a      	adds	r2, r3, #1
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	68ba      	ldr	r2, [r7, #8]
 800823e:	61da      	str	r2, [r3, #28]
    
      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	68fa      	ldr	r2, [r7, #12]
 8008246:	6812      	ldr	r2, [r2, #0]
 8008248:	6952      	ldr	r2, [r2, #20]
 800824a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800824e:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0)
 8008250:	e019      	b.n	8008286 <HAL_QSPI_Transmit+0xba>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	9300      	str	r3, [sp, #0]
 8008256:	69bb      	ldr	r3, [r7, #24]
 8008258:	2201      	movs	r2, #1
 800825a:	2104      	movs	r1, #4
 800825c:	68f8      	ldr	r0, [r7, #12]
 800825e:	f000 faac 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 8008262:	4603      	mov	r3, r0
 8008264:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8008266:	7ffb      	ldrb	r3, [r7, #31]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d111      	bne.n	8008290 <HAL_QSPI_Transmit+0xc4>
        { 
          break;
        }

        *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	69db      	ldr	r3, [r3, #28]
 8008270:	1c59      	adds	r1, r3, #1
 8008272:	68fa      	ldr	r2, [r7, #12]
 8008274:	61d1      	str	r1, [r2, #28]
 8008276:	781a      	ldrb	r2, [r3, #0]
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	701a      	strb	r2, [r3, #0]
        hqspi->TxXferCount--;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008280:	1e5a      	subs	r2, r3, #1
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828a:	2b00      	cmp	r3, #0
 800828c:	d1e1      	bne.n	8008252 <HAL_QSPI_Transmit+0x86>
 800828e:	e000      	b.n	8008292 <HAL_QSPI_Transmit+0xc6>
          break;
 8008290:	bf00      	nop
      }
    
      if (status == HAL_OK)
 8008292:	7ffb      	ldrb	r3, [r7, #31]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d115      	bne.n	80082c4 <HAL_QSPI_Transmit+0xf8>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	9300      	str	r3, [sp, #0]
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	2201      	movs	r2, #1
 80082a0:	2102      	movs	r1, #2
 80082a2:	68f8      	ldr	r0, [r7, #12]
 80082a4:	f000 fa89 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 80082a8:	4603      	mov	r3, r0
 80082aa:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80082ac:	7ffb      	ldrb	r3, [r7, #31]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d108      	bne.n	80082c4 <HAL_QSPI_Transmit+0xf8>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	2202      	movs	r2, #2
 80082b8:	60da      	str	r2, [r3, #12]
          
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 80082ba:	68f8      	ldr	r0, [r7, #12]
 80082bc:	f000 f984 	bl	80085c8 <HAL_QSPI_Abort>
 80082c0:	4603      	mov	r3, r0
 80082c2:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }
    
      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80082cc:	e00a      	b.n	80082e4 <HAL_QSPI_Transmit+0x118>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082d2:	f043 0208 	orr.w	r2, r3, #8
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 80082da:	2301      	movs	r3, #1
 80082dc:	77fb      	strb	r3, [r7, #31]
 80082de:	e001      	b.n	80082e4 <HAL_QSPI_Transmit+0x118>
    }
  }
  else
  {
    status = HAL_BUSY;
 80082e0:	2302      	movs	r3, #2
 80082e2:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2200      	movs	r2, #0
 80082e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80082ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3720      	adds	r7, #32
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b08a      	sub	sp, #40	; 0x28
 80082fa:	af02      	add	r7, sp, #8
 80082fc:	60f8      	str	r0, [r7, #12]
 80082fe:	60b9      	str	r1, [r7, #8]
 8008300:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008302:	2300      	movs	r3, #0
 8008304:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8008306:	f7fb fef1 	bl	80040ec <HAL_GetTick>
 800830a:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	3320      	adds	r3, #32
 800831a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008322:	b2db      	uxtb	r3, r3
 8008324:	2b01      	cmp	r3, #1
 8008326:	d101      	bne.n	800832c <HAL_QSPI_Receive+0x36>
 8008328:	2302      	movs	r3, #2
 800832a:	e080      	b.n	800842e <HAL_QSPI_Receive+0x138>
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2201      	movs	r2, #1
 8008330:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800833a:	b2db      	uxtb	r3, r3
 800833c:	2b01      	cmp	r3, #1
 800833e:	d16f      	bne.n	8008420 <HAL_QSPI_Receive+0x12a>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2200      	movs	r2, #0
 8008344:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d060      	beq.n	800840e <HAL_QSPI_Receive+0x118>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2222      	movs	r2, #34	; 0x22
 8008350:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	691b      	ldr	r3, [r3, #16]
 800835a:	1c5a      	adds	r2, r3, #1
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	691b      	ldr	r3, [r3, #16]
 8008366:	1c5a      	adds	r2, r3, #1
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	68ba      	ldr	r2, [r7, #8]
 8008370:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	68fa      	ldr	r2, [r7, #12]
 8008378:	6812      	ldr	r2, [r2, #0]
 800837a:	6952      	ldr	r2, [r2, #20]
 800837c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8008380:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008384:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	697a      	ldr	r2, [r7, #20]
 800838c:	619a      	str	r2, [r3, #24]
      
      while(hqspi->RxXferCount > 0)
 800838e:	e01a      	b.n	80083c6 <HAL_QSPI_Receive+0xd0>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	9300      	str	r3, [sp, #0]
 8008394:	69bb      	ldr	r3, [r7, #24]
 8008396:	2201      	movs	r2, #1
 8008398:	2106      	movs	r1, #6
 800839a:	68f8      	ldr	r0, [r7, #12]
 800839c:	f000 fa0d 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 80083a0:	4603      	mov	r3, r0
 80083a2:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 80083a4:	7ffb      	ldrb	r3, [r7, #31]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d112      	bne.n	80083d0 <HAL_QSPI_Receive+0xda>
        { 
          break;
        }

        *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083ae:	1c59      	adds	r1, r3, #1
 80083b0:	68fa      	ldr	r2, [r7, #12]
 80083b2:	6291      	str	r1, [r2, #40]	; 0x28
 80083b4:	693a      	ldr	r2, [r7, #16]
 80083b6:	7812      	ldrb	r2, [r2, #0]
 80083b8:	b2d2      	uxtb	r2, r2
 80083ba:	701a      	strb	r2, [r3, #0]
        hqspi->RxXferCount--;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083c0:	1e5a      	subs	r2, r3, #1
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0)
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d1e0      	bne.n	8008390 <HAL_QSPI_Receive+0x9a>
 80083ce:	e000      	b.n	80083d2 <HAL_QSPI_Receive+0xdc>
          break;
 80083d0:	bf00      	nop
      }
    
      if (status == HAL_OK)
 80083d2:	7ffb      	ldrb	r3, [r7, #31]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d115      	bne.n	8008404 <HAL_QSPI_Receive+0x10e>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	9300      	str	r3, [sp, #0]
 80083dc:	69bb      	ldr	r3, [r7, #24]
 80083de:	2201      	movs	r2, #1
 80083e0:	2102      	movs	r1, #2
 80083e2:	68f8      	ldr	r0, [r7, #12]
 80083e4:	f000 f9e9 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 80083e8:	4603      	mov	r3, r0
 80083ea:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80083ec:	7ffb      	ldrb	r3, [r7, #31]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d108      	bne.n	8008404 <HAL_QSPI_Receive+0x10e>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	2202      	movs	r2, #2
 80083f8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 80083fa:	68f8      	ldr	r0, [r7, #12]
 80083fc:	f000 f8e4 	bl	80085c8 <HAL_QSPI_Abort>
 8008400:	4603      	mov	r3, r0
 8008402:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800840c:	e00a      	b.n	8008424 <HAL_QSPI_Receive+0x12e>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008412:	f043 0208 	orr.w	r2, r3, #8
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	77fb      	strb	r3, [r7, #31]
 800841e:	e001      	b.n	8008424 <HAL_QSPI_Receive+0x12e>
    }
  }
  else
  {
    status = HAL_BUSY;
 8008420:	2302      	movs	r3, #2
 8008422:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2200      	movs	r2, #0
 8008428:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 800842c:	7ffb      	ldrb	r3, [r7, #31]
}
 800842e:	4618      	mov	r0, r3
 8008430:	3720      	adds	r7, #32
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}

08008436 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8008436:	b580      	push	{r7, lr}
 8008438:	b088      	sub	sp, #32
 800843a:	af02      	add	r7, sp, #8
 800843c:	60f8      	str	r0, [r7, #12]
 800843e:	60b9      	str	r1, [r7, #8]
 8008440:	607a      	str	r2, [r7, #4]
 8008442:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8008448:	f7fb fe50 	bl	80040ec <HAL_GetTick>
 800844c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008454:	b2db      	uxtb	r3, r3
 8008456:	2b01      	cmp	r3, #1
 8008458:	d101      	bne.n	800845e <HAL_QSPI_AutoPolling+0x28>
 800845a:	2302      	movs	r3, #2
 800845c:	e060      	b.n	8008520 <HAL_QSPI_AutoPolling+0xea>
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2201      	movs	r2, #1
 8008462:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b01      	cmp	r3, #1
 8008470:	d14f      	bne.n	8008512 <HAL_QSPI_AutoPolling+0xdc>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2200      	movs	r2, #0
 8008476:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2242      	movs	r2, #66	; 0x42
 800847c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	9300      	str	r3, [sp, #0]
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	2200      	movs	r2, #0
 8008488:	2120      	movs	r1, #32
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f000 f995 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 8008490:	4603      	mov	r3, r0
 8008492:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8008494:	7dfb      	ldrb	r3, [r7, #23]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d13d      	bne.n	8008516 <HAL_QSPI_AutoPolling+0xe0>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	6812      	ldr	r2, [r2, #0]
 80084a2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	6852      	ldr	r2, [r2, #4]
 80084ac:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	6892      	ldr	r2, [r2, #8]
 80084b6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Configure QSPI: CR register with Match mode and Automatic stop enabled 
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS), 
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	68fa      	ldr	r2, [r7, #12]
 80084be:	6812      	ldr	r2, [r2, #0]
 80084c0:	6812      	ldr	r2, [r2, #0]
 80084c2:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 80084c6:	687a      	ldr	r2, [r7, #4]
 80084c8:	6912      	ldr	r2, [r2, #16]
 80084ca:	430a      	orrs	r2, r1
 80084cc:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80084d0:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));
      
      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	68da      	ldr	r2, [r3, #12]
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 80084da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80084de:	68b9      	ldr	r1, [r7, #8]
 80084e0:	68f8      	ldr	r0, [r7, #12]
 80084e2:	f000 f9a1 	bl	8008828 <QSPI_Config>
      
      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	9300      	str	r3, [sp, #0]
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	2201      	movs	r2, #1
 80084ee:	2108      	movs	r1, #8
 80084f0:	68f8      	ldr	r0, [r7, #12]
 80084f2:	f000 f962 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 80084f6:	4603      	mov	r3, r0
 80084f8:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80084fa:	7dfb      	ldrb	r3, [r7, #23]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d10a      	bne.n	8008516 <HAL_QSPI_AutoPolling+0xe0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	2208      	movs	r2, #8
 8008506:	60da      	str	r2, [r3, #12]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8008510:	e001      	b.n	8008516 <HAL_QSPI_AutoPolling+0xe0>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 8008512:	2302      	movs	r3, #2
 8008514:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2200      	movs	r2, #0
 800851a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 800851e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008520:	4618      	mov	r0, r3
 8008522:	3718      	adds	r7, #24
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 8008544:	bf00      	nop
 8008546:	370c      	adds	r7, #12
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr

08008550 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 8008558:	bf00      	nop
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr

08008564 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 800856c:	bf00      	nop
 800856e:	370c      	adds	r7, #12
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
 __weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8008578:	b480      	push	{r7}
 800857a:	b083      	sub	sp, #12
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */ 
}
 8008580:	bf00      	nop
 8008582:	370c      	adds	r7, #12
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8008594:	bf00      	nop
 8008596:	370c      	adds	r7, #12
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b083      	sub	sp, #12
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 80085a8:	bf00      	nop
 80085aa:	370c      	adds	r7, #12
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b083      	sub	sp, #12
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 80085bc:	bf00      	nop
 80085be:	370c      	adds	r7, #12
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr

080085c8 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b086      	sub	sp, #24
 80085cc:	af02      	add	r7, sp, #8
 80085ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80085d0:	2300      	movs	r3, #0
 80085d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80085d4:	f7fb fd8a 	bl	80040ec <HAL_GetTick>
 80085d8:	60b8      	str	r0, [r7, #8]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	f003 0302 	and.w	r3, r3, #2
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d04e      	beq.n	8008688 <HAL_QSPI_Abort+0xc0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f003 0304 	and.w	r3, r3, #4
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d017      	beq.n	8008630 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	687a      	ldr	r2, [r7, #4]
 8008606:	6812      	ldr	r2, [r2, #0]
 8008608:	6812      	ldr	r2, [r2, #0]
 800860a:	f022 0204 	bic.w	r2, r2, #4
 800860e:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008614:	4618      	mov	r0, r3
 8008616:	f7fc facb 	bl	8004bb0 <HAL_DMA_Abort>
 800861a:	4603      	mov	r3, r0
 800861c:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 800861e:	7bfb      	ldrb	r3, [r7, #15]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d005      	beq.n	8008630 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008628:	f043 0204 	orr.w	r2, r3, #4
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }  
  
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	687a      	ldr	r2, [r7, #4]
 8008636:	6812      	ldr	r2, [r2, #0]
 8008638:	6812      	ldr	r2, [r2, #0]
 800863a:	f042 0202 	orr.w	r2, r2, #2
 800863e:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008644:	9300      	str	r3, [sp, #0]
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	2201      	movs	r2, #1
 800864a:	2102      	movs	r1, #2
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 f8b4 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 8008652:	4603      	mov	r3, r0
 8008654:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8008656:	7bfb      	ldrb	r3, [r7, #15]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d10e      	bne.n	800867a <HAL_QSPI_Abort+0xb2>
      { 
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2202      	movs	r2, #2
 8008662:	60da      	str	r2, [r3, #12]
    
      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	2200      	movs	r2, #0
 800866e:	2120      	movs	r1, #32
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 f8a2 	bl	80087ba <QSPI_WaitFlagStateUntilTimeout>
 8008676:	4603      	mov	r3, r0
 8008678:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800867a:	7bfb      	ldrb	r3, [r7, #15]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d103      	bne.n	8008688 <HAL_QSPI_Abort+0xc0>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 8008688:	7bfb      	ldrb	r3, [r7, #15]
}
 800868a:	4618      	mov	r0, r3
 800868c:	3710      	adds	r7, #16
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}
	...

08008694 <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800869c:	2300      	movs	r3, #0
 800869e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80086a6:	b2db      	uxtb	r3, r3
 80086a8:	f003 0302 	and.w	r3, r3, #2
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d03c      	beq.n	800872a <HAL_QSPI_Abort_IT+0x96>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;   
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2208      	movs	r2, #8
 80086bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	6812      	ldr	r2, [r2, #0]
 80086c8:	6812      	ldr	r2, [r2, #0]
 80086ca:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80086ce:	601a      	str	r2, [r3, #0]
  
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f003 0304 	and.w	r3, r3, #4
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d011      	beq.n	8008702 <HAL_QSPI_Abort_IT+0x6e>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	6812      	ldr	r2, [r2, #0]
 80086e6:	6812      	ldr	r2, [r2, #0]
 80086e8:	f022 0204 	bic.w	r2, r2, #4
 80086ec:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086f2:	4a10      	ldr	r2, [pc, #64]	; (8008734 <HAL_QSPI_Abort_IT+0xa0>)
 80086f4:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_DMA_Abort_IT(hqspi->hdma);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086fa:	4618      	mov	r0, r3
 80086fc:	f7fc fa8a 	bl	8004c14 <HAL_DMA_Abort_IT>
 8008700:	e013      	b.n	800872a <HAL_QSPI_Abort_IT+0x96>
    }  
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	2202      	movs	r2, #2
 8008708:	60da      	str	r2, [r3, #12]
    
      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	687a      	ldr	r2, [r7, #4]
 8008710:	6812      	ldr	r2, [r2, #0]
 8008712:	6812      	ldr	r2, [r2, #0]
 8008714:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008718:	601a      	str	r2, [r3, #0]
    
      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	6812      	ldr	r2, [r2, #0]
 8008722:	6812      	ldr	r2, [r2, #0]
 8008724:	f042 0202 	orr.w	r2, r2, #2
 8008728:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 800872a:	7bfb      	ldrb	r3, [r7, #15]
}
 800872c:	4618      	mov	r0, r3
 800872e:	3710      	adds	r7, #16
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	08008755 	.word	0x08008755

08008738 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	683a      	ldr	r2, [r7, #0]
 8008746:	641a      	str	r2, [r3, #64]	; 0x40
}
 8008748:	bf00      	nop
 800874a:	370c      	adds	r7, #12
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr

08008754 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)   
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008760:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	631a      	str	r2, [r3, #48]	; 0x30
  hqspi->TxXferCount = 0;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2200      	movs	r2, #0
 800876c:	625a      	str	r2, [r3, #36]	; 0x24

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b08      	cmp	r3, #8
 8008778:	d114      	bne.n	80087a4 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2202      	movs	r2, #2
 8008780:	60da      	str	r2, [r3, #12]
    
    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	68fa      	ldr	r2, [r7, #12]
 8008788:	6812      	ldr	r2, [r2, #0]
 800878a:	6812      	ldr	r2, [r2, #0]
 800878c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008790:	601a      	str	r2, [r3, #0]
    
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68fa      	ldr	r2, [r7, #12]
 8008798:	6812      	ldr	r2, [r2, #0]
 800879a:	6812      	ldr	r2, [r2, #0]
 800879c:	f042 0202 	orr.w	r2, r2, #2
 80087a0:	601a      	str	r2, [r3, #0]
    hqspi->State = HAL_QSPI_STATE_READY;

    /* Error callback */
    HAL_QSPI_ErrorCallback(hqspi);
  }
}
 80087a2:	e006      	b.n	80087b2 <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    HAL_QSPI_ErrorCallback(hqspi);
 80087ac:	68f8      	ldr	r0, [r7, #12]
 80087ae:	f7ff febb 	bl	8008528 <HAL_QSPI_ErrorCallback>
}
 80087b2:	bf00      	nop
 80087b4:	3710      	adds	r7, #16
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}

080087ba <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80087ba:	b580      	push	{r7, lr}
 80087bc:	b084      	sub	sp, #16
 80087be:	af00      	add	r7, sp, #0
 80087c0:	60f8      	str	r0, [r7, #12]
 80087c2:	60b9      	str	r1, [r7, #8]
 80087c4:	603b      	str	r3, [r7, #0]
 80087c6:	4613      	mov	r3, r2
 80087c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80087ca:	e01a      	b.n	8008802 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087cc:	69bb      	ldr	r3, [r7, #24]
 80087ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087d2:	d016      	beq.n	8008802 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - Tickstart) > Timeout))
 80087d4:	69bb      	ldr	r3, [r7, #24]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d007      	beq.n	80087ea <QSPI_WaitFlagStateUntilTimeout+0x30>
 80087da:	f7fb fc87 	bl	80040ec <HAL_GetTick>
 80087de:	4602      	mov	r2, r0
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	1ad2      	subs	r2, r2, r3
 80087e4:	69bb      	ldr	r3, [r7, #24]
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d90b      	bls.n	8008802 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2204      	movs	r2, #4
 80087ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087f6:	f043 0201 	orr.w	r2, r3, #1
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	63da      	str	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	e00e      	b.n	8008820 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	689a      	ldr	r2, [r3, #8]
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	4013      	ands	r3, r2
 800880c:	2b00      	cmp	r3, #0
 800880e:	bf14      	ite	ne
 8008810:	2301      	movne	r3, #1
 8008812:	2300      	moveq	r3, #0
 8008814:	b2db      	uxtb	r3, r3
 8008816:	461a      	mov	r2, r3
 8008818:	79fb      	ldrb	r3, [r7, #7]
 800881a:	429a      	cmp	r2, r3
 800881c:	d1d6      	bne.n	80087cc <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	3710      	adds	r7, #16
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8008828:	b480      	push	{r7}
 800882a:	b085      	sub	sp, #20
 800882c:	af00      	add	r7, sp, #0
 800882e:	60f8      	str	r0, [r7, #12]
 8008830:	60b9      	str	r1, [r7, #8]
 8008832:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008838:	2b00      	cmp	r3, #0
 800883a:	d009      	beq.n	8008850 <QSPI_Config+0x28>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008842:	d005      	beq.n	8008850 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1));
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68ba      	ldr	r2, [r7, #8]
 800884a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800884c:	3a01      	subs	r2, #1
 800884e:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	699b      	ldr	r3, [r3, #24]
 8008854:	2b00      	cmp	r3, #0
 8008856:	f000 80b5 	beq.w	80089c4 <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	6a1b      	ldr	r3, [r3, #32]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d05d      	beq.n	800891e <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	68ba      	ldr	r2, [r7, #8]
 8008868:	6892      	ldr	r2, [r2, #8]
 800886a:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	69db      	ldr	r3, [r3, #28]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d030      	beq.n	80088d6 <QSPI_Config+0xae>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68ba      	ldr	r2, [r7, #8]
 800887a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800887c:	68ba      	ldr	r2, [r7, #8]
 800887e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008880:	4311      	orrs	r1, r2
 8008882:	68ba      	ldr	r2, [r7, #8]
 8008884:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008886:	4311      	orrs	r1, r2
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800888c:	4311      	orrs	r1, r2
 800888e:	68ba      	ldr	r2, [r7, #8]
 8008890:	6952      	ldr	r2, [r2, #20]
 8008892:	0492      	lsls	r2, r2, #18
 8008894:	4311      	orrs	r1, r2
 8008896:	68ba      	ldr	r2, [r7, #8]
 8008898:	6912      	ldr	r2, [r2, #16]
 800889a:	4311      	orrs	r1, r2
 800889c:	68ba      	ldr	r2, [r7, #8]
 800889e:	6a12      	ldr	r2, [r2, #32]
 80088a0:	4311      	orrs	r1, r2
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	68d2      	ldr	r2, [r2, #12]
 80088a6:	4311      	orrs	r1, r2
 80088a8:	68ba      	ldr	r2, [r7, #8]
 80088aa:	69d2      	ldr	r2, [r2, #28]
 80088ac:	4311      	orrs	r1, r2
 80088ae:	68ba      	ldr	r2, [r7, #8]
 80088b0:	6992      	ldr	r2, [r2, #24]
 80088b2:	4311      	orrs	r1, r2
 80088b4:	68ba      	ldr	r2, [r7, #8]
 80088b6:	6812      	ldr	r2, [r2, #0]
 80088b8:	4311      	orrs	r1, r2
 80088ba:	687a      	ldr	r2, [r7, #4]
 80088bc:	430a      	orrs	r2, r1
 80088be:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | 
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode | 
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode | 
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80088c6:	f000 8127 	beq.w	8008b18 <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	68ba      	ldr	r2, [r7, #8]
 80088d0:	6852      	ldr	r2, [r2, #4]
 80088d2:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 80088d4:	e120      	b.n	8008b18 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	68ba      	ldr	r2, [r7, #8]
 80088dc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80088de:	68ba      	ldr	r2, [r7, #8]
 80088e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80088e2:	4311      	orrs	r1, r2
 80088e4:	68ba      	ldr	r2, [r7, #8]
 80088e6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80088e8:	4311      	orrs	r1, r2
 80088ea:	68ba      	ldr	r2, [r7, #8]
 80088ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80088ee:	4311      	orrs	r1, r2
 80088f0:	68ba      	ldr	r2, [r7, #8]
 80088f2:	6952      	ldr	r2, [r2, #20]
 80088f4:	0492      	lsls	r2, r2, #18
 80088f6:	4311      	orrs	r1, r2
 80088f8:	68ba      	ldr	r2, [r7, #8]
 80088fa:	6912      	ldr	r2, [r2, #16]
 80088fc:	4311      	orrs	r1, r2
 80088fe:	68ba      	ldr	r2, [r7, #8]
 8008900:	6a12      	ldr	r2, [r2, #32]
 8008902:	4311      	orrs	r1, r2
 8008904:	68ba      	ldr	r2, [r7, #8]
 8008906:	69d2      	ldr	r2, [r2, #28]
 8008908:	4311      	orrs	r1, r2
 800890a:	68ba      	ldr	r2, [r7, #8]
 800890c:	6992      	ldr	r2, [r2, #24]
 800890e:	4311      	orrs	r1, r2
 8008910:	68ba      	ldr	r2, [r7, #8]
 8008912:	6812      	ldr	r2, [r2, #0]
 8008914:	4311      	orrs	r1, r2
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	430a      	orrs	r2, r1
 800891a:	615a      	str	r2, [r3, #20]
}
 800891c:	e0fc      	b.n	8008b18 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	69db      	ldr	r3, [r3, #28]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d02d      	beq.n	8008982 <QSPI_Config+0x15a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	68ba      	ldr	r2, [r7, #8]
 800892c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800892e:	68ba      	ldr	r2, [r7, #8]
 8008930:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008932:	4311      	orrs	r1, r2
 8008934:	68ba      	ldr	r2, [r7, #8]
 8008936:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008938:	4311      	orrs	r1, r2
 800893a:	68ba      	ldr	r2, [r7, #8]
 800893c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800893e:	4311      	orrs	r1, r2
 8008940:	68ba      	ldr	r2, [r7, #8]
 8008942:	6952      	ldr	r2, [r2, #20]
 8008944:	0492      	lsls	r2, r2, #18
 8008946:	4311      	orrs	r1, r2
 8008948:	68ba      	ldr	r2, [r7, #8]
 800894a:	6a12      	ldr	r2, [r2, #32]
 800894c:	4311      	orrs	r1, r2
 800894e:	68ba      	ldr	r2, [r7, #8]
 8008950:	68d2      	ldr	r2, [r2, #12]
 8008952:	4311      	orrs	r1, r2
 8008954:	68ba      	ldr	r2, [r7, #8]
 8008956:	69d2      	ldr	r2, [r2, #28]
 8008958:	4311      	orrs	r1, r2
 800895a:	68ba      	ldr	r2, [r7, #8]
 800895c:	6992      	ldr	r2, [r2, #24]
 800895e:	4311      	orrs	r1, r2
 8008960:	68ba      	ldr	r2, [r7, #8]
 8008962:	6812      	ldr	r2, [r2, #0]
 8008964:	4311      	orrs	r1, r2
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	430a      	orrs	r2, r1
 800896a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008972:	f000 80d1 	beq.w	8008b18 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	68ba      	ldr	r2, [r7, #8]
 800897c:	6852      	ldr	r2, [r2, #4]
 800897e:	619a      	str	r2, [r3, #24]
}
 8008980:	e0ca      	b.n	8008b18 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	68ba      	ldr	r2, [r7, #8]
 8008988:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800898a:	68ba      	ldr	r2, [r7, #8]
 800898c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800898e:	4311      	orrs	r1, r2
 8008990:	68ba      	ldr	r2, [r7, #8]
 8008992:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008994:	4311      	orrs	r1, r2
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800899a:	4311      	orrs	r1, r2
 800899c:	68ba      	ldr	r2, [r7, #8]
 800899e:	6952      	ldr	r2, [r2, #20]
 80089a0:	0492      	lsls	r2, r2, #18
 80089a2:	4311      	orrs	r1, r2
 80089a4:	68ba      	ldr	r2, [r7, #8]
 80089a6:	6a12      	ldr	r2, [r2, #32]
 80089a8:	4311      	orrs	r1, r2
 80089aa:	68ba      	ldr	r2, [r7, #8]
 80089ac:	69d2      	ldr	r2, [r2, #28]
 80089ae:	4311      	orrs	r1, r2
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	6992      	ldr	r2, [r2, #24]
 80089b4:	4311      	orrs	r1, r2
 80089b6:	68ba      	ldr	r2, [r7, #8]
 80089b8:	6812      	ldr	r2, [r2, #0]
 80089ba:	4311      	orrs	r1, r2
 80089bc:	687a      	ldr	r2, [r7, #4]
 80089be:	430a      	orrs	r2, r1
 80089c0:	615a      	str	r2, [r3, #20]
}
 80089c2:	e0a9      	b.n	8008b18 <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	6a1b      	ldr	r3, [r3, #32]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d056      	beq.n	8008a7a <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68ba      	ldr	r2, [r7, #8]
 80089d2:	6892      	ldr	r2, [r2, #8]
 80089d4:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	69db      	ldr	r3, [r3, #28]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d02c      	beq.n	8008a38 <QSPI_Config+0x210>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	68ba      	ldr	r2, [r7, #8]
 80089e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80089e6:	68ba      	ldr	r2, [r7, #8]
 80089e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80089ea:	4311      	orrs	r1, r2
 80089ec:	68ba      	ldr	r2, [r7, #8]
 80089ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80089f0:	4311      	orrs	r1, r2
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80089f6:	4311      	orrs	r1, r2
 80089f8:	68ba      	ldr	r2, [r7, #8]
 80089fa:	6952      	ldr	r2, [r2, #20]
 80089fc:	0492      	lsls	r2, r2, #18
 80089fe:	4311      	orrs	r1, r2
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	6912      	ldr	r2, [r2, #16]
 8008a04:	4311      	orrs	r1, r2
 8008a06:	68ba      	ldr	r2, [r7, #8]
 8008a08:	6a12      	ldr	r2, [r2, #32]
 8008a0a:	4311      	orrs	r1, r2
 8008a0c:	68ba      	ldr	r2, [r7, #8]
 8008a0e:	68d2      	ldr	r2, [r2, #12]
 8008a10:	4311      	orrs	r1, r2
 8008a12:	68ba      	ldr	r2, [r7, #8]
 8008a14:	69d2      	ldr	r2, [r2, #28]
 8008a16:	4311      	orrs	r1, r2
 8008a18:	68ba      	ldr	r2, [r7, #8]
 8008a1a:	6992      	ldr	r2, [r2, #24]
 8008a1c:	4311      	orrs	r1, r2
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	430a      	orrs	r2, r1
 8008a22:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008a2a:	d075      	beq.n	8008b18 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68ba      	ldr	r2, [r7, #8]
 8008a32:	6852      	ldr	r2, [r2, #4]
 8008a34:	619a      	str	r2, [r3, #24]
}
 8008a36:	e06f      	b.n	8008b18 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	68ba      	ldr	r2, [r7, #8]
 8008a3e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008a44:	4311      	orrs	r1, r2
 8008a46:	68ba      	ldr	r2, [r7, #8]
 8008a48:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008a4a:	4311      	orrs	r1, r2
 8008a4c:	68ba      	ldr	r2, [r7, #8]
 8008a4e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008a50:	4311      	orrs	r1, r2
 8008a52:	68ba      	ldr	r2, [r7, #8]
 8008a54:	6952      	ldr	r2, [r2, #20]
 8008a56:	0492      	lsls	r2, r2, #18
 8008a58:	4311      	orrs	r1, r2
 8008a5a:	68ba      	ldr	r2, [r7, #8]
 8008a5c:	6912      	ldr	r2, [r2, #16]
 8008a5e:	4311      	orrs	r1, r2
 8008a60:	68ba      	ldr	r2, [r7, #8]
 8008a62:	6a12      	ldr	r2, [r2, #32]
 8008a64:	4311      	orrs	r1, r2
 8008a66:	68ba      	ldr	r2, [r7, #8]
 8008a68:	69d2      	ldr	r2, [r2, #28]
 8008a6a:	4311      	orrs	r1, r2
 8008a6c:	68ba      	ldr	r2, [r7, #8]
 8008a6e:	6992      	ldr	r2, [r2, #24]
 8008a70:	4311      	orrs	r1, r2
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	430a      	orrs	r2, r1
 8008a76:	615a      	str	r2, [r3, #20]
}
 8008a78:	e04e      	b.n	8008b18 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	69db      	ldr	r3, [r3, #28]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d029      	beq.n	8008ad6 <QSPI_Config+0x2ae>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68ba      	ldr	r2, [r7, #8]
 8008a88:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008a8a:	68ba      	ldr	r2, [r7, #8]
 8008a8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008a8e:	4311      	orrs	r1, r2
 8008a90:	68ba      	ldr	r2, [r7, #8]
 8008a92:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008a94:	4311      	orrs	r1, r2
 8008a96:	68ba      	ldr	r2, [r7, #8]
 8008a98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008a9a:	4311      	orrs	r1, r2
 8008a9c:	68ba      	ldr	r2, [r7, #8]
 8008a9e:	6952      	ldr	r2, [r2, #20]
 8008aa0:	0492      	lsls	r2, r2, #18
 8008aa2:	4311      	orrs	r1, r2
 8008aa4:	68ba      	ldr	r2, [r7, #8]
 8008aa6:	6a12      	ldr	r2, [r2, #32]
 8008aa8:	4311      	orrs	r1, r2
 8008aaa:	68ba      	ldr	r2, [r7, #8]
 8008aac:	68d2      	ldr	r2, [r2, #12]
 8008aae:	4311      	orrs	r1, r2
 8008ab0:	68ba      	ldr	r2, [r7, #8]
 8008ab2:	69d2      	ldr	r2, [r2, #28]
 8008ab4:	4311      	orrs	r1, r2
 8008ab6:	68ba      	ldr	r2, [r7, #8]
 8008ab8:	6992      	ldr	r2, [r2, #24]
 8008aba:	4311      	orrs	r1, r2
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	430a      	orrs	r2, r1
 8008ac0:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008ac8:	d026      	beq.n	8008b18 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	68ba      	ldr	r2, [r7, #8]
 8008ad0:	6852      	ldr	r2, [r2, #4]
 8008ad2:	619a      	str	r2, [r3, #24]
}
 8008ad4:	e020      	b.n	8008b18 <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d01c      	beq.n	8008b18 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	68ba      	ldr	r2, [r7, #8]
 8008ae4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008aea:	4311      	orrs	r1, r2
 8008aec:	68ba      	ldr	r2, [r7, #8]
 8008aee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008af0:	4311      	orrs	r1, r2
 8008af2:	68ba      	ldr	r2, [r7, #8]
 8008af4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008af6:	4311      	orrs	r1, r2
 8008af8:	68ba      	ldr	r2, [r7, #8]
 8008afa:	6952      	ldr	r2, [r2, #20]
 8008afc:	0492      	lsls	r2, r2, #18
 8008afe:	4311      	orrs	r1, r2
 8008b00:	68ba      	ldr	r2, [r7, #8]
 8008b02:	6a12      	ldr	r2, [r2, #32]
 8008b04:	4311      	orrs	r1, r2
 8008b06:	68ba      	ldr	r2, [r7, #8]
 8008b08:	69d2      	ldr	r2, [r2, #28]
 8008b0a:	4311      	orrs	r1, r2
 8008b0c:	68ba      	ldr	r2, [r7, #8]
 8008b0e:	6992      	ldr	r2, [r2, #24]
 8008b10:	4311      	orrs	r1, r2
 8008b12:	687a      	ldr	r2, [r7, #4]
 8008b14:	430a      	orrs	r2, r1
 8008b16:	615a      	str	r2, [r3, #20]
}
 8008b18:	bf00      	nop
 8008b1a:	3714      	adds	r7, #20
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b22:	4770      	bx	lr

08008b24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b086      	sub	sp, #24
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f003 0310 	and.w	r3, r3, #16
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f000 80d0 	beq.w	8008cde <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8008b3e:	4ba1      	ldr	r3, [pc, #644]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	f003 030c 	and.w	r3, r3, #12
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d179      	bne.n	8008c3e <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008b4a:	4b9e      	ldr	r3, [pc, #632]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f003 0302 	and.w	r3, r3, #2
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d005      	beq.n	8008b62 <HAL_RCC_OscConfig+0x3e>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	699b      	ldr	r3, [r3, #24]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d101      	bne.n	8008b62 <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 8008b5e:	2301      	movs	r3, #1
 8008b60:	e33c      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a1a      	ldr	r2, [r3, #32]
 8008b66:	4b97      	ldr	r3, [pc, #604]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f003 0308 	and.w	r3, r3, #8
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d004      	beq.n	8008b7c <HAL_RCC_OscConfig+0x58>
 8008b72:	4b94      	ldr	r3, [pc, #592]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b7a:	e005      	b.n	8008b88 <HAL_RCC_OscConfig+0x64>
 8008b7c:	4b91      	ldr	r3, [pc, #580]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008b82:	091b      	lsrs	r3, r3, #4
 8008b84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b88:	429a      	cmp	r2, r3
 8008b8a:	d923      	bls.n	8008bd4 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6a1b      	ldr	r3, [r3, #32]
 8008b90:	4618      	mov	r0, r3
 8008b92:	f000 fd25 	bl	80095e0 <RCC_SetFlashLatencyFromMSIRange>
 8008b96:	4603      	mov	r3, r0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d001      	beq.n	8008ba0 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e31d      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008ba0:	4a88      	ldr	r2, [pc, #544]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008ba2:	4b88      	ldr	r3, [pc, #544]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f043 0308 	orr.w	r3, r3, #8
 8008baa:	6013      	str	r3, [r2, #0]
 8008bac:	4985      	ldr	r1, [pc, #532]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008bae:	4b85      	ldr	r3, [pc, #532]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6a1b      	ldr	r3, [r3, #32]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008bbe:	4981      	ldr	r1, [pc, #516]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008bc0:	4b80      	ldr	r3, [pc, #512]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	69db      	ldr	r3, [r3, #28]
 8008bcc:	021b      	lsls	r3, r3, #8
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	604b      	str	r3, [r1, #4]
 8008bd2:	e022      	b.n	8008c1a <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008bd4:	4a7b      	ldr	r2, [pc, #492]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008bd6:	4b7b      	ldr	r3, [pc, #492]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f043 0308 	orr.w	r3, r3, #8
 8008bde:	6013      	str	r3, [r2, #0]
 8008be0:	4978      	ldr	r1, [pc, #480]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008be2:	4b78      	ldr	r3, [pc, #480]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6a1b      	ldr	r3, [r3, #32]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008bf2:	4974      	ldr	r1, [pc, #464]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008bf4:	4b73      	ldr	r3, [pc, #460]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	69db      	ldr	r3, [r3, #28]
 8008c00:	021b      	lsls	r3, r3, #8
 8008c02:	4313      	orrs	r3, r2
 8008c04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6a1b      	ldr	r3, [r3, #32]
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f000 fce8 	bl	80095e0 <RCC_SetFlashLatencyFromMSIRange>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d001      	beq.n	8008c1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 8008c16:	2301      	movs	r3, #1
 8008c18:	e2e0      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008c1a:	f000 fbfd 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 8008c1e:	4601      	mov	r1, r0
 8008c20:	4b68      	ldr	r3, [pc, #416]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	091b      	lsrs	r3, r3, #4
 8008c26:	f003 030f 	and.w	r3, r3, #15
 8008c2a:	4a67      	ldr	r2, [pc, #412]	; (8008dc8 <HAL_RCC_OscConfig+0x2a4>)
 8008c2c:	5cd3      	ldrb	r3, [r2, r3]
 8008c2e:	fa21 f303 	lsr.w	r3, r1, r3
 8008c32:	4a66      	ldr	r2, [pc, #408]	; (8008dcc <HAL_RCC_OscConfig+0x2a8>)
 8008c34:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8008c36:	2000      	movs	r0, #0
 8008c38:	f7fb fa2e 	bl	8004098 <HAL_InitTick>
 8008c3c:	e04f      	b.n	8008cde <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	699b      	ldr	r3, [r3, #24]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d032      	beq.n	8008cac <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008c46:	4a5f      	ldr	r2, [pc, #380]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008c48:	4b5e      	ldr	r3, [pc, #376]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f043 0301 	orr.w	r3, r3, #1
 8008c50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008c52:	f7fb fa4b 	bl	80040ec <HAL_GetTick>
 8008c56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8008c58:	e008      	b.n	8008c6c <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008c5a:	f7fb fa47 	bl	80040ec <HAL_GetTick>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	1ad3      	subs	r3, r2, r3
 8008c64:	2b02      	cmp	r3, #2
 8008c66:	d901      	bls.n	8008c6c <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 8008c68:	2303      	movs	r3, #3
 8008c6a:	e2b7      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8008c6c:	4b55      	ldr	r3, [pc, #340]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f003 0302 	and.w	r3, r3, #2
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d0f0      	beq.n	8008c5a <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008c78:	4a52      	ldr	r2, [pc, #328]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008c7a:	4b52      	ldr	r3, [pc, #328]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f043 0308 	orr.w	r3, r3, #8
 8008c82:	6013      	str	r3, [r2, #0]
 8008c84:	494f      	ldr	r1, [pc, #316]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008c86:	4b4f      	ldr	r3, [pc, #316]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a1b      	ldr	r3, [r3, #32]
 8008c92:	4313      	orrs	r3, r2
 8008c94:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008c96:	494b      	ldr	r1, [pc, #300]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008c98:	4b4a      	ldr	r3, [pc, #296]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	69db      	ldr	r3, [r3, #28]
 8008ca4:	021b      	lsls	r3, r3, #8
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	604b      	str	r3, [r1, #4]
 8008caa:	e018      	b.n	8008cde <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008cac:	4a45      	ldr	r2, [pc, #276]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008cae:	4b45      	ldr	r3, [pc, #276]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f023 0301 	bic.w	r3, r3, #1
 8008cb6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008cb8:	f7fb fa18 	bl	80040ec <HAL_GetTick>
 8008cbc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8008cbe:	e008      	b.n	8008cd2 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008cc0:	f7fb fa14 	bl	80040ec <HAL_GetTick>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	1ad3      	subs	r3, r2, r3
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	d901      	bls.n	8008cd2 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8008cce:	2303      	movs	r3, #3
 8008cd0:	e284      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8008cd2:	4b3c      	ldr	r3, [pc, #240]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f003 0302 	and.w	r3, r3, #2
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d1f0      	bne.n	8008cc0 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f003 0301 	and.w	r3, r3, #1
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d07a      	beq.n	8008de0 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8008cea:	4b36      	ldr	r3, [pc, #216]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008cec:	689b      	ldr	r3, [r3, #8]
 8008cee:	f003 030c 	and.w	r3, r3, #12
 8008cf2:	2b08      	cmp	r3, #8
 8008cf4:	d00b      	beq.n	8008d0e <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008cf6:	4b33      	ldr	r3, [pc, #204]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8008cfe:	2b0c      	cmp	r3, #12
 8008d00:	d111      	bne.n	8008d26 <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008d02:	4b30      	ldr	r3, [pc, #192]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	f003 0303 	and.w	r3, r3, #3
 8008d0a:	2b03      	cmp	r3, #3
 8008d0c:	d10b      	bne.n	8008d26 <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d0e:	4b2d      	ldr	r3, [pc, #180]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d061      	beq.n	8008dde <HAL_RCC_OscConfig+0x2ba>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d15d      	bne.n	8008dde <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8008d22:	2301      	movs	r3, #1
 8008d24:	e25a      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d2e:	d106      	bne.n	8008d3e <HAL_RCC_OscConfig+0x21a>
 8008d30:	4a24      	ldr	r2, [pc, #144]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d32:	4b24      	ldr	r3, [pc, #144]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d3a:	6013      	str	r3, [r2, #0]
 8008d3c:	e01d      	b.n	8008d7a <HAL_RCC_OscConfig+0x256>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008d46:	d10c      	bne.n	8008d62 <HAL_RCC_OscConfig+0x23e>
 8008d48:	4a1e      	ldr	r2, [pc, #120]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d4a:	4b1e      	ldr	r3, [pc, #120]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008d52:	6013      	str	r3, [r2, #0]
 8008d54:	4a1b      	ldr	r2, [pc, #108]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d56:	4b1b      	ldr	r3, [pc, #108]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d5e:	6013      	str	r3, [r2, #0]
 8008d60:	e00b      	b.n	8008d7a <HAL_RCC_OscConfig+0x256>
 8008d62:	4a18      	ldr	r2, [pc, #96]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d64:	4b17      	ldr	r3, [pc, #92]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d6c:	6013      	str	r3, [r2, #0]
 8008d6e:	4a15      	ldr	r2, [pc, #84]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d70:	4b14      	ldr	r3, [pc, #80]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008d78:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d013      	beq.n	8008daa <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d82:	f7fb f9b3 	bl	80040ec <HAL_GetTick>
 8008d86:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8008d88:	e008      	b.n	8008d9c <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d8a:	f7fb f9af 	bl	80040ec <HAL_GetTick>
 8008d8e:	4602      	mov	r2, r0
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	1ad3      	subs	r3, r2, r3
 8008d94:	2b64      	cmp	r3, #100	; 0x64
 8008d96:	d901      	bls.n	8008d9c <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8008d98:	2303      	movs	r3, #3
 8008d9a:	e21f      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8008d9c:	4b09      	ldr	r3, [pc, #36]	; (8008dc4 <HAL_RCC_OscConfig+0x2a0>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d0f0      	beq.n	8008d8a <HAL_RCC_OscConfig+0x266>
 8008da8:	e01a      	b.n	8008de0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008daa:	f7fb f99f 	bl	80040ec <HAL_GetTick>
 8008dae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8008db0:	e00e      	b.n	8008dd0 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008db2:	f7fb f99b 	bl	80040ec <HAL_GetTick>
 8008db6:	4602      	mov	r2, r0
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	1ad3      	subs	r3, r2, r3
 8008dbc:	2b64      	cmp	r3, #100	; 0x64
 8008dbe:	d907      	bls.n	8008dd0 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8008dc0:	2303      	movs	r3, #3
 8008dc2:	e20b      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
 8008dc4:	40021000 	.word	0x40021000
 8008dc8:	0800f8e0 	.word	0x0800f8e0
 8008dcc:	2000003c 	.word	0x2000003c
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8008dd0:	4ba9      	ldr	r3, [pc, #676]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d1ea      	bne.n	8008db2 <HAL_RCC_OscConfig+0x28e>
 8008ddc:	e000      	b.n	8008de0 <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008dde:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f003 0302 	and.w	r3, r3, #2
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d069      	beq.n	8008ec0 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8008dec:	4ba2      	ldr	r3, [pc, #648]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	f003 030c 	and.w	r3, r3, #12
 8008df4:	2b04      	cmp	r3, #4
 8008df6:	d00b      	beq.n	8008e10 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8008df8:	4b9f      	ldr	r3, [pc, #636]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008dfa:	689b      	ldr	r3, [r3, #8]
 8008dfc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8008e00:	2b0c      	cmp	r3, #12
 8008e02:	d11c      	bne.n	8008e3e <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8008e04:	4b9c      	ldr	r3, [pc, #624]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e06:	68db      	ldr	r3, [r3, #12]
 8008e08:	f003 0303 	and.w	r3, r3, #3
 8008e0c:	2b02      	cmp	r3, #2
 8008e0e:	d116      	bne.n	8008e3e <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008e10:	4b99      	ldr	r3, [pc, #612]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d005      	beq.n	8008e28 <HAL_RCC_OscConfig+0x304>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	68db      	ldr	r3, [r3, #12]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d101      	bne.n	8008e28 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8008e24:	2301      	movs	r3, #1
 8008e26:	e1d9      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e28:	4993      	ldr	r1, [pc, #588]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e2a:	4b93      	ldr	r3, [pc, #588]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	691b      	ldr	r3, [r3, #16]
 8008e36:	061b      	lsls	r3, r3, #24
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008e3c:	e040      	b.n	8008ec0 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	68db      	ldr	r3, [r3, #12]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d023      	beq.n	8008e8e <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008e46:	4a8c      	ldr	r2, [pc, #560]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e48:	4b8b      	ldr	r3, [pc, #556]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e52:	f7fb f94b 	bl	80040ec <HAL_GetTick>
 8008e56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8008e58:	e008      	b.n	8008e6c <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e5a:	f7fb f947 	bl	80040ec <HAL_GetTick>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	1ad3      	subs	r3, r2, r3
 8008e64:	2b02      	cmp	r3, #2
 8008e66:	d901      	bls.n	8008e6c <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 8008e68:	2303      	movs	r3, #3
 8008e6a:	e1b7      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8008e6c:	4b82      	ldr	r3, [pc, #520]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d0f0      	beq.n	8008e5a <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e78:	497f      	ldr	r1, [pc, #508]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e7a:	4b7f      	ldr	r3, [pc, #508]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e7c:	685b      	ldr	r3, [r3, #4]
 8008e7e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	691b      	ldr	r3, [r3, #16]
 8008e86:	061b      	lsls	r3, r3, #24
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	604b      	str	r3, [r1, #4]
 8008e8c:	e018      	b.n	8008ec0 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008e8e:	4a7a      	ldr	r2, [pc, #488]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e90:	4b79      	ldr	r3, [pc, #484]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e9a:	f7fb f927 	bl	80040ec <HAL_GetTick>
 8008e9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8008ea0:	e008      	b.n	8008eb4 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ea2:	f7fb f923 	bl	80040ec <HAL_GetTick>
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	1ad3      	subs	r3, r2, r3
 8008eac:	2b02      	cmp	r3, #2
 8008eae:	d901      	bls.n	8008eb4 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8008eb0:	2303      	movs	r3, #3
 8008eb2:	e193      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8008eb4:	4b70      	ldr	r3, [pc, #448]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d1f0      	bne.n	8008ea2 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f003 0308 	and.w	r3, r3, #8
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d03c      	beq.n	8008f46 <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	695b      	ldr	r3, [r3, #20]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d01c      	beq.n	8008f0e <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008ed4:	4a68      	ldr	r2, [pc, #416]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008ed6:	4b68      	ldr	r3, [pc, #416]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008ed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008edc:	f043 0301 	orr.w	r3, r3, #1
 8008ee0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ee4:	f7fb f902 	bl	80040ec <HAL_GetTick>
 8008ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8008eea:	e008      	b.n	8008efe <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008eec:	f7fb f8fe 	bl	80040ec <HAL_GetTick>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	1ad3      	subs	r3, r2, r3
 8008ef6:	2b02      	cmp	r3, #2
 8008ef8:	d901      	bls.n	8008efe <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8008efa:	2303      	movs	r3, #3
 8008efc:	e16e      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8008efe:	4b5e      	ldr	r3, [pc, #376]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008f00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f04:	f003 0302 	and.w	r3, r3, #2
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d0ef      	beq.n	8008eec <HAL_RCC_OscConfig+0x3c8>
 8008f0c:	e01b      	b.n	8008f46 <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008f0e:	4a5a      	ldr	r2, [pc, #360]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008f10:	4b59      	ldr	r3, [pc, #356]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008f12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f16:	f023 0301 	bic.w	r3, r3, #1
 8008f1a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f1e:	f7fb f8e5 	bl	80040ec <HAL_GetTick>
 8008f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8008f24:	e008      	b.n	8008f38 <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f26:	f7fb f8e1 	bl	80040ec <HAL_GetTick>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	1ad3      	subs	r3, r2, r3
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	d901      	bls.n	8008f38 <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 8008f34:	2303      	movs	r3, #3
 8008f36:	e151      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8008f38:	4b4f      	ldr	r3, [pc, #316]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f3e:	f003 0302 	and.w	r3, r3, #2
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1ef      	bne.n	8008f26 <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f003 0304 	and.w	r3, r3, #4
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	f000 80a6 	beq.w	80090a0 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f54:	2300      	movs	r3, #0
 8008f56:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008f58:	4b47      	ldr	r3, [pc, #284]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008f5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d10d      	bne.n	8008f80 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f64:	4a44      	ldr	r2, [pc, #272]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008f66:	4b44      	ldr	r3, [pc, #272]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f6e:	6593      	str	r3, [r2, #88]	; 0x58
 8008f70:	4b41      	ldr	r3, [pc, #260]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f78:	60fb      	str	r3, [r7, #12]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008f80:	4b3e      	ldr	r3, [pc, #248]	; (800907c <HAL_RCC_OscConfig+0x558>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d118      	bne.n	8008fbe <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008f8c:	4a3b      	ldr	r2, [pc, #236]	; (800907c <HAL_RCC_OscConfig+0x558>)
 8008f8e:	4b3b      	ldr	r3, [pc, #236]	; (800907c <HAL_RCC_OscConfig+0x558>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008f98:	f7fb f8a8 	bl	80040ec <HAL_GetTick>
 8008f9c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008f9e:	e008      	b.n	8008fb2 <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008fa0:	f7fb f8a4 	bl	80040ec <HAL_GetTick>
 8008fa4:	4602      	mov	r2, r0
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	1ad3      	subs	r3, r2, r3
 8008faa:	2b02      	cmp	r3, #2
 8008fac:	d901      	bls.n	8008fb2 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8008fae:	2303      	movs	r3, #3
 8008fb0:	e114      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008fb2:	4b32      	ldr	r3, [pc, #200]	; (800907c <HAL_RCC_OscConfig+0x558>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d0f0      	beq.n	8008fa0 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d108      	bne.n	8008fd8 <HAL_RCC_OscConfig+0x4b4>
 8008fc6:	4a2c      	ldr	r2, [pc, #176]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008fc8:	4b2b      	ldr	r3, [pc, #172]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fce:	f043 0301 	orr.w	r3, r3, #1
 8008fd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008fd6:	e024      	b.n	8009022 <HAL_RCC_OscConfig+0x4fe>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	689b      	ldr	r3, [r3, #8]
 8008fdc:	2b05      	cmp	r3, #5
 8008fde:	d110      	bne.n	8009002 <HAL_RCC_OscConfig+0x4de>
 8008fe0:	4a25      	ldr	r2, [pc, #148]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008fe2:	4b25      	ldr	r3, [pc, #148]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fe8:	f043 0304 	orr.w	r3, r3, #4
 8008fec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008ff0:	4a21      	ldr	r2, [pc, #132]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008ff2:	4b21      	ldr	r3, [pc, #132]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8008ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ff8:	f043 0301 	orr.w	r3, r3, #1
 8008ffc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009000:	e00f      	b.n	8009022 <HAL_RCC_OscConfig+0x4fe>
 8009002:	4a1d      	ldr	r2, [pc, #116]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8009004:	4b1c      	ldr	r3, [pc, #112]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8009006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800900a:	f023 0301 	bic.w	r3, r3, #1
 800900e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009012:	4a19      	ldr	r2, [pc, #100]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8009014:	4b18      	ldr	r3, [pc, #96]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 8009016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800901a:	f023 0304 	bic.w	r3, r3, #4
 800901e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	689b      	ldr	r3, [r3, #8]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d016      	beq.n	8009058 <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800902a:	f7fb f85f 	bl	80040ec <HAL_GetTick>
 800902e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8009030:	e00a      	b.n	8009048 <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009032:	f7fb f85b 	bl	80040ec <HAL_GetTick>
 8009036:	4602      	mov	r2, r0
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	1ad3      	subs	r3, r2, r3
 800903c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009040:	4293      	cmp	r3, r2
 8009042:	d901      	bls.n	8009048 <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 8009044:	2303      	movs	r3, #3
 8009046:	e0c9      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8009048:	4b0b      	ldr	r3, [pc, #44]	; (8009078 <HAL_RCC_OscConfig+0x554>)
 800904a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800904e:	f003 0302 	and.w	r3, r3, #2
 8009052:	2b00      	cmp	r3, #0
 8009054:	d0ed      	beq.n	8009032 <HAL_RCC_OscConfig+0x50e>
 8009056:	e01a      	b.n	800908e <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009058:	f7fb f848 	bl	80040ec <HAL_GetTick>
 800905c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 800905e:	e00f      	b.n	8009080 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009060:	f7fb f844 	bl	80040ec <HAL_GetTick>
 8009064:	4602      	mov	r2, r0
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	1ad3      	subs	r3, r2, r3
 800906a:	f241 3288 	movw	r2, #5000	; 0x1388
 800906e:	4293      	cmp	r3, r2
 8009070:	d906      	bls.n	8009080 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8009072:	2303      	movs	r3, #3
 8009074:	e0b2      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
 8009076:	bf00      	nop
 8009078:	40021000 	.word	0x40021000
 800907c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8009080:	4b58      	ldr	r3, [pc, #352]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009086:	f003 0302 	and.w	r3, r3, #2
 800908a:	2b00      	cmp	r3, #0
 800908c:	d1e8      	bne.n	8009060 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800908e:	7dfb      	ldrb	r3, [r7, #23]
 8009090:	2b01      	cmp	r3, #1
 8009092:	d105      	bne.n	80090a0 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009094:	4a53      	ldr	r2, [pc, #332]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009096:	4b53      	ldr	r3, [pc, #332]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800909a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800909e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	f000 8098 	beq.w	80091da <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80090aa:	4b4e      	ldr	r3, [pc, #312]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	f003 030c 	and.w	r3, r3, #12
 80090b2:	2b0c      	cmp	r3, #12
 80090b4:	f000 808f 	beq.w	80091d6 <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090bc:	2b02      	cmp	r3, #2
 80090be:	d156      	bne.n	800916e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80090c0:	4a48      	ldr	r2, [pc, #288]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 80090c2:	4b48      	ldr	r3, [pc, #288]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80090ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090cc:	f7fb f80e 	bl	80040ec <HAL_GetTick>
 80090d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80090d2:	e008      	b.n	80090e6 <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090d4:	f7fb f80a 	bl	80040ec <HAL_GetTick>
 80090d8:	4602      	mov	r2, r0
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	1ad3      	subs	r3, r2, r3
 80090de:	2b02      	cmp	r3, #2
 80090e0:	d901      	bls.n	80090e6 <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 80090e2:	2303      	movs	r3, #3
 80090e4:	e07a      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80090e6:	4b3f      	ldr	r3, [pc, #252]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d1f0      	bne.n	80090d4 <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80090f2:	493c      	ldr	r1, [pc, #240]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090f8:	3b01      	subs	r3, #1
 80090fa:	011a      	lsls	r2, r3, #4
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009100:	021b      	lsls	r3, r3, #8
 8009102:	431a      	orrs	r2, r3
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009108:	091b      	lsrs	r3, r3, #4
 800910a:	045b      	lsls	r3, r3, #17
 800910c:	431a      	orrs	r2, r3
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009112:	431a      	orrs	r2, r3
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009118:	085b      	lsrs	r3, r3, #1
 800911a:	3b01      	subs	r3, #1
 800911c:	055b      	lsls	r3, r3, #21
 800911e:	431a      	orrs	r2, r3
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009124:	085b      	lsrs	r3, r3, #1
 8009126:	3b01      	subs	r3, #1
 8009128:	065b      	lsls	r3, r3, #25
 800912a:	4313      	orrs	r3, r2
 800912c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800912e:	4a2d      	ldr	r2, [pc, #180]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009130:	4b2c      	ldr	r3, [pc, #176]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009138:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800913a:	4a2a      	ldr	r2, [pc, #168]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 800913c:	4b29      	ldr	r3, [pc, #164]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 800913e:	68db      	ldr	r3, [r3, #12]
 8009140:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009144:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009146:	f7fa ffd1 	bl	80040ec <HAL_GetTick>
 800914a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 800914c:	e008      	b.n	8009160 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800914e:	f7fa ffcd 	bl	80040ec <HAL_GetTick>
 8009152:	4602      	mov	r2, r0
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	1ad3      	subs	r3, r2, r3
 8009158:	2b02      	cmp	r3, #2
 800915a:	d901      	bls.n	8009160 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800915c:	2303      	movs	r3, #3
 800915e:	e03d      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8009160:	4b20      	ldr	r3, [pc, #128]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009168:	2b00      	cmp	r3, #0
 800916a:	d0f0      	beq.n	800914e <HAL_RCC_OscConfig+0x62a>
 800916c:	e035      	b.n	80091da <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800916e:	4a1d      	ldr	r2, [pc, #116]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009170:	4b1c      	ldr	r3, [pc, #112]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009178:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 800917a:	4b1a      	ldr	r3, [pc, #104]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009182:	2b00      	cmp	r3, #0
 8009184:	d10b      	bne.n	800919e <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8009186:	4b17      	ldr	r3, [pc, #92]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           &&
 800918e:	2b00      	cmp	r3, #0
 8009190:	d105      	bne.n	800919e <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009192:	4a14      	ldr	r2, [pc, #80]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009194:	4b13      	ldr	r3, [pc, #76]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	f023 0303 	bic.w	r3, r3, #3
 800919c:	60d3      	str	r3, [r2, #12]
        }

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800919e:	4a11      	ldr	r2, [pc, #68]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 80091a0:	4b10      	ldr	r3, [pc, #64]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 80091a2:	68db      	ldr	r3, [r3, #12]
 80091a4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80091a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80091ac:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091ae:	f7fa ff9d 	bl	80040ec <HAL_GetTick>
 80091b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80091b4:	e008      	b.n	80091c8 <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80091b6:	f7fa ff99 	bl	80040ec <HAL_GetTick>
 80091ba:	4602      	mov	r2, r0
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	1ad3      	subs	r3, r2, r3
 80091c0:	2b02      	cmp	r3, #2
 80091c2:	d901      	bls.n	80091c8 <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 80091c4:	2303      	movs	r3, #3
 80091c6:	e009      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80091c8:	4b06      	ldr	r3, [pc, #24]	; (80091e4 <HAL_RCC_OscConfig+0x6c0>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d1f0      	bne.n	80091b6 <HAL_RCC_OscConfig+0x692>
 80091d4:	e001      	b.n	80091da <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80091d6:	2301      	movs	r3, #1
 80091d8:	e000      	b.n	80091dc <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3718      	adds	r7, #24
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}
 80091e4:	40021000 	.word	0x40021000

080091e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b084      	sub	sp, #16
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80091f2:	2300      	movs	r3, #0
 80091f4:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 80091f6:	4b84      	ldr	r3, [pc, #528]	; (8009408 <HAL_RCC_ClockConfig+0x220>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 0207 	and.w	r2, r3, #7
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	429a      	cmp	r2, r3
 8009202:	d210      	bcs.n	8009226 <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009204:	4980      	ldr	r1, [pc, #512]	; (8009408 <HAL_RCC_ClockConfig+0x220>)
 8009206:	4b80      	ldr	r3, [pc, #512]	; (8009408 <HAL_RCC_ClockConfig+0x220>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f023 0207 	bic.w	r2, r3, #7
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	4313      	orrs	r3, r2
 8009212:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8009214:	4b7c      	ldr	r3, [pc, #496]	; (8009408 <HAL_RCC_ClockConfig+0x220>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f003 0207 	and.w	r2, r3, #7
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	429a      	cmp	r2, r3
 8009220:	d001      	beq.n	8009226 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8009222:	2301      	movs	r3, #1
 8009224:	e0ec      	b.n	8009400 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f003 0301 	and.w	r3, r3, #1
 800922e:	2b00      	cmp	r3, #0
 8009230:	f000 808e 	beq.w	8009350 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	2b03      	cmp	r3, #3
 800923a:	d107      	bne.n	800924c <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 800923c:	4b73      	ldr	r3, [pc, #460]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009244:	2b00      	cmp	r3, #0
 8009246:	d121      	bne.n	800928c <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 8009248:	2301      	movs	r3, #1
 800924a:	e0d9      	b.n	8009400 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	2b02      	cmp	r3, #2
 8009252:	d107      	bne.n	8009264 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8009254:	4b6d      	ldr	r3, [pc, #436]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800925c:	2b00      	cmp	r3, #0
 800925e:	d115      	bne.n	800928c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8009260:	2301      	movs	r3, #1
 8009262:	e0cd      	b.n	8009400 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d107      	bne.n	800927c <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 800926c:	4b67      	ldr	r3, [pc, #412]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f003 0302 	and.w	r3, r3, #2
 8009274:	2b00      	cmp	r3, #0
 8009276:	d109      	bne.n	800928c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8009278:	2301      	movs	r3, #1
 800927a:	e0c1      	b.n	8009400 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800927c:	4b63      	ldr	r3, [pc, #396]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009284:	2b00      	cmp	r3, #0
 8009286:	d101      	bne.n	800928c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8009288:	2301      	movs	r3, #1
 800928a:	e0b9      	b.n	8009400 <HAL_RCC_ClockConfig+0x218>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800928c:	495f      	ldr	r1, [pc, #380]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 800928e:	4b5f      	ldr	r3, [pc, #380]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	f023 0203 	bic.w	r2, r3, #3
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	4313      	orrs	r3, r2
 800929c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800929e:	f7fa ff25 	bl	80040ec <HAL_GetTick>
 80092a2:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	2b03      	cmp	r3, #3
 80092aa:	d112      	bne.n	80092d2 <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80092ac:	e00a      	b.n	80092c4 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092ae:	f7fa ff1d 	bl	80040ec <HAL_GetTick>
 80092b2:	4602      	mov	r2, r0
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	1ad3      	subs	r3, r2, r3
 80092b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80092bc:	4293      	cmp	r3, r2
 80092be:	d901      	bls.n	80092c4 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 80092c0:	2303      	movs	r3, #3
 80092c2:	e09d      	b.n	8009400 <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80092c4:	4b51      	ldr	r3, [pc, #324]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	f003 030c 	and.w	r3, r3, #12
 80092cc:	2b0c      	cmp	r3, #12
 80092ce:	d1ee      	bne.n	80092ae <HAL_RCC_ClockConfig+0xc6>
 80092d0:	e03e      	b.n	8009350 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	685b      	ldr	r3, [r3, #4]
 80092d6:	2b02      	cmp	r3, #2
 80092d8:	d112      	bne.n	8009300 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80092da:	e00a      	b.n	80092f2 <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092dc:	f7fa ff06 	bl	80040ec <HAL_GetTick>
 80092e0:	4602      	mov	r2, r0
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	1ad3      	subs	r3, r2, r3
 80092e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d901      	bls.n	80092f2 <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80092ee:	2303      	movs	r3, #3
 80092f0:	e086      	b.n	8009400 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80092f2:	4b46      	ldr	r3, [pc, #280]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	f003 030c 	and.w	r3, r3, #12
 80092fa:	2b08      	cmp	r3, #8
 80092fc:	d1ee      	bne.n	80092dc <HAL_RCC_ClockConfig+0xf4>
 80092fe:	e027      	b.n	8009350 <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d11d      	bne.n	8009344 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8009308:	e00a      	b.n	8009320 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800930a:	f7fa feef 	bl	80040ec <HAL_GetTick>
 800930e:	4602      	mov	r2, r0
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	f241 3288 	movw	r2, #5000	; 0x1388
 8009318:	4293      	cmp	r3, r2
 800931a:	d901      	bls.n	8009320 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 800931c:	2303      	movs	r3, #3
 800931e:	e06f      	b.n	8009400 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8009320:	4b3a      	ldr	r3, [pc, #232]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 8009322:	689b      	ldr	r3, [r3, #8]
 8009324:	f003 030c 	and.w	r3, r3, #12
 8009328:	2b00      	cmp	r3, #0
 800932a:	d1ee      	bne.n	800930a <HAL_RCC_ClockConfig+0x122>
 800932c:	e010      	b.n	8009350 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800932e:	f7fa fedd 	bl	80040ec <HAL_GetTick>
 8009332:	4602      	mov	r2, r0
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	1ad3      	subs	r3, r2, r3
 8009338:	f241 3288 	movw	r2, #5000	; 0x1388
 800933c:	4293      	cmp	r3, r2
 800933e:	d901      	bls.n	8009344 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8009340:	2303      	movs	r3, #3
 8009342:	e05d      	b.n	8009400 <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8009344:	4b31      	ldr	r3, [pc, #196]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	f003 030c 	and.w	r3, r3, #12
 800934c:	2b04      	cmp	r3, #4
 800934e:	d1ee      	bne.n	800932e <HAL_RCC_ClockConfig+0x146>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f003 0302 	and.w	r3, r3, #2
 8009358:	2b00      	cmp	r3, #0
 800935a:	d008      	beq.n	800936e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800935c:	492b      	ldr	r1, [pc, #172]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 800935e:	4b2b      	ldr	r3, [pc, #172]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	689b      	ldr	r3, [r3, #8]
 800936a:	4313      	orrs	r3, r2
 800936c:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 800936e:	4b26      	ldr	r3, [pc, #152]	; (8009408 <HAL_RCC_ClockConfig+0x220>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f003 0207 	and.w	r2, r3, #7
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	429a      	cmp	r2, r3
 800937a:	d910      	bls.n	800939e <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800937c:	4922      	ldr	r1, [pc, #136]	; (8009408 <HAL_RCC_ClockConfig+0x220>)
 800937e:	4b22      	ldr	r3, [pc, #136]	; (8009408 <HAL_RCC_ClockConfig+0x220>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f023 0207 	bic.w	r2, r3, #7
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	4313      	orrs	r3, r2
 800938a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 800938c:	4b1e      	ldr	r3, [pc, #120]	; (8009408 <HAL_RCC_ClockConfig+0x220>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f003 0207 	and.w	r2, r3, #7
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	429a      	cmp	r2, r3
 8009398:	d001      	beq.n	800939e <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	e030      	b.n	8009400 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f003 0304 	and.w	r3, r3, #4
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d008      	beq.n	80093bc <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80093aa:	4918      	ldr	r1, [pc, #96]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 80093ac:	4b17      	ldr	r3, [pc, #92]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 80093ae:	689b      	ldr	r3, [r3, #8]
 80093b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	68db      	ldr	r3, [r3, #12]
 80093b8:	4313      	orrs	r3, r2
 80093ba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f003 0308 	and.w	r3, r3, #8
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d009      	beq.n	80093dc <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80093c8:	4910      	ldr	r1, [pc, #64]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 80093ca:	4b10      	ldr	r3, [pc, #64]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 80093cc:	689b      	ldr	r3, [r3, #8]
 80093ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	691b      	ldr	r3, [r3, #16]
 80093d6:	00db      	lsls	r3, r3, #3
 80093d8:	4313      	orrs	r3, r2
 80093da:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80093dc:	f000 f81c 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 80093e0:	4601      	mov	r1, r0
 80093e2:	4b0a      	ldr	r3, [pc, #40]	; (800940c <HAL_RCC_ClockConfig+0x224>)
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	091b      	lsrs	r3, r3, #4
 80093e8:	f003 030f 	and.w	r3, r3, #15
 80093ec:	4a08      	ldr	r2, [pc, #32]	; (8009410 <HAL_RCC_ClockConfig+0x228>)
 80093ee:	5cd3      	ldrb	r3, [r2, r3]
 80093f0:	fa21 f303 	lsr.w	r3, r1, r3
 80093f4:	4a07      	ldr	r2, [pc, #28]	; (8009414 <HAL_RCC_ClockConfig+0x22c>)
 80093f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80093f8:	2000      	movs	r0, #0
 80093fa:	f7fa fe4d 	bl	8004098 <HAL_InitTick>

  return HAL_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	3710      	adds	r7, #16
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}
 8009408:	40022000 	.word	0x40022000
 800940c:	40021000 	.word	0x40021000
 8009410:	0800f8e0 	.word	0x0800f8e0
 8009414:	2000003c 	.word	0x2000003c

08009418 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009418:	b480      	push	{r7}
 800941a:	b087      	sub	sp, #28
 800941c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 800941e:	2300      	movs	r3, #0
 8009420:	617b      	str	r3, [r7, #20]
 8009422:	2300      	movs	r3, #0
 8009424:	613b      	str	r3, [r7, #16]
 8009426:	2300      	movs	r3, #0
 8009428:	60bb      	str	r3, [r7, #8]
 800942a:	2302      	movs	r3, #2
 800942c:	607b      	str	r3, [r7, #4]
 800942e:	2302      	movs	r3, #2
 8009430:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009432:	2300      	movs	r3, #0
 8009434:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8009436:	4b4c      	ldr	r3, [pc, #304]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 8009438:	689b      	ldr	r3, [r3, #8]
 800943a:	f003 030c 	and.w	r3, r3, #12
 800943e:	2b00      	cmp	r3, #0
 8009440:	d00b      	beq.n	800945a <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8009442:	4b49      	ldr	r3, [pc, #292]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800944a:	2b0c      	cmp	r3, #12
 800944c:	d127      	bne.n	800949e <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800944e:	4b46      	ldr	r3, [pc, #280]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	f003 0303 	and.w	r3, r3, #3
 8009456:	2b01      	cmp	r3, #1
 8009458:	d121      	bne.n	800949e <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 800945a:	4b43      	ldr	r3, [pc, #268]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 0308 	and.w	r3, r3, #8
 8009462:	2b00      	cmp	r3, #0
 8009464:	d107      	bne.n	8009476 <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009466:	4b40      	ldr	r3, [pc, #256]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 8009468:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800946c:	0a1b      	lsrs	r3, r3, #8
 800946e:	f003 030f 	and.w	r3, r3, #15
 8009472:	617b      	str	r3, [r7, #20]
 8009474:	e005      	b.n	8009482 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009476:	4b3c      	ldr	r3, [pc, #240]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	091b      	lsrs	r3, r3, #4
 800947c:	f003 030f 	and.w	r3, r3, #15
 8009480:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009482:	4a3a      	ldr	r2, [pc, #232]	; (800956c <HAL_RCC_GetSysClockFreq+0x154>)
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800948a:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 800948c:	4b36      	ldr	r3, [pc, #216]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	f003 030c 	and.w	r3, r3, #12
 8009494:	2b00      	cmp	r3, #0
 8009496:	d113      	bne.n	80094c0 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 800949c:	e010      	b.n	80094c0 <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800949e:	4b32      	ldr	r3, [pc, #200]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 80094a0:	689b      	ldr	r3, [r3, #8]
 80094a2:	f003 030c 	and.w	r3, r3, #12
 80094a6:	2b04      	cmp	r3, #4
 80094a8:	d102      	bne.n	80094b0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80094aa:	4b31      	ldr	r3, [pc, #196]	; (8009570 <HAL_RCC_GetSysClockFreq+0x158>)
 80094ac:	60fb      	str	r3, [r7, #12]
 80094ae:	e007      	b.n	80094c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80094b0:	4b2d      	ldr	r3, [pc, #180]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 80094b2:	689b      	ldr	r3, [r3, #8]
 80094b4:	f003 030c 	and.w	r3, r3, #12
 80094b8:	2b08      	cmp	r3, #8
 80094ba:	d101      	bne.n	80094c0 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80094bc:	4b2d      	ldr	r3, [pc, #180]	; (8009574 <HAL_RCC_GetSysClockFreq+0x15c>)
 80094be:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80094c0:	4b29      	ldr	r3, [pc, #164]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	f003 030c 	and.w	r3, r3, #12
 80094c8:	2b0c      	cmp	r3, #12
 80094ca:	d145      	bne.n	8009558 <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80094cc:	4b26      	ldr	r3, [pc, #152]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 80094ce:	68db      	ldr	r3, [r3, #12]
 80094d0:	f003 0303 	and.w	r3, r3, #3
 80094d4:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80094d6:	4b24      	ldr	r3, [pc, #144]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 80094d8:	68db      	ldr	r3, [r3, #12]
 80094da:	091b      	lsrs	r3, r3, #4
 80094dc:	f003 0307 	and.w	r3, r3, #7
 80094e0:	3301      	adds	r3, #1
 80094e2:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	2b02      	cmp	r3, #2
 80094e8:	d002      	beq.n	80094f0 <HAL_RCC_GetSysClockFreq+0xd8>
 80094ea:	2b03      	cmp	r3, #3
 80094ec:	d00d      	beq.n	800950a <HAL_RCC_GetSysClockFreq+0xf2>
 80094ee:	e019      	b.n	8009524 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80094f0:	4a1f      	ldr	r2, [pc, #124]	; (8009570 <HAL_RCC_GetSysClockFreq+0x158>)
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80094f8:	4a1b      	ldr	r2, [pc, #108]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 80094fa:	68d2      	ldr	r2, [r2, #12]
 80094fc:	0a12      	lsrs	r2, r2, #8
 80094fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009502:	fb02 f303 	mul.w	r3, r2, r3
 8009506:	613b      	str	r3, [r7, #16]
      break;
 8009508:	e019      	b.n	800953e <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800950a:	4a1a      	ldr	r2, [pc, #104]	; (8009574 <HAL_RCC_GetSysClockFreq+0x15c>)
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009512:	4a15      	ldr	r2, [pc, #84]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 8009514:	68d2      	ldr	r2, [r2, #12]
 8009516:	0a12      	lsrs	r2, r2, #8
 8009518:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800951c:	fb02 f303 	mul.w	r3, r2, r3
 8009520:	613b      	str	r3, [r7, #16]
      break;
 8009522:	e00c      	b.n	800953e <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009524:	697a      	ldr	r2, [r7, #20]
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	fbb2 f3f3 	udiv	r3, r2, r3
 800952c:	4a0e      	ldr	r2, [pc, #56]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 800952e:	68d2      	ldr	r2, [r2, #12]
 8009530:	0a12      	lsrs	r2, r2, #8
 8009532:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009536:	fb02 f303 	mul.w	r3, r2, r3
 800953a:	613b      	str	r3, [r7, #16]
      break;
 800953c:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800953e:	4b0a      	ldr	r3, [pc, #40]	; (8009568 <HAL_RCC_GetSysClockFreq+0x150>)
 8009540:	68db      	ldr	r3, [r3, #12]
 8009542:	0e5b      	lsrs	r3, r3, #25
 8009544:	f003 0303 	and.w	r3, r3, #3
 8009548:	3301      	adds	r3, #1
 800954a:	005b      	lsls	r3, r3, #1
 800954c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800954e:	693a      	ldr	r2, [r7, #16]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	fbb2 f3f3 	udiv	r3, r2, r3
 8009556:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8009558:	68fb      	ldr	r3, [r7, #12]
}
 800955a:	4618      	mov	r0, r3
 800955c:	371c      	adds	r7, #28
 800955e:	46bd      	mov	sp, r7
 8009560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009564:	4770      	bx	lr
 8009566:	bf00      	nop
 8009568:	40021000 	.word	0x40021000
 800956c:	0800f8f8 	.word	0x0800f8f8
 8009570:	00f42400 	.word	0x00f42400
 8009574:	007a1200 	.word	0x007a1200

08009578 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009578:	b480      	push	{r7}
 800957a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800957c:	4b03      	ldr	r3, [pc, #12]	; (800958c <HAL_RCC_GetHCLKFreq+0x14>)
 800957e:	681b      	ldr	r3, [r3, #0]
}
 8009580:	4618      	mov	r0, r3
 8009582:	46bd      	mov	sp, r7
 8009584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009588:	4770      	bx	lr
 800958a:	bf00      	nop
 800958c:	2000003c 	.word	0x2000003c

08009590 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009594:	f7ff fff0 	bl	8009578 <HAL_RCC_GetHCLKFreq>
 8009598:	4601      	mov	r1, r0
 800959a:	4b05      	ldr	r3, [pc, #20]	; (80095b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800959c:	689b      	ldr	r3, [r3, #8]
 800959e:	0a1b      	lsrs	r3, r3, #8
 80095a0:	f003 0307 	and.w	r3, r3, #7
 80095a4:	4a03      	ldr	r2, [pc, #12]	; (80095b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80095a6:	5cd3      	ldrb	r3, [r2, r3]
 80095a8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	bd80      	pop	{r7, pc}
 80095b0:	40021000 	.word	0x40021000
 80095b4:	0800f8f0 	.word	0x0800f8f0

080095b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80095bc:	f7ff ffdc 	bl	8009578 <HAL_RCC_GetHCLKFreq>
 80095c0:	4601      	mov	r1, r0
 80095c2:	4b05      	ldr	r3, [pc, #20]	; (80095d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80095c4:	689b      	ldr	r3, [r3, #8]
 80095c6:	0adb      	lsrs	r3, r3, #11
 80095c8:	f003 0307 	and.w	r3, r3, #7
 80095cc:	4a03      	ldr	r2, [pc, #12]	; (80095dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80095ce:	5cd3      	ldrb	r3, [r2, r3]
 80095d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	bd80      	pop	{r7, pc}
 80095d8:	40021000 	.word	0x40021000
 80095dc:	0800f8f0 	.word	0x0800f8f0

080095e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b086      	sub	sp, #24
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 80095e8:	2300      	movs	r3, #0
 80095ea:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80095ec:	2300      	movs	r3, #0
 80095ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80095f0:	4b2a      	ldr	r3, [pc, #168]	; (800969c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80095f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d003      	beq.n	8009604 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80095fc:	f7fe fa9e 	bl	8007b3c <HAL_PWREx_GetVoltageRange>
 8009600:	6178      	str	r0, [r7, #20]
 8009602:	e014      	b.n	800962e <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009604:	4a25      	ldr	r2, [pc, #148]	; (800969c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009606:	4b25      	ldr	r3, [pc, #148]	; (800969c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800960a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800960e:	6593      	str	r3, [r2, #88]	; 0x58
 8009610:	4b22      	ldr	r3, [pc, #136]	; (800969c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009618:	60fb      	str	r3, [r7, #12]
 800961a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800961c:	f7fe fa8e 	bl	8007b3c <HAL_PWREx_GetVoltageRange>
 8009620:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009622:	4a1e      	ldr	r2, [pc, #120]	; (800969c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009624:	4b1d      	ldr	r3, [pc, #116]	; (800969c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009628:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800962c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009634:	d10b      	bne.n	800964e <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2b80      	cmp	r3, #128	; 0x80
 800963a:	d919      	bls.n	8009670 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2ba0      	cmp	r3, #160	; 0xa0
 8009640:	d902      	bls.n	8009648 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009642:	2302      	movs	r3, #2
 8009644:	613b      	str	r3, [r7, #16]
 8009646:	e013      	b.n	8009670 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009648:	2301      	movs	r3, #1
 800964a:	613b      	str	r3, [r7, #16]
 800964c:	e010      	b.n	8009670 <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2b80      	cmp	r3, #128	; 0x80
 8009652:	d902      	bls.n	800965a <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009654:	2303      	movs	r3, #3
 8009656:	613b      	str	r3, [r7, #16]
 8009658:	e00a      	b.n	8009670 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2b80      	cmp	r3, #128	; 0x80
 800965e:	d102      	bne.n	8009666 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009660:	2302      	movs	r3, #2
 8009662:	613b      	str	r3, [r7, #16]
 8009664:	e004      	b.n	8009670 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2b70      	cmp	r3, #112	; 0x70
 800966a:	d101      	bne.n	8009670 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800966c:	2301      	movs	r3, #1
 800966e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009670:	490b      	ldr	r1, [pc, #44]	; (80096a0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8009672:	4b0b      	ldr	r3, [pc, #44]	; (80096a0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f023 0207 	bic.w	r2, r3, #7
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	4313      	orrs	r3, r2
 800967e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 8009680:	4b07      	ldr	r3, [pc, #28]	; (80096a0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f003 0207 	and.w	r2, r3, #7
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	429a      	cmp	r2, r3
 800968c:	d001      	beq.n	8009692 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 800968e:	2301      	movs	r3, #1
 8009690:	e000      	b.n	8009694 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }

  return HAL_OK;
 8009692:	2300      	movs	r3, #0
}
 8009694:	4618      	mov	r0, r3
 8009696:	3718      	adds	r7, #24
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}
 800969c:	40021000 	.word	0x40021000
 80096a0:	40022000 	.word	0x40022000

080096a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b086      	sub	sp, #24
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80096ac:	2300      	movs	r3, #0
 80096ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80096b0:	2300      	movs	r3, #0
 80096b2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80096b4:	2300      	movs	r3, #0
 80096b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80096b8:	2300      	movs	r3, #0
 80096ba:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d03f      	beq.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80096cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80096d0:	d01c      	beq.n	800970c <HAL_RCCEx_PeriphCLKConfig+0x68>
 80096d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80096d6:	d802      	bhi.n	80096de <HAL_RCCEx_PeriphCLKConfig+0x3a>
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d00e      	beq.n	80096fa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80096dc:	e01f      	b.n	800971e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80096de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80096e2:	d003      	beq.n	80096ec <HAL_RCCEx_PeriphCLKConfig+0x48>
 80096e4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80096e8:	d01c      	beq.n	8009724 <HAL_RCCEx_PeriphCLKConfig+0x80>
 80096ea:	e018      	b.n	800971e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80096ec:	4a82      	ldr	r2, [pc, #520]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80096ee:	4b82      	ldr	r3, [pc, #520]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80096f0:	68db      	ldr	r3, [r3, #12]
 80096f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80096f6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80096f8:	e015      	b.n	8009726 <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	3304      	adds	r3, #4
 80096fe:	2100      	movs	r1, #0
 8009700:	4618      	mov	r0, r3
 8009702:	f001 f8a5 	bl	800a850 <RCCEx_PLLSAI1_Config>
 8009706:	4603      	mov	r3, r0
 8009708:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800970a:	e00c      	b.n	8009726 <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	3320      	adds	r3, #32
 8009710:	2100      	movs	r1, #0
 8009712:	4618      	mov	r0, r3
 8009714:	f001 f98e 	bl	800aa34 <RCCEx_PLLSAI2_Config>
 8009718:	4603      	mov	r3, r0
 800971a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800971c:	e003      	b.n	8009726 <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	74fb      	strb	r3, [r7, #19]
      break;
 8009722:	e000      	b.n	8009726 <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 8009724:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009726:	7cfb      	ldrb	r3, [r7, #19]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d10b      	bne.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800972c:	4972      	ldr	r1, [pc, #456]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800972e:	4b72      	ldr	r3, [pc, #456]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009734:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800973c:	4313      	orrs	r3, r2
 800973e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009742:	e001      	b.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009744:	7cfb      	ldrb	r3, [r7, #19]
 8009746:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009750:	2b00      	cmp	r3, #0
 8009752:	d03f      	beq.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800975c:	d01c      	beq.n	8009798 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800975e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009762:	d802      	bhi.n	800976a <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8009764:	2b00      	cmp	r3, #0
 8009766:	d00e      	beq.n	8009786 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8009768:	e01f      	b.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800976a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800976e:	d003      	beq.n	8009778 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009770:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009774:	d01c      	beq.n	80097b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8009776:	e018      	b.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009778:	4a5f      	ldr	r2, [pc, #380]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800977a:	4b5f      	ldr	r3, [pc, #380]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800977c:	68db      	ldr	r3, [r3, #12]
 800977e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009782:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009784:	e015      	b.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	3304      	adds	r3, #4
 800978a:	2100      	movs	r1, #0
 800978c:	4618      	mov	r0, r3
 800978e:	f001 f85f 	bl	800a850 <RCCEx_PLLSAI1_Config>
 8009792:	4603      	mov	r3, r0
 8009794:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009796:	e00c      	b.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	3320      	adds	r3, #32
 800979c:	2100      	movs	r1, #0
 800979e:	4618      	mov	r0, r3
 80097a0:	f001 f948 	bl	800aa34 <RCCEx_PLLSAI2_Config>
 80097a4:	4603      	mov	r3, r0
 80097a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80097a8:	e003      	b.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80097aa:	2301      	movs	r3, #1
 80097ac:	74fb      	strb	r3, [r7, #19]
      break;
 80097ae:	e000      	b.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80097b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80097b2:	7cfb      	ldrb	r3, [r7, #19]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d10b      	bne.n	80097d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80097b8:	494f      	ldr	r1, [pc, #316]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80097ba:	4b4f      	ldr	r3, [pc, #316]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80097bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097c0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80097c8:	4313      	orrs	r3, r2
 80097ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80097ce:	e001      	b.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097d0:	7cfb      	ldrb	r3, [r7, #19]
 80097d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097dc:	2b00      	cmp	r3, #0
 80097de:	f000 809a 	beq.w	8009916 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 80097e2:	2300      	movs	r3, #0
 80097e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80097e6:	4b44      	ldr	r3, [pc, #272]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80097e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d10d      	bne.n	800980e <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80097f2:	4a41      	ldr	r2, [pc, #260]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80097f4:	4b40      	ldr	r3, [pc, #256]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80097f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097fc:	6593      	str	r3, [r2, #88]	; 0x58
 80097fe:	4b3e      	ldr	r3, [pc, #248]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009806:	60bb      	str	r3, [r7, #8]
 8009808:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800980a:	2301      	movs	r3, #1
 800980c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800980e:	4a3b      	ldr	r2, [pc, #236]	; (80098fc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009810:	4b3a      	ldr	r3, [pc, #232]	; (80098fc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009818:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800981a:	f7fa fc67 	bl	80040ec <HAL_GetTick>
 800981e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8009820:	e009      	b.n	8009836 <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009822:	f7fa fc63 	bl	80040ec <HAL_GetTick>
 8009826:	4602      	mov	r2, r0
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	2b02      	cmp	r3, #2
 800982e:	d902      	bls.n	8009836 <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 8009830:	2303      	movs	r3, #3
 8009832:	74fb      	strb	r3, [r7, #19]
        break;
 8009834:	e005      	b.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8009836:	4b31      	ldr	r3, [pc, #196]	; (80098fc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800983e:	2b00      	cmp	r3, #0
 8009840:	d0ef      	beq.n	8009822 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 8009842:	7cfb      	ldrb	r3, [r7, #19]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d15b      	bne.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009848:	4b2b      	ldr	r3, [pc, #172]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800984a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800984e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009852:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d01f      	beq.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	429a      	cmp	r2, r3
 8009864:	d019      	beq.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009866:	4b24      	ldr	r3, [pc, #144]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800986c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009870:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009872:	4a21      	ldr	r2, [pc, #132]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009874:	4b20      	ldr	r3, [pc, #128]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800987a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800987e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009882:	4a1d      	ldr	r2, [pc, #116]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009884:	4b1c      	ldr	r3, [pc, #112]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800988a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800988e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009892:	4a19      	ldr	r2, [pc, #100]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	f003 0301 	and.w	r3, r3, #1
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d016      	beq.n	80098d2 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098a4:	f7fa fc22 	bl	80040ec <HAL_GetTick>
 80098a8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80098aa:	e00b      	b.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098ac:	f7fa fc1e 	bl	80040ec <HAL_GetTick>
 80098b0:	4602      	mov	r2, r0
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	1ad3      	subs	r3, r2, r3
 80098b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d902      	bls.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 80098be:	2303      	movs	r3, #3
 80098c0:	74fb      	strb	r3, [r7, #19]
            break;
 80098c2:	e006      	b.n	80098d2 <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80098c4:	4b0c      	ldr	r3, [pc, #48]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80098c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098ca:	f003 0302 	and.w	r3, r3, #2
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d0ec      	beq.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }

      if(ret == HAL_OK)
 80098d2:	7cfb      	ldrb	r3, [r7, #19]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d10c      	bne.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80098d8:	4907      	ldr	r1, [pc, #28]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80098da:	4b07      	ldr	r3, [pc, #28]	; (80098f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80098dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098ea:	4313      	orrs	r3, r2
 80098ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80098f0:	e008      	b.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80098f2:	7cfb      	ldrb	r3, [r7, #19]
 80098f4:	74bb      	strb	r3, [r7, #18]
 80098f6:	e005      	b.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0x260>
 80098f8:	40021000 	.word	0x40021000
 80098fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009900:	7cfb      	ldrb	r3, [r7, #19]
 8009902:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009904:	7c7b      	ldrb	r3, [r7, #17]
 8009906:	2b01      	cmp	r3, #1
 8009908:	d105      	bne.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800990a:	4a9e      	ldr	r2, [pc, #632]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800990c:	4b9d      	ldr	r3, [pc, #628]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800990e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009910:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009914:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f003 0301 	and.w	r3, r3, #1
 800991e:	2b00      	cmp	r3, #0
 8009920:	d00a      	beq.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009922:	4998      	ldr	r1, [pc, #608]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009924:	4b97      	ldr	r3, [pc, #604]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800992a:	f023 0203 	bic.w	r2, r3, #3
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009932:	4313      	orrs	r3, r2
 8009934:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f003 0302 	and.w	r3, r3, #2
 8009940:	2b00      	cmp	r3, #0
 8009942:	d00a      	beq.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009944:	498f      	ldr	r1, [pc, #572]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009946:	4b8f      	ldr	r3, [pc, #572]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800994c:	f023 020c 	bic.w	r2, r3, #12
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009954:	4313      	orrs	r3, r2
 8009956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f003 0304 	and.w	r3, r3, #4
 8009962:	2b00      	cmp	r3, #0
 8009964:	d00a      	beq.n	800997c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009966:	4987      	ldr	r1, [pc, #540]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009968:	4b86      	ldr	r3, [pc, #536]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800996a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800996e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009976:	4313      	orrs	r3, r2
 8009978:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f003 0308 	and.w	r3, r3, #8
 8009984:	2b00      	cmp	r3, #0
 8009986:	d00a      	beq.n	800999e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009988:	497e      	ldr	r1, [pc, #504]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800998a:	4b7e      	ldr	r3, [pc, #504]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800998c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009990:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009998:	4313      	orrs	r3, r2
 800999a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f003 0310 	and.w	r3, r3, #16
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d00a      	beq.n	80099c0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80099aa:	4976      	ldr	r1, [pc, #472]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80099ac:	4b75      	ldr	r3, [pc, #468]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80099ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099ba:	4313      	orrs	r3, r2
 80099bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f003 0320 	and.w	r3, r3, #32
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d00a      	beq.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80099cc:	496d      	ldr	r1, [pc, #436]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80099ce:	4b6d      	ldr	r3, [pc, #436]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80099d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099d4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099dc:	4313      	orrs	r3, r2
 80099de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00a      	beq.n	8009a04 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80099ee:	4965      	ldr	r1, [pc, #404]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80099f0:	4b64      	ldr	r3, [pc, #400]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80099f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099f6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099fe:	4313      	orrs	r3, r2
 8009a00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d00a      	beq.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009a10:	495c      	ldr	r1, [pc, #368]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009a12:	4b5c      	ldr	r3, [pc, #368]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a18:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a20:	4313      	orrs	r3, r2
 8009a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d00a      	beq.n	8009a48 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009a32:	4954      	ldr	r1, [pc, #336]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009a34:	4b53      	ldr	r3, [pc, #332]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a3a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a42:	4313      	orrs	r3, r2
 8009a44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00a      	beq.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009a54:	494b      	ldr	r1, [pc, #300]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009a56:	4b4b      	ldr	r3, [pc, #300]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a5c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a64:	4313      	orrs	r3, r2
 8009a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d00a      	beq.n	8009a8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009a76:	4943      	ldr	r1, [pc, #268]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009a78:	4b42      	ldr	r3, [pc, #264]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a7e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a86:	4313      	orrs	r3, r2
 8009a88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d028      	beq.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009a98:	493a      	ldr	r1, [pc, #232]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009a9a:	4b3a      	ldr	r3, [pc, #232]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009aa0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009ab2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009ab6:	d106      	bne.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ab8:	4a32      	ldr	r2, [pc, #200]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009aba:	4b32      	ldr	r3, [pc, #200]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009abc:	68db      	ldr	r3, [r3, #12]
 8009abe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ac2:	60d3      	str	r3, [r2, #12]
 8009ac4:	e011      	b.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009aca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009ace:	d10c      	bne.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	3304      	adds	r3, #4
 8009ad4:	2101      	movs	r1, #1
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f000 feba 	bl	800a850 <RCCEx_PLLSAI1_Config>
 8009adc:	4603      	mov	r3, r0
 8009ade:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8009ae0:	7cfb      	ldrb	r3, [r7, #19]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d001      	beq.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 8009ae6:	7cfb      	ldrb	r3, [r7, #19]
 8009ae8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d028      	beq.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009af6:	4923      	ldr	r1, [pc, #140]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009af8:	4b22      	ldr	r3, [pc, #136]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009afe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b06:	4313      	orrs	r3, r2
 8009b08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b10:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009b14:	d106      	bne.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b16:	4a1b      	ldr	r2, [pc, #108]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009b18:	4b1a      	ldr	r3, [pc, #104]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009b1a:	68db      	ldr	r3, [r3, #12]
 8009b1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b20:	60d3      	str	r3, [r2, #12]
 8009b22:	e011      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b28:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009b2c:	d10c      	bne.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	3304      	adds	r3, #4
 8009b32:	2101      	movs	r1, #1
 8009b34:	4618      	mov	r0, r3
 8009b36:	f000 fe8b 	bl	800a850 <RCCEx_PLLSAI1_Config>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009b3e:	7cfb      	ldrb	r3, [r7, #19]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d001      	beq.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 8009b44:	7cfb      	ldrb	r3, [r7, #19]
 8009b46:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d02b      	beq.n	8009bac <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009b54:	490b      	ldr	r1, [pc, #44]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009b56:	4b0b      	ldr	r3, [pc, #44]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b5c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b64:	4313      	orrs	r3, r2
 8009b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009b72:	d109      	bne.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b74:	4a03      	ldr	r2, [pc, #12]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009b76:	4b03      	ldr	r3, [pc, #12]	; (8009b84 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8009b78:	68db      	ldr	r3, [r3, #12]
 8009b7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b7e:	60d3      	str	r3, [r2, #12]
 8009b80:	e014      	b.n	8009bac <HAL_RCCEx_PeriphCLKConfig+0x508>
 8009b82:	bf00      	nop
 8009b84:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009b90:	d10c      	bne.n	8009bac <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	3304      	adds	r3, #4
 8009b96:	2101      	movs	r1, #1
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f000 fe59 	bl	800a850 <RCCEx_PLLSAI1_Config>
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009ba2:	7cfb      	ldrb	r3, [r7, #19]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d001      	beq.n	8009bac <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 8009ba8:	7cfb      	ldrb	r3, [r7, #19]
 8009baa:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d02f      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009bb8:	492b      	ldr	r1, [pc, #172]	; (8009c68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8009bba:	4b2b      	ldr	r3, [pc, #172]	; (8009c68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8009bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bc0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009bc8:	4313      	orrs	r3, r2
 8009bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009bd2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009bd6:	d10d      	bne.n	8009bf4 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	3304      	adds	r3, #4
 8009bdc:	2102      	movs	r1, #2
 8009bde:	4618      	mov	r0, r3
 8009be0:	f000 fe36 	bl	800a850 <RCCEx_PLLSAI1_Config>
 8009be4:	4603      	mov	r3, r0
 8009be6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009be8:	7cfb      	ldrb	r3, [r7, #19]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d014      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8009bee:	7cfb      	ldrb	r3, [r7, #19]
 8009bf0:	74bb      	strb	r3, [r7, #18]
 8009bf2:	e011      	b.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009bf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009bfc:	d10c      	bne.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	3320      	adds	r3, #32
 8009c02:	2102      	movs	r1, #2
 8009c04:	4618      	mov	r0, r3
 8009c06:	f000 ff15 	bl	800aa34 <RCCEx_PLLSAI2_Config>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009c0e:	7cfb      	ldrb	r3, [r7, #19]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d001      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8009c14:	7cfb      	ldrb	r3, [r7, #19]
 8009c16:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d00a      	beq.n	8009c3a <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009c24:	4910      	ldr	r1, [pc, #64]	; (8009c68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8009c26:	4b10      	ldr	r3, [pc, #64]	; (8009c68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8009c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c2c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009c34:	4313      	orrs	r3, r2
 8009c36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d00b      	beq.n	8009c5e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009c46:	4908      	ldr	r1, [pc, #32]	; (8009c68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8009c48:	4b07      	ldr	r3, [pc, #28]	; (8009c68 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8009c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c4e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009c5e:	7cbb      	ldrb	r3, [r7, #18]
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3718      	adds	r7, #24
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}
 8009c68:	40021000 	.word	0x40021000

08009c6c <HAL_RCCEx_GetPeriphCLKConfig>:
  *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, I2C4, LPUART,
  *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b083      	sub	sp, #12
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
                                        RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCLK_ADC    | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | \
                                        RCC_PERIPHCLK_RTC ;

#elif defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	4a73      	ldr	r2, [pc, #460]	; (8009e44 <HAL_RCCEx_GetPeriphCLKConfig+0x1d8>)
 8009c78:	601a      	str	r2, [r3, #0]

#endif /* STM32L431xx */

  /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/

  PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_PLLSRC_Pos;
 8009c7a:	4b73      	ldr	r3, [pc, #460]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009c7c:	68db      	ldr	r3, [r3, #12]
 8009c7e:	f003 0203 	and.w	r2, r3, #3
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	605a      	str	r2, [r3, #4]
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
  PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U;
#else
  PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 8009c86:	4b70      	ldr	r3, [pc, #448]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009c88:	68db      	ldr	r3, [r3, #12]
 8009c8a:	091b      	lsrs	r3, r3, #4
 8009c8c:	f003 0307 	and.w	r3, r3, #7
 8009c90:	1c5a      	adds	r2, r3, #1
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	609a      	str	r2, [r3, #8]
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
  PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8009c96:	4b6c      	ldr	r3, [pc, #432]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009c98:	691b      	ldr	r3, [r3, #16]
 8009c9a:	0a1b      	lsrs	r3, r3, #8
 8009c9c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_PLLSAI1CFGR_PLLSAI1P_Pos) << 4U) + 7U;
 8009ca4:	4b68      	ldr	r3, [pc, #416]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009ca6:	691b      	ldr	r3, [r3, #16]
 8009ca8:	0c5b      	lsrs	r3, r3, #17
 8009caa:	011b      	lsls	r3, r3, #4
 8009cac:	f003 0310 	and.w	r3, r3, #16
 8009cb0:	1dda      	adds	r2, r3, #7
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) * 2U;
 8009cb6:	4b64      	ldr	r3, [pc, #400]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009cb8:	691b      	ldr	r3, [r3, #16]
 8009cba:	0d5b      	lsrs	r3, r3, #21
 8009cbc:	f003 0303 	and.w	r3, r3, #3
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	005a      	lsls	r2, r3, #1
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) * 2U;
 8009cc8:	4b5f      	ldr	r3, [pc, #380]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009cca:	691b      	ldr	r3, [r3, #16]
 8009ccc:	0e5b      	lsrs	r3, r3, #25
 8009cce:	f003 0303 	and.w	r3, r3, #3
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	005a      	lsls	r2, r3, #1
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	619a      	str	r2, [r3, #24]

#if defined(RCC_PLLSAI2_SUPPORT)

  /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/

  PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	685a      	ldr	r2, [r3, #4]
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	621a      	str	r2, [r3, #32]
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
  PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U;
#else
  PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	689a      	ldr	r2, [r3, #8]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	625a      	str	r2, [r3, #36]	; 0x24
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
  PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8009cea:	4b57      	ldr	r3, [pc, #348]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009cec:	695b      	ldr	r3, [r3, #20]
 8009cee:	0a1b      	lsrs	r3, r3, #8
 8009cf0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	629a      	str	r2, [r3, #40]	; 0x28
  PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_PLLSAI2CFGR_PLLSAI2P_Pos) << 4U) + 7U;
 8009cf8:	4b53      	ldr	r3, [pc, #332]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009cfa:	695b      	ldr	r3, [r3, #20]
 8009cfc:	0c5b      	lsrs	r3, r3, #17
 8009cfe:	011b      	lsls	r3, r3, #4
 8009d00:	f003 0310 	and.w	r3, r3, #16
 8009d04:	1dda      	adds	r2, r3, #7
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
  PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + 1U) * 2U;
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
  PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) * 2U;
 8009d0a:	4b4f      	ldr	r3, [pc, #316]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d0c:	695b      	ldr	r3, [r3, #20]
 8009d0e:	0e5b      	lsrs	r3, r3, #25
 8009d10:	f003 0303 	and.w	r3, r3, #3
 8009d14:	3301      	adds	r3, #1
 8009d16:	005a      	lsls	r2, r3, #1
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	631a      	str	r2, [r3, #48]	; 0x30

#endif /* RCC_PLLSAI2_SUPPORT */

  /* Get the USART1 clock source ---------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 8009d1c:	4b4a      	ldr	r3, [pc, #296]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d22:	f003 0203 	and.w	r2, r3, #3
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	639a      	str	r2, [r3, #56]	; 0x38
  /* Get the USART2 clock source ---------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 8009d2a:	4b47      	ldr	r3, [pc, #284]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d30:	f003 020c 	and.w	r2, r3, #12
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	63da      	str	r2, [r3, #60]	; 0x3c

#if defined(USART3)
  /* Get the USART3 clock source ---------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 8009d38:	4b43      	ldr	r3, [pc, #268]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d3e:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* USART3 */

#if defined(UART4)
  /* Get the UART4 clock source ----------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 8009d46:	4b40      	ldr	r3, [pc, #256]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d4c:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	645a      	str	r2, [r3, #68]	; 0x44
#endif /* UART4 */

#if defined(UART5)
  /* Get the UART5 clock source ----------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 8009d54:	4b3c      	ldr	r3, [pc, #240]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d5a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* UART5 */

  /* Get the LPUART1 clock source --------------------------------------------*/
  PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 8009d62:	4b39      	ldr	r3, [pc, #228]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d68:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get the I2C1 clock source -----------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 8009d70:	4b35      	ldr	r3, [pc, #212]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d76:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	651a      	str	r2, [r3, #80]	; 0x50

#if defined(I2C2)
   /* Get the I2C2 clock source ----------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 8009d7e:	4b32      	ldr	r3, [pc, #200]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d84:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	655a      	str	r2, [r3, #84]	; 0x54
#endif /* I2C2 */

  /* Get the I2C3 clock source -----------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 8009d8c:	4b2e      	ldr	r3, [pc, #184]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	659a      	str	r2, [r3, #88]	; 0x58
  /* Get the I2C4 clock source -----------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
#endif /* I2C4 */

  /* Get the LPTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009d9a:	4b2b      	ldr	r3, [pc, #172]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009da0:	f403 2240 	and.w	r2, r3, #786432	; 0xc0000
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get the LPTIM2 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009da8:	4b27      	ldr	r3, [pc, #156]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dae:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Get the SAI1 clock source -----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 8009db6:	4b24      	ldr	r3, [pc, #144]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dbc:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(SAI2)
  /* Get the SAI2 clock source -----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 8009dc4:	4b20      	ldr	r3, [pc, #128]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dca:	f003 7240 	and.w	r2, r3, #50331648	; 0x3000000
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	669a      	str	r2, [r3, #104]	; 0x68
#endif /* SAI2 */

  /* Get the RTC clock source ------------------------------------------------*/
  PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 8009dd2:	4b1d      	ldr	r3, [pc, #116]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009dd8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

#if defined(USB_OTG_FS) || defined(USB)
  /* Get the USB clock source ------------------------------------------------*/
  PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 8009de2:	4b19      	ldr	r3, [pc, #100]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009de8:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	66da      	str	r2, [r3, #108]	; 0x6c
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)
  /* Get the SDMMC1 clock source ---------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
 8009df0:	4b15      	ldr	r3, [pc, #84]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009df6:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* SDMMC1 */

  /* Get the RNG clock source ------------------------------------------------*/
  PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 8009dfe:	4b12      	ldr	r3, [pc, #72]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e04:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Get the ADC clock source ------------------------------------------------*/
  PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 8009e0c:	4b0e      	ldr	r3, [pc, #56]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e12:	f003 5240 	and.w	r2, r3, #805306368	; 0x30000000
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	679a      	str	r2, [r3, #120]	; 0x78

#if defined(SWPMI1)
  /* Get the SWPMI1 clock source ---------------------------------------------*/
  PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
 8009e1a:	4b0b      	ldr	r3, [pc, #44]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e20:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	67da      	str	r2, [r3, #124]	; 0x7c
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)
  /* Get the DFSDM1 clock source ---------------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
 8009e28:	4b07      	ldr	r3, [pc, #28]	; (8009e48 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8009e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e2e:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /* Get the OctoSPIclock source --------------------------------------------*/
  PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
#endif /* OCTOSPI1 || OCTOSPI2 */
}
 8009e38:	bf00      	nop
 8009e3a:	370c      	adds	r7, #12
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr
 8009e44:	000fffff 	.word	0x000fffff
 8009e48:	40021000 	.word	0x40021000

08009e4c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b088      	sub	sp, #32
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8009e54:	2300      	movs	r3, #0
 8009e56:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco = 0U, plln = 0U, pllp = 0U;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	617b      	str	r3, [r7, #20]
 8009e60:	2300      	movs	r3, #0
 8009e62:	60fb      	str	r3, [r7, #12]
 8009e64:	2300      	movs	r3, #0
 8009e66:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009e6e:	d138      	bne.n	8009ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8009e70:	4bb2      	ldr	r3, [pc, #712]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e7a:	61bb      	str	r3, [r7, #24]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8009e7c:	69bb      	ldr	r3, [r7, #24]
 8009e7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e82:	d10b      	bne.n	8009e9c <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 8009e84:	4bad      	ldr	r3, [pc, #692]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e8a:	f003 0302 	and.w	r3, r3, #2
 8009e8e:	2b02      	cmp	r3, #2
 8009e90:	d104      	bne.n	8009e9c <HAL_RCCEx_GetPeriphCLKFreq+0x50>
    {
      frequency = LSE_VALUE;
 8009e92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e96:	61fb      	str	r3, [r7, #28]
 8009e98:	f000 bcc0 	b.w	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8009e9c:	69bb      	ldr	r3, [r7, #24]
 8009e9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ea2:	d10b      	bne.n	8009ebc <HAL_RCCEx_GetPeriphCLKFreq+0x70>
 8009ea4:	4ba5      	ldr	r3, [pc, #660]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009eaa:	f003 0302 	and.w	r3, r3, #2
 8009eae:	2b02      	cmp	r3, #2
 8009eb0:	d104      	bne.n	8009ebc <HAL_RCCEx_GetPeriphCLKFreq+0x70>
    {
      frequency = LSI_VALUE;
 8009eb2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8009eb6:	61fb      	str	r3, [r7, #28]
 8009eb8:	f000 bcb0 	b.w	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8009ebc:	69bb      	ldr	r3, [r7, #24]
 8009ebe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ec2:	d10a      	bne.n	8009eda <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 8009ec4:	4b9d      	ldr	r3, [pc, #628]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ecc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009ed0:	d103      	bne.n	8009eda <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
    {
      frequency = HSE_VALUE / 32U;
 8009ed2:	4b9b      	ldr	r3, [pc, #620]	; (800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8009ed4:	61fb      	str	r3, [r7, #28]
 8009ed6:	f000 bca1 	b.w	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8009eda:	2300      	movs	r3, #0
 8009edc:	61fb      	str	r3, [r7, #28]
 8009ede:	f000 bc9d 	b.w	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)        /* MSI ? */
 8009ee2:	4b96      	ldr	r3, [pc, #600]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	f003 0303 	and.w	r3, r3, #3
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d11f      	bne.n	8009f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8009eee:	4b93      	ldr	r3, [pc, #588]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f003 0302 	and.w	r3, r3, #2
 8009ef6:	2b02      	cmp	r3, #2
 8009ef8:	d116      	bne.n	8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8009efa:	4b90      	ldr	r3, [pc, #576]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f003 0308 	and.w	r3, r3, #8
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d005      	beq.n	8009f12 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8009f06:	4b8d      	ldr	r3, [pc, #564]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	091b      	lsrs	r3, r3, #4
 8009f0c:	f003 030f 	and.w	r3, r3, #15
 8009f10:	e005      	b.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8009f12:	4b8a      	ldr	r3, [pc, #552]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f18:	0a1b      	lsrs	r3, r3, #8
 8009f1a:	f003 030f 	and.w	r3, r3, #15
 8009f1e:	4a89      	ldr	r2, [pc, #548]	; (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009f24:	617b      	str	r3, [r7, #20]
 8009f26:	e02a      	b.n	8009f7e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	617b      	str	r3, [r7, #20]
 8009f2c:	e027      	b.n	8009f7e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 8009f2e:	4b83      	ldr	r3, [pc, #524]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009f30:	68db      	ldr	r3, [r3, #12]
 8009f32:	f003 0303 	and.w	r3, r3, #3
 8009f36:	2b02      	cmp	r3, #2
 8009f38:	d10c      	bne.n	8009f54 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009f3a:	4b80      	ldr	r3, [pc, #512]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f46:	d102      	bne.n	8009f4e <HAL_RCCEx_GetPeriphCLKFreq+0x102>
      {
        pllvco = HSI_VALUE;
 8009f48:	4b7f      	ldr	r3, [pc, #508]	; (800a148 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8009f4a:	617b      	str	r3, [r7, #20]
 8009f4c:	e017      	b.n	8009f7e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	617b      	str	r3, [r7, #20]
 8009f52:	e014      	b.n	8009f7e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 8009f54:	4b79      	ldr	r3, [pc, #484]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	f003 0303 	and.w	r3, r3, #3
 8009f5c:	2b03      	cmp	r3, #3
 8009f5e:	d10c      	bne.n	8009f7a <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009f60:	4b76      	ldr	r3, [pc, #472]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009f6c:	d102      	bne.n	8009f74 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
      {
        pllvco = HSE_VALUE;
 8009f6e:	4b77      	ldr	r3, [pc, #476]	; (800a14c <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8009f70:	617b      	str	r3, [r7, #20]
 8009f72:	e004      	b.n	8009f7e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8009f74:	2300      	movs	r3, #0
 8009f76:	617b      	str	r3, [r7, #20]
 8009f78:	e001      	b.n	8009f7e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	617b      	str	r3, [r7, #20]
    }

#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009f7e:	4b6f      	ldr	r3, [pc, #444]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009f80:	68db      	ldr	r3, [r3, #12]
 8009f82:	091b      	lsrs	r3, r3, #4
 8009f84:	f003 0307 	and.w	r3, r3, #7
 8009f88:	3301      	adds	r3, #1
 8009f8a:	697a      	ldr	r2, [r7, #20]
 8009f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f90:	617b      	str	r3, [r7, #20]
#endif

    switch(PeriphClk)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f98:	f000 83a5 	beq.w	800a6e6 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8009f9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fa0:	d829      	bhi.n	8009ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8009fa2:	2b10      	cmp	r3, #16
 8009fa4:	f000 825a 	beq.w	800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8009fa8:	2b10      	cmp	r3, #16
 8009faa:	d811      	bhi.n	8009fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8009fac:	2b02      	cmp	r3, #2
 8009fae:	f000 81b5 	beq.w	800a31c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d804      	bhi.n	8009fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	f000 817d 	beq.w	800a2b6 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      break;

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8009fbc:	f000 bc2e 	b.w	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8009fc0:	2b04      	cmp	r3, #4
 8009fc2:	f000 81de 	beq.w	800a382 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
 8009fc6:	2b08      	cmp	r3, #8
 8009fc8:	f000 820e 	beq.w	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
      break;
 8009fcc:	f000 bc26 	b.w	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8009fd0:	2b40      	cmp	r3, #64	; 0x40
 8009fd2:	f000 8311 	beq.w	800a5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8009fd6:	2b40      	cmp	r3, #64	; 0x40
 8009fd8:	d804      	bhi.n	8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8009fda:	2b20      	cmp	r3, #32
 8009fdc:	f000 8274 	beq.w	800a4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
      break;
 8009fe0:	f000 bc1c 	b.w	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8009fe4:	2b80      	cmp	r3, #128	; 0x80
 8009fe6:	f000 832d 	beq.w	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8009fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009fee:	f000 834f 	beq.w	800a690 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
      break;
 8009ff2:	f000 bc13 	b.w	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8009ff6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009ffa:	f000 829b 	beq.w	800a534 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 8009ffe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a002:	d813      	bhi.n	800a02c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 800a004:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a008:	d025      	beq.n	800a056 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800a00a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a00e:	d805      	bhi.n	800a01c <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 800a010:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a014:	f000 83a4 	beq.w	800a760 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
      break;
 800a018:	f000 bc00 	b.w	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 800a01c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a020:	d019      	beq.n	800a056 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800a022:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a026:	f000 80c4 	beq.w	800a1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 800a02a:	e3f7      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 800a02c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a030:	f000 82d1 	beq.w	800a5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800a034:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a038:	d804      	bhi.n	800a044 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 800a03a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a03e:	f000 83cc 	beq.w	800a7da <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
      break;
 800a042:	e3eb      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 800a044:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a048:	f000 80b3 	beq.w	800a1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800a04c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a050:	f000 80af 	beq.w	800a1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 800a054:	e3e2      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a05c:	d10c      	bne.n	800a078 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800a05e:	4b37      	ldr	r3, [pc, #220]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a064:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800a068:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a070:	d10e      	bne.n	800a090 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800a072:	4b37      	ldr	r3, [pc, #220]	; (800a150 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800a074:	61fb      	str	r3, [r7, #28]
 800a076:	e00b      	b.n	800a090 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800a078:	4b30      	ldr	r3, [pc, #192]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a07a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a07e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800a082:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800a084:	69bb      	ldr	r3, [r7, #24]
 800a086:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a08a:	d101      	bne.n	800a090 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800a08c:	4b30      	ldr	r3, [pc, #192]	; (800a150 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800a08e:	61fb      	str	r3, [r7, #28]
      if(frequency == 0U)
 800a090:	69fb      	ldr	r3, [r7, #28]
 800a092:	2b00      	cmp	r3, #0
 800a094:	f040 83bf 	bne.w	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
        if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a09e:	d003      	beq.n	800a0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 800a0a0:	69bb      	ldr	r3, [r7, #24]
 800a0a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a0a6:	d122      	bne.n	800a0ee <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 800a0a8:	4b24      	ldr	r3, [pc, #144]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d07d      	beq.n	800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a0b4:	4b21      	ldr	r3, [pc, #132]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a0b6:	68db      	ldr	r3, [r3, #12]
 800a0b8:	0a1b      	lsrs	r3, r3, #8
 800a0ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0be:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d10a      	bne.n	800a0dc <HAL_RCCEx_GetPeriphCLKFreq+0x290>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 800a0c6:	4b1d      	ldr	r3, [pc, #116]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a0c8:	68db      	ldr	r3, [r3, #12]
 800a0ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d002      	beq.n	800a0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
                pllp = 17U;
 800a0d2:	2311      	movs	r3, #17
 800a0d4:	613b      	str	r3, [r7, #16]
 800a0d6:	e001      	b.n	800a0dc <HAL_RCCEx_GetPeriphCLKFreq+0x290>
                pllp = 7U;
 800a0d8:	2307      	movs	r3, #7
 800a0da:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	68fa      	ldr	r2, [r7, #12]
 800a0e0:	fb02 f203 	mul.w	r2, r2, r3
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0ea:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 800a0ec:	e060      	b.n	800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
        else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800a0ee:	69bb      	ldr	r3, [r7, #24]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d12f      	bne.n	800a154 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
 800a0f4:	4b11      	ldr	r3, [pc, #68]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a0f6:	691b      	ldr	r3, [r3, #16]
 800a0f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	f000 838a 	beq.w	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a102:	4b0e      	ldr	r3, [pc, #56]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a104:	691b      	ldr	r3, [r3, #16]
 800a106:	0a1b      	lsrs	r3, r3, #8
 800a108:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a10c:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d10a      	bne.n	800a12a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
              if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 800a114:	4b09      	ldr	r3, [pc, #36]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a116:	691b      	ldr	r3, [r3, #16]
 800a118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d002      	beq.n	800a126 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
                pllp = 17U;
 800a120:	2311      	movs	r3, #17
 800a122:	613b      	str	r3, [r7, #16]
 800a124:	e001      	b.n	800a12a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
                pllp = 7U;
 800a126:	2307      	movs	r3, #7
 800a128:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	68fa      	ldr	r2, [r7, #12]
 800a12e:	fb02 f203 	mul.w	r2, r2, r3
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	fbb2 f3f3 	udiv	r3, r2, r3
 800a138:	61fb      	str	r3, [r7, #28]
      break;
 800a13a:	e36c      	b.n	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 800a13c:	40021000 	.word	0x40021000
 800a140:	0003d090 	.word	0x0003d090
 800a144:	0800f8f8 	.word	0x0800f8f8
 800a148:	00f42400 	.word	0x00f42400
 800a14c:	007a1200 	.word	0x007a1200
 800a150:	001fff68 	.word	0x001fff68
        else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a15a:	d003      	beq.n	800a164 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 800a15c:	69bb      	ldr	r3, [r7, #24]
 800a15e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a162:	d122      	bne.n	800a1aa <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 800a164:	4ba7      	ldr	r3, [pc, #668]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a166:	695b      	ldr	r3, [r3, #20]
 800a168:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d01f      	beq.n	800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800a170:	4ba4      	ldr	r3, [pc, #656]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a172:	695b      	ldr	r3, [r3, #20]
 800a174:	0a1b      	lsrs	r3, r3, #8
 800a176:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a17a:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d10a      	bne.n	800a198 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
              if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
 800a182:	4ba0      	ldr	r3, [pc, #640]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a184:	695b      	ldr	r3, [r3, #20]
 800a186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d002      	beq.n	800a194 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
                pllp = 17U;
 800a18e:	2311      	movs	r3, #17
 800a190:	613b      	str	r3, [r7, #16]
 800a192:	e001      	b.n	800a198 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
                pllp = 7U;
 800a194:	2307      	movs	r3, #7
 800a196:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	68fa      	ldr	r2, [r7, #12]
 800a19c:	fb02 f203 	mul.w	r2, r2, r3
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1a6:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 800a1a8:	e002      	b.n	800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
          frequency = 0U;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	61fb      	str	r3, [r7, #28]
      break;
 800a1ae:	e332      	b.n	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 800a1b0:	e331      	b.n	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
      srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800a1b2:	4b94      	ldr	r3, [pc, #592]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a1b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1b8:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800a1bc:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_CCIPR_CLK48SEL)   /* MSI ? */
 800a1be:	69bb      	ldr	r3, [r7, #24]
 800a1c0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a1c4:	d11f      	bne.n	800a206 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a1c6:	4b8f      	ldr	r3, [pc, #572]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	f003 0302 	and.w	r3, r3, #2
 800a1ce:	2b02      	cmp	r3, #2
 800a1d0:	d116      	bne.n	800a200 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a1d2:	4b8c      	ldr	r3, [pc, #560]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f003 0308 	and.w	r3, r3, #8
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d005      	beq.n	800a1ea <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 800a1de:	4b89      	ldr	r3, [pc, #548]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	091b      	lsrs	r3, r3, #4
 800a1e4:	f003 030f 	and.w	r3, r3, #15
 800a1e8:	e005      	b.n	800a1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 800a1ea:	4b86      	ldr	r3, [pc, #536]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a1ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a1f0:	0a1b      	lsrs	r3, r3, #8
 800a1f2:	f003 030f 	and.w	r3, r3, #15
 800a1f6:	4a84      	ldr	r2, [pc, #528]	; (800a408 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>)
 800a1f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1fc:	61fb      	str	r3, [r7, #28]
      break;
 800a1fe:	e30d      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = 0U;
 800a200:	2300      	movs	r3, #0
 800a202:	61fb      	str	r3, [r7, #28]
      break;
 800a204:	e30a      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_1)  /* PLL ? */
 800a206:	69bb      	ldr	r3, [r7, #24]
 800a208:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a20c:	d125      	bne.n	800a25a <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800a20e:	4b7d      	ldr	r3, [pc, #500]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a216:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a21a:	d11b      	bne.n	800a254 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 800a21c:	4b79      	ldr	r3, [pc, #484]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a21e:	68db      	ldr	r3, [r3, #12]
 800a220:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a224:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a228:	d114      	bne.n	800a254 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a22a:	4b76      	ldr	r3, [pc, #472]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a22c:	68db      	ldr	r3, [r3, #12]
 800a22e:	0a1b      	lsrs	r3, r3, #8
 800a230:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a234:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	68fa      	ldr	r2, [r7, #12]
 800a23a:	fb02 f203 	mul.w	r2, r2, r3
 800a23e:	4b71      	ldr	r3, [pc, #452]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a240:	68db      	ldr	r3, [r3, #12]
 800a242:	0d5b      	lsrs	r3, r3, #21
 800a244:	f003 0303 	and.w	r3, r3, #3
 800a248:	3301      	adds	r3, #1
 800a24a:	005b      	lsls	r3, r3, #1
 800a24c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a250:	61fb      	str	r3, [r7, #28]
 800a252:	e02f      	b.n	800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 800a254:	2300      	movs	r3, #0
 800a256:	61fb      	str	r3, [r7, #28]
      break;
 800a258:	e2e0      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_0)  /* PLLSAI1 ? */
 800a25a:	69bb      	ldr	r3, [r7, #24]
 800a25c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a260:	d125      	bne.n	800a2ae <HAL_RCCEx_GetPeriphCLKFreq+0x462>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800a262:	4b68      	ldr	r3, [pc, #416]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a26a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a26e:	d11b      	bne.n	800a2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
 800a270:	4b64      	ldr	r3, [pc, #400]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a272:	691b      	ldr	r3, [r3, #16]
 800a274:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a278:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a27c:	d114      	bne.n	800a2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a27e:	4b61      	ldr	r3, [pc, #388]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a280:	691b      	ldr	r3, [r3, #16]
 800a282:	0a1b      	lsrs	r3, r3, #8
 800a284:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a288:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 800a28a:	697b      	ldr	r3, [r7, #20]
 800a28c:	68fa      	ldr	r2, [r7, #12]
 800a28e:	fb02 f203 	mul.w	r2, r2, r3
 800a292:	4b5c      	ldr	r3, [pc, #368]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a294:	691b      	ldr	r3, [r3, #16]
 800a296:	0d5b      	lsrs	r3, r3, #21
 800a298:	f003 0303 	and.w	r3, r3, #3
 800a29c:	3301      	adds	r3, #1
 800a29e:	005b      	lsls	r3, r3, #1
 800a2a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2a4:	61fb      	str	r3, [r7, #28]
 800a2a6:	e005      	b.n	800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	61fb      	str	r3, [r7, #28]
      break;
 800a2ac:	e2b6      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	61fb      	str	r3, [r7, #28]
      break;
 800a2b2:	e2b3      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a2b4:	e2b2      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800a2b6:	4b53      	ldr	r3, [pc, #332]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a2b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2bc:	f003 0303 	and.w	r3, r3, #3
 800a2c0:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800a2c2:	69bb      	ldr	r3, [r7, #24]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d103      	bne.n	800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        frequency = HAL_RCC_GetPCLK2Freq();
 800a2c8:	f7ff f976 	bl	80095b8 <HAL_RCC_GetPCLK2Freq>
 800a2cc:	61f8      	str	r0, [r7, #28]
      break;
 800a2ce:	e2a5      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	2b01      	cmp	r3, #1
 800a2d4:	d103      	bne.n	800a2de <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        frequency = HAL_RCC_GetSysClockFreq();
 800a2d6:	f7ff f89f 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a2da:	61f8      	str	r0, [r7, #28]
      break;
 800a2dc:	e29e      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a2de:	69bb      	ldr	r3, [r7, #24]
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d109      	bne.n	800a2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
 800a2e4:	4b47      	ldr	r3, [pc, #284]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2f0:	d102      	bne.n	800a2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        frequency = HSI_VALUE;
 800a2f2:	4b46      	ldr	r3, [pc, #280]	; (800a40c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 800a2f4:	61fb      	str	r3, [r7, #28]
 800a2f6:	e010      	b.n	800a31a <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
      else if((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800a2f8:	69bb      	ldr	r3, [r7, #24]
 800a2fa:	2b03      	cmp	r3, #3
 800a2fc:	d10a      	bne.n	800a314 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
 800a2fe:	4b41      	ldr	r3, [pc, #260]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a300:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a304:	f003 0302 	and.w	r3, r3, #2
 800a308:	2b02      	cmp	r3, #2
 800a30a:	d103      	bne.n	800a314 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
        frequency = LSE_VALUE;
 800a30c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a310:	61fb      	str	r3, [r7, #28]
 800a312:	e002      	b.n	800a31a <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        frequency = 0U;
 800a314:	2300      	movs	r3, #0
 800a316:	61fb      	str	r3, [r7, #28]
      break;
 800a318:	e280      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a31a:	e27f      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800a31c:	4b39      	ldr	r3, [pc, #228]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a31e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a322:	f003 030c 	and.w	r3, r3, #12
 800a326:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800a328:	69bb      	ldr	r3, [r7, #24]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d103      	bne.n	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a32e:	f7ff f92f 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a332:	61f8      	str	r0, [r7, #28]
      break;
 800a334:	e272      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800a336:	69bb      	ldr	r3, [r7, #24]
 800a338:	2b04      	cmp	r3, #4
 800a33a:	d103      	bne.n	800a344 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
        frequency = HAL_RCC_GetSysClockFreq();
 800a33c:	f7ff f86c 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a340:	61f8      	str	r0, [r7, #28]
      break;
 800a342:	e26b      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a344:	69bb      	ldr	r3, [r7, #24]
 800a346:	2b08      	cmp	r3, #8
 800a348:	d109      	bne.n	800a35e <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 800a34a:	4b2e      	ldr	r3, [pc, #184]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a352:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a356:	d102      	bne.n	800a35e <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        frequency = HSI_VALUE;
 800a358:	4b2c      	ldr	r3, [pc, #176]	; (800a40c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 800a35a:	61fb      	str	r3, [r7, #28]
 800a35c:	e010      	b.n	800a380 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
      else if((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800a35e:	69bb      	ldr	r3, [r7, #24]
 800a360:	2b0c      	cmp	r3, #12
 800a362:	d10a      	bne.n	800a37a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 800a364:	4b27      	ldr	r3, [pc, #156]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a366:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a36a:	f003 0302 	and.w	r3, r3, #2
 800a36e:	2b02      	cmp	r3, #2
 800a370:	d103      	bne.n	800a37a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
        frequency = LSE_VALUE;
 800a372:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a376:	61fb      	str	r3, [r7, #28]
 800a378:	e002      	b.n	800a380 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
        frequency = 0U;
 800a37a:	2300      	movs	r3, #0
 800a37c:	61fb      	str	r3, [r7, #28]
      break;
 800a37e:	e24d      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a380:	e24c      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800a382:	4b20      	ldr	r3, [pc, #128]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a388:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a38c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800a38e:	69bb      	ldr	r3, [r7, #24]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d103      	bne.n	800a39c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a394:	f7ff f8fc 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a398:	61f8      	str	r0, [r7, #28]
      break;
 800a39a:	e23f      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800a39c:	69bb      	ldr	r3, [r7, #24]
 800a39e:	2b10      	cmp	r3, #16
 800a3a0:	d103      	bne.n	800a3aa <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
        frequency = HAL_RCC_GetSysClockFreq();
 800a3a2:	f7ff f839 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a3a6:	61f8      	str	r0, [r7, #28]
      break;
 800a3a8:	e238      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a3aa:	69bb      	ldr	r3, [r7, #24]
 800a3ac:	2b20      	cmp	r3, #32
 800a3ae:	d109      	bne.n	800a3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800a3b0:	4b14      	ldr	r3, [pc, #80]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3bc:	d102      	bne.n	800a3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
        frequency = HSI_VALUE;
 800a3be:	4b13      	ldr	r3, [pc, #76]	; (800a40c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 800a3c0:	61fb      	str	r3, [r7, #28]
 800a3c2:	e010      	b.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
      else if((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800a3c4:	69bb      	ldr	r3, [r7, #24]
 800a3c6:	2b30      	cmp	r3, #48	; 0x30
 800a3c8:	d10a      	bne.n	800a3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 800a3ca:	4b0e      	ldr	r3, [pc, #56]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a3cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3d0:	f003 0302 	and.w	r3, r3, #2
 800a3d4:	2b02      	cmp	r3, #2
 800a3d6:	d103      	bne.n	800a3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
        frequency = LSE_VALUE;
 800a3d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3dc:	61fb      	str	r3, [r7, #28]
 800a3de:	e002      	b.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = 0U;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	61fb      	str	r3, [r7, #28]
      break;
 800a3e4:	e21a      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a3e6:	e219      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800a3e8:	4b06      	ldr	r3, [pc, #24]	; (800a404 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800a3ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3ee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a3f2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800a3f4:	69bb      	ldr	r3, [r7, #24]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d10a      	bne.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a3fa:	f7ff f8c9 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a3fe:	61f8      	str	r0, [r7, #28]
      break;
 800a400:	e20c      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a402:	bf00      	nop
 800a404:	40021000 	.word	0x40021000
 800a408:	0800f8f8 	.word	0x0800f8f8
 800a40c:	00f42400 	.word	0x00f42400
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	2b40      	cmp	r3, #64	; 0x40
 800a414:	d103      	bne.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
        frequency = HAL_RCC_GetSysClockFreq();
 800a416:	f7fe ffff 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a41a:	61f8      	str	r0, [r7, #28]
      break;
 800a41c:	e1fe      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a41e:	69bb      	ldr	r3, [r7, #24]
 800a420:	2b80      	cmp	r3, #128	; 0x80
 800a422:	d109      	bne.n	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 800a424:	4ba5      	ldr	r3, [pc, #660]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a42c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a430:	d102      	bne.n	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
        frequency = HSI_VALUE;
 800a432:	4ba3      	ldr	r3, [pc, #652]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800a434:	61fb      	str	r3, [r7, #28]
 800a436:	e010      	b.n	800a45a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
      else if((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800a438:	69bb      	ldr	r3, [r7, #24]
 800a43a:	2bc0      	cmp	r3, #192	; 0xc0
 800a43c:	d10a      	bne.n	800a454 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
 800a43e:	4b9f      	ldr	r3, [pc, #636]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a444:	f003 0302 	and.w	r3, r3, #2
 800a448:	2b02      	cmp	r3, #2
 800a44a:	d103      	bne.n	800a454 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
        frequency = LSE_VALUE;
 800a44c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a450:	61fb      	str	r3, [r7, #28]
 800a452:	e002      	b.n	800a45a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        frequency = 0U;
 800a454:	2300      	movs	r3, #0
 800a456:	61fb      	str	r3, [r7, #28]
      break;
 800a458:	e1e0      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a45a:	e1df      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800a45c:	4b97      	ldr	r3, [pc, #604]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a45e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a462:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a466:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800a468:	69bb      	ldr	r3, [r7, #24]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d103      	bne.n	800a476 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a46e:	f7ff f88f 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a472:	61f8      	str	r0, [r7, #28]
      break;
 800a474:	e1d2      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800a476:	69bb      	ldr	r3, [r7, #24]
 800a478:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a47c:	d103      	bne.n	800a486 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        frequency = HAL_RCC_GetSysClockFreq();
 800a47e:	f7fe ffcb 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a482:	61f8      	str	r0, [r7, #28]
      break;
 800a484:	e1ca      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a486:	69bb      	ldr	r3, [r7, #24]
 800a488:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a48c:	d109      	bne.n	800a4a2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 800a48e:	4b8b      	ldr	r3, [pc, #556]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a496:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a49a:	d102      	bne.n	800a4a2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
        frequency = HSI_VALUE;
 800a49c:	4b88      	ldr	r3, [pc, #544]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800a49e:	61fb      	str	r3, [r7, #28]
 800a4a0:	e011      	b.n	800a4c6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
      else if((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800a4a2:	69bb      	ldr	r3, [r7, #24]
 800a4a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a4a8:	d10a      	bne.n	800a4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 800a4aa:	4b84      	ldr	r3, [pc, #528]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a4ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4b0:	f003 0302 	and.w	r3, r3, #2
 800a4b4:	2b02      	cmp	r3, #2
 800a4b6:	d103      	bne.n	800a4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        frequency = LSE_VALUE;
 800a4b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4bc:	61fb      	str	r3, [r7, #28]
 800a4be:	e002      	b.n	800a4c6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        frequency = 0U;
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	61fb      	str	r3, [r7, #28]
      break;
 800a4c4:	e1aa      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a4c6:	e1a9      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800a4c8:	4b7c      	ldr	r3, [pc, #496]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a4ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a4d2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 800a4d4:	69bb      	ldr	r3, [r7, #24]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d103      	bne.n	800a4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a4da:	f7ff f859 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a4de:	61f8      	str	r0, [r7, #28]
      break;
 800a4e0:	e19c      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800a4e2:	69bb      	ldr	r3, [r7, #24]
 800a4e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4e8:	d103      	bne.n	800a4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
        frequency = HAL_RCC_GetSysClockFreq();
 800a4ea:	f7fe ff95 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a4ee:	61f8      	str	r0, [r7, #28]
      break;
 800a4f0:	e194      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a4f2:	69bb      	ldr	r3, [r7, #24]
 800a4f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a4f8:	d109      	bne.n	800a50e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 800a4fa:	4b70      	ldr	r3, [pc, #448]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a502:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a506:	d102      	bne.n	800a50e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        frequency = HSI_VALUE;
 800a508:	4b6d      	ldr	r3, [pc, #436]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800a50a:	61fb      	str	r3, [r7, #28]
 800a50c:	e011      	b.n	800a532 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
      else if((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800a50e:	69bb      	ldr	r3, [r7, #24]
 800a510:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a514:	d10a      	bne.n	800a52c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 800a516:	4b69      	ldr	r3, [pc, #420]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a51c:	f003 0302 	and.w	r3, r3, #2
 800a520:	2b02      	cmp	r3, #2
 800a522:	d103      	bne.n	800a52c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
        frequency = LSE_VALUE;
 800a524:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a528:	61fb      	str	r3, [r7, #28]
 800a52a:	e002      	b.n	800a532 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
        frequency = 0U;
 800a52c:	2300      	movs	r3, #0
 800a52e:	61fb      	str	r3, [r7, #28]
      break;
 800a530:	e174      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a532:	e173      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a534:	4b61      	ldr	r3, [pc, #388]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a53a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a53e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 800a540:	69bb      	ldr	r3, [r7, #24]
 800a542:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a546:	d103      	bne.n	800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        frequency = HAL_RCC_GetSysClockFreq();
 800a548:	f7fe ff66 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a54c:	61f8      	str	r0, [r7, #28]
      break;
 800a54e:	e164      	b.n	800a81a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI1)
 800a550:	69bb      	ldr	r3, [r7, #24]
 800a552:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a556:	d11b      	bne.n	800a590 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
        if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != RESET)
 800a558:	4b58      	ldr	r3, [pc, #352]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a55a:	691b      	ldr	r3, [r3, #16]
 800a55c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a560:	2b00      	cmp	r3, #0
 800a562:	f000 815a 	beq.w	800a81a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a566:	4b55      	ldr	r3, [pc, #340]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a568:	691b      	ldr	r3, [r3, #16]
 800a56a:	0a1b      	lsrs	r3, r3, #8
 800a56c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a570:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	68fa      	ldr	r2, [r7, #12]
 800a576:	fb02 f203 	mul.w	r2, r2, r3
 800a57a:	4b50      	ldr	r3, [pc, #320]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a57c:	691b      	ldr	r3, [r3, #16]
 800a57e:	0e5b      	lsrs	r3, r3, #25
 800a580:	f003 0303 	and.w	r3, r3, #3
 800a584:	3301      	adds	r3, #1
 800a586:	005b      	lsls	r3, r3, #1
 800a588:	fbb2 f3f3 	udiv	r3, r2, r3
 800a58c:	61fb      	str	r3, [r7, #28]
      break;
 800a58e:	e144      	b.n	800a81a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI2)
 800a590:	69bb      	ldr	r3, [r7, #24]
 800a592:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a596:	d11b      	bne.n	800a5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
        if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != RESET)
 800a598:	4b48      	ldr	r3, [pc, #288]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a59a:	695b      	ldr	r3, [r3, #20]
 800a59c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	f000 813a 	beq.w	800a81a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800a5a6:	4b45      	ldr	r3, [pc, #276]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a5a8:	695b      	ldr	r3, [r3, #20]
 800a5aa:	0a1b      	lsrs	r3, r3, #8
 800a5ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a5b0:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	68fa      	ldr	r2, [r7, #12]
 800a5b6:	fb02 f203 	mul.w	r2, r2, r3
 800a5ba:	4b40      	ldr	r3, [pc, #256]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a5bc:	695b      	ldr	r3, [r3, #20]
 800a5be:	0e5b      	lsrs	r3, r3, #25
 800a5c0:	f003 0303 	and.w	r3, r3, #3
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	005b      	lsls	r3, r3, #1
 800a5c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5cc:	61fb      	str	r3, [r7, #28]
      break;
 800a5ce:	e124      	b.n	800a81a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
        frequency = 0U;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	61fb      	str	r3, [r7, #28]
      break;
 800a5d4:	e121      	b.n	800a81a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800a5d6:	4b39      	ldr	r3, [pc, #228]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a5d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a5e0:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d103      	bne.n	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
        frequency = HAL_RCC_GetPCLK2Freq();
 800a5e8:	f7fe ffe6 	bl	80095b8 <HAL_RCC_GetPCLK2Freq>
 800a5ec:	61f8      	str	r0, [r7, #28]
      break;
 800a5ee:	e115      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = HAL_RCC_GetSysClockFreq();
 800a5f0:	f7fe ff12 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a5f4:	61f8      	str	r0, [r7, #28]
      break;
 800a5f6:	e111      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800a5f8:	4b30      	ldr	r3, [pc, #192]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a5fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5fe:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a602:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800a604:	69bb      	ldr	r3, [r7, #24]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d103      	bne.n	800a612 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a60a:	f7fe ffc1 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a60e:	61f8      	str	r0, [r7, #28]
      break;
 800a610:	e104      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800a612:	69bb      	ldr	r3, [r7, #24]
 800a614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a618:	d103      	bne.n	800a622 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        frequency = HAL_RCC_GetSysClockFreq();
 800a61a:	f7fe fefd 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a61e:	61f8      	str	r0, [r7, #28]
      break;
 800a620:	e0fc      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a622:	69bb      	ldr	r3, [r7, #24]
 800a624:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a628:	d109      	bne.n	800a63e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800a62a:	4b24      	ldr	r3, [pc, #144]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a632:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a636:	d102      	bne.n	800a63e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
        frequency = HSI_VALUE;
 800a638:	4b21      	ldr	r3, [pc, #132]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800a63a:	61fb      	str	r3, [r7, #28]
      break;
 800a63c:	e0ee      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800a63e:	2300      	movs	r3, #0
 800a640:	61fb      	str	r3, [r7, #28]
      break;
 800a642:	e0eb      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a644:	4b1d      	ldr	r3, [pc, #116]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a64a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a64e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800a650:	69bb      	ldr	r3, [r7, #24]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d103      	bne.n	800a65e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a656:	f7fe ff9b 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a65a:	61f8      	str	r0, [r7, #28]
      break;
 800a65c:	e0de      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 800a65e:	69bb      	ldr	r3, [r7, #24]
 800a660:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a664:	d103      	bne.n	800a66e <HAL_RCCEx_GetPeriphCLKFreq+0x822>
        frequency = HAL_RCC_GetSysClockFreq();
 800a666:	f7fe fed7 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a66a:	61f8      	str	r0, [r7, #28]
      break;
 800a66c:	e0d6      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a66e:	69bb      	ldr	r3, [r7, #24]
 800a670:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a674:	d109      	bne.n	800a68a <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 800a676:	4b11      	ldr	r3, [pc, #68]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a67e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a682:	d102      	bne.n	800a68a <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
        frequency = HSI_VALUE;
 800a684:	4b0e      	ldr	r3, [pc, #56]	; (800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800a686:	61fb      	str	r3, [r7, #28]
      break;
 800a688:	e0c8      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800a68a:	2300      	movs	r3, #0
 800a68c:	61fb      	str	r3, [r7, #28]
      break;
 800a68e:	e0c5      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800a690:	4b0a      	ldr	r3, [pc, #40]	; (800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800a692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a696:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a69a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 800a69c:	69bb      	ldr	r3, [r7, #24]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d103      	bne.n	800a6aa <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a6a2:	f7fe ff75 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a6a6:	61f8      	str	r0, [r7, #28]
      break;
 800a6a8:	e0b8      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 800a6aa:	69bb      	ldr	r3, [r7, #24]
 800a6ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6b0:	d108      	bne.n	800a6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
        frequency = HAL_RCC_GetSysClockFreq();
 800a6b2:	f7fe feb1 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800a6b6:	61f8      	str	r0, [r7, #28]
      break;
 800a6b8:	e0b0      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a6ba:	bf00      	nop
 800a6bc:	40021000 	.word	0x40021000
 800a6c0:	00f42400 	.word	0x00f42400
      else if((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a6c4:	69bb      	ldr	r3, [r7, #24]
 800a6c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a6ca:	d109      	bne.n	800a6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800a6cc:	4b56      	ldr	r3, [pc, #344]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a6d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6d8:	d102      	bne.n	800a6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
        frequency = HSI_VALUE;
 800a6da:	4b54      	ldr	r3, [pc, #336]	; (800a82c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800a6dc:	61fb      	str	r3, [r7, #28]
      break;
 800a6de:	e09d      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	61fb      	str	r3, [r7, #28]
      break;
 800a6e4:	e09a      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a6e6:	4b50      	ldr	r3, [pc, #320]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a6e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6ec:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800a6f0:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 800a6f2:	69bb      	ldr	r3, [r7, #24]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d103      	bne.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a6f8:	f7fe ff4a 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a6fc:	61f8      	str	r0, [r7, #28]
      break;
 800a6fe:	e08d      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800a700:	69bb      	ldr	r3, [r7, #24]
 800a702:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a706:	d10a      	bne.n	800a71e <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 800a708:	4b47      	ldr	r3, [pc, #284]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a70a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a70e:	f003 0302 	and.w	r3, r3, #2
 800a712:	2b02      	cmp	r3, #2
 800a714:	d103      	bne.n	800a71e <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        frequency = LSI_VALUE;
 800a716:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a71a:	61fb      	str	r3, [r7, #28]
 800a71c:	e01f      	b.n	800a75e <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a71e:	69bb      	ldr	r3, [r7, #24]
 800a720:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a724:	d109      	bne.n	800a73a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
 800a726:	4b40      	ldr	r3, [pc, #256]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a72e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a732:	d102      	bne.n	800a73a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
        frequency = HSI_VALUE;
 800a734:	4b3d      	ldr	r3, [pc, #244]	; (800a82c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800a736:	61fb      	str	r3, [r7, #28]
 800a738:	e011      	b.n	800a75e <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if ((srcclk == RCC_LPTIM1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800a73a:	69bb      	ldr	r3, [r7, #24]
 800a73c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a740:	d10a      	bne.n	800a758 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
 800a742:	4b39      	ldr	r3, [pc, #228]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a748:	f003 0302 	and.w	r3, r3, #2
 800a74c:	2b02      	cmp	r3, #2
 800a74e:	d103      	bne.n	800a758 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
        frequency = LSE_VALUE;
 800a750:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a754:	61fb      	str	r3, [r7, #28]
 800a756:	e002      	b.n	800a75e <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        frequency = 0U;
 800a758:	2300      	movs	r3, #0
 800a75a:	61fb      	str	r3, [r7, #28]
      break;
 800a75c:	e05e      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a75e:	e05d      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a760:	4b31      	ldr	r3, [pc, #196]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a766:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a76a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800a76c:	69bb      	ldr	r3, [r7, #24]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d103      	bne.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a772:	f7fe ff0d 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a776:	61f8      	str	r0, [r7, #28]
      break;
 800a778:	e050      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800a77a:	69bb      	ldr	r3, [r7, #24]
 800a77c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a780:	d10a      	bne.n	800a798 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 800a782:	4b29      	ldr	r3, [pc, #164]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a784:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a788:	f003 0302 	and.w	r3, r3, #2
 800a78c:	2b02      	cmp	r3, #2
 800a78e:	d103      	bne.n	800a798 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
        frequency = LSI_VALUE;
 800a790:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a794:	61fb      	str	r3, [r7, #28]
 800a796:	e01f      	b.n	800a7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a798:	69bb      	ldr	r3, [r7, #24]
 800a79a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a79e:	d109      	bne.n	800a7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
 800a7a0:	4b21      	ldr	r3, [pc, #132]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a7a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7ac:	d102      	bne.n	800a7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        frequency = HSI_VALUE;
 800a7ae:	4b1f      	ldr	r3, [pc, #124]	; (800a82c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800a7b0:	61fb      	str	r3, [r7, #28]
 800a7b2:	e011      	b.n	800a7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if ((srcclk == RCC_LPTIM2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800a7b4:	69bb      	ldr	r3, [r7, #24]
 800a7b6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a7ba:	d10a      	bne.n	800a7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 800a7bc:	4b1a      	ldr	r3, [pc, #104]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a7be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7c2:	f003 0302 	and.w	r3, r3, #2
 800a7c6:	2b02      	cmp	r3, #2
 800a7c8:	d103      	bne.n	800a7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
        frequency = LSE_VALUE;
 800a7ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a7ce:	61fb      	str	r3, [r7, #28]
 800a7d0:	e002      	b.n	800a7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        frequency = 0U;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	61fb      	str	r3, [r7, #28]
      break;
 800a7d6:	e021      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800a7d8:	e020      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800a7da:	4b13      	ldr	r3, [pc, #76]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a7dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7e0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a7e4:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SWPMI1CLKSOURCE_PCLK1)
 800a7e6:	69bb      	ldr	r3, [r7, #24]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d103      	bne.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>
        frequency = HAL_RCC_GetPCLK1Freq();
 800a7ec:	f7fe fed0 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800a7f0:	61f8      	str	r0, [r7, #28]
      break;
 800a7f2:	e013      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_SWPMI1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800a7f4:	69bb      	ldr	r3, [r7, #24]
 800a7f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7fa:	d109      	bne.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 800a7fc:	4b0a      	ldr	r3, [pc, #40]	; (800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a808:	d102      	bne.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
        frequency = HSI_VALUE;
 800a80a:	4b08      	ldr	r3, [pc, #32]	; (800a82c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800a80c:	61fb      	str	r3, [r7, #28]
      break;
 800a80e:	e005      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800a810:	2300      	movs	r3, #0
 800a812:	61fb      	str	r3, [r7, #28]
      break;
 800a814:	e002      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 800a816:	bf00      	nop
 800a818:	e000      	b.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 800a81a:	bf00      	nop
    }
  }

  return(frequency);
 800a81c:	69fb      	ldr	r3, [r7, #28]
}
 800a81e:	4618      	mov	r0, r3
 800a820:	3720      	adds	r7, #32
 800a822:	46bd      	mov	sp, r7
 800a824:	bd80      	pop	{r7, pc}
 800a826:	bf00      	nop
 800a828:	40021000 	.word	0x40021000
 800a82c:	00f42400 	.word	0x00f42400

0800a830 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800a830:	b480      	push	{r7}
 800a832:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800a834:	4a05      	ldr	r2, [pc, #20]	; (800a84c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800a836:	4b05      	ldr	r3, [pc, #20]	; (800a84c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f043 0304 	orr.w	r3, r3, #4
 800a83e:	6013      	str	r3, [r2, #0]
}
 800a840:	bf00      	nop
 800a842:	46bd      	mov	sp, r7
 800a844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a848:	4770      	bx	lr
 800a84a:	bf00      	nop
 800a84c:	40021000 	.word	0x40021000

0800a850 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b084      	sub	sp, #16
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
 800a858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800a85a:	2300      	movs	r3, #0
 800a85c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800a85e:	2300      	movs	r3, #0
 800a860:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a862:	4b73      	ldr	r3, [pc, #460]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a864:	68db      	ldr	r3, [r3, #12]
 800a866:	f003 0303 	and.w	r3, r3, #3
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d018      	beq.n	800a8a0 <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a86e:	4b70      	ldr	r3, [pc, #448]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a870:	68db      	ldr	r3, [r3, #12]
 800a872:	f003 0203 	and.w	r2, r3, #3
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d10d      	bne.n	800a89a <RCCEx_PLLSAI1_Config+0x4a>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
       ||
 800a882:	2b00      	cmp	r3, #0
 800a884:	d009      	beq.n	800a89a <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a886:	4b6a      	ldr	r3, [pc, #424]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a888:	68db      	ldr	r3, [r3, #12]
 800a88a:	091b      	lsrs	r3, r3, #4
 800a88c:	f003 0307 	and.w	r3, r3, #7
 800a890:	1c5a      	adds	r2, r3, #1
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	685b      	ldr	r3, [r3, #4]
       ||
 800a896:	429a      	cmp	r2, r3
 800a898:	d044      	beq.n	800a924 <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 800a89a:	2301      	movs	r3, #1
 800a89c:	73fb      	strb	r3, [r7, #15]
 800a89e:	e041      	b.n	800a924 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	2b02      	cmp	r3, #2
 800a8a6:	d00c      	beq.n	800a8c2 <RCCEx_PLLSAI1_Config+0x72>
 800a8a8:	2b03      	cmp	r3, #3
 800a8aa:	d013      	beq.n	800a8d4 <RCCEx_PLLSAI1_Config+0x84>
 800a8ac:	2b01      	cmp	r3, #1
 800a8ae:	d120      	bne.n	800a8f2 <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a8b0:	4b5f      	ldr	r3, [pc, #380]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f003 0302 	and.w	r3, r3, #2
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d11d      	bne.n	800a8f8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800a8bc:	2301      	movs	r3, #1
 800a8be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a8c0:	e01a      	b.n	800a8f8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a8c2:	4b5b      	ldr	r3, [pc, #364]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d116      	bne.n	800a8fc <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a8d2:	e013      	b.n	800a8fc <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a8d4:	4b56      	ldr	r3, [pc, #344]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d10f      	bne.n	800a900 <RCCEx_PLLSAI1_Config+0xb0>
 800a8e0:	4b53      	ldr	r3, [pc, #332]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d109      	bne.n	800a900 <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a8f0:	e006      	b.n	800a900 <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	73fb      	strb	r3, [r7, #15]
      break;
 800a8f6:	e004      	b.n	800a902 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 800a8f8:	bf00      	nop
 800a8fa:	e002      	b.n	800a902 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 800a8fc:	bf00      	nop
 800a8fe:	e000      	b.n	800a902 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 800a900:	bf00      	nop
    }

    if(status == HAL_OK)
 800a902:	7bfb      	ldrb	r3, [r7, #15]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d10d      	bne.n	800a924 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a908:	4849      	ldr	r0, [pc, #292]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a90a:	4b49      	ldr	r3, [pc, #292]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a90c:	68db      	ldr	r3, [r3, #12]
 800a90e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	6819      	ldr	r1, [r3, #0]
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	685b      	ldr	r3, [r3, #4]
 800a91a:	3b01      	subs	r3, #1
 800a91c:	011b      	lsls	r3, r3, #4
 800a91e:	430b      	orrs	r3, r1
 800a920:	4313      	orrs	r3, r2
 800a922:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a924:	7bfb      	ldrb	r3, [r7, #15]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d17d      	bne.n	800aa26 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a92a:	4a41      	ldr	r2, [pc, #260]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a92c:	4b40      	ldr	r3, [pc, #256]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a934:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a936:	f7f9 fbd9 	bl	80040ec <HAL_GetTick>
 800a93a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 800a93c:	e009      	b.n	800a952 <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a93e:	f7f9 fbd5 	bl	80040ec <HAL_GetTick>
 800a942:	4602      	mov	r2, r0
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	1ad3      	subs	r3, r2, r3
 800a948:	2b02      	cmp	r3, #2
 800a94a:	d902      	bls.n	800a952 <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 800a94c:	2303      	movs	r3, #3
 800a94e:	73fb      	strb	r3, [r7, #15]
        break;
 800a950:	e005      	b.n	800a95e <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 800a952:	4b37      	ldr	r3, [pc, #220]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d1ef      	bne.n	800a93e <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)
 800a95e:	7bfb      	ldrb	r3, [r7, #15]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d160      	bne.n	800aa26 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d111      	bne.n	800a98e <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a96a:	4831      	ldr	r0, [pc, #196]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a96c:	4b30      	ldr	r3, [pc, #192]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a96e:	691b      	ldr	r3, [r3, #16]
 800a970:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800a974:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a978:	687a      	ldr	r2, [r7, #4]
 800a97a:	6892      	ldr	r2, [r2, #8]
 800a97c:	0211      	lsls	r1, r2, #8
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	68d2      	ldr	r2, [r2, #12]
 800a982:	0912      	lsrs	r2, r2, #4
 800a984:	0452      	lsls	r2, r2, #17
 800a986:	430a      	orrs	r2, r1
 800a988:	4313      	orrs	r3, r2
 800a98a:	6103      	str	r3, [r0, #16]
 800a98c:	e027      	b.n	800a9de <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	2b01      	cmp	r3, #1
 800a992:	d112      	bne.n	800a9ba <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a994:	4826      	ldr	r0, [pc, #152]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a996:	4b26      	ldr	r3, [pc, #152]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a998:	691b      	ldr	r3, [r3, #16]
 800a99a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a99e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a9a2:	687a      	ldr	r2, [r7, #4]
 800a9a4:	6892      	ldr	r2, [r2, #8]
 800a9a6:	0211      	lsls	r1, r2, #8
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	6912      	ldr	r2, [r2, #16]
 800a9ac:	0852      	lsrs	r2, r2, #1
 800a9ae:	3a01      	subs	r2, #1
 800a9b0:	0552      	lsls	r2, r2, #21
 800a9b2:	430a      	orrs	r2, r1
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	6103      	str	r3, [r0, #16]
 800a9b8:	e011      	b.n	800a9de <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a9ba:	481d      	ldr	r0, [pc, #116]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9bc:	4b1c      	ldr	r3, [pc, #112]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9be:	691b      	ldr	r3, [r3, #16]
 800a9c0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a9c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a9c8:	687a      	ldr	r2, [r7, #4]
 800a9ca:	6892      	ldr	r2, [r2, #8]
 800a9cc:	0211      	lsls	r1, r2, #8
 800a9ce:	687a      	ldr	r2, [r7, #4]
 800a9d0:	6952      	ldr	r2, [r2, #20]
 800a9d2:	0852      	lsrs	r2, r2, #1
 800a9d4:	3a01      	subs	r2, #1
 800a9d6:	0652      	lsls	r2, r2, #25
 800a9d8:	430a      	orrs	r2, r1
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a9de:	4a14      	ldr	r2, [pc, #80]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9e0:	4b13      	ldr	r3, [pc, #76]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a9e8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9ea:	f7f9 fb7f 	bl	80040ec <HAL_GetTick>
 800a9ee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 800a9f0:	e009      	b.n	800aa06 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a9f2:	f7f9 fb7b 	bl	80040ec <HAL_GetTick>
 800a9f6:	4602      	mov	r2, r0
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	1ad3      	subs	r3, r2, r3
 800a9fc:	2b02      	cmp	r3, #2
 800a9fe:	d902      	bls.n	800aa06 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800aa00:	2303      	movs	r3, #3
 800aa02:	73fb      	strb	r3, [r7, #15]
          break;
 800aa04:	e005      	b.n	800aa12 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 800aa06:	4b0a      	ldr	r3, [pc, #40]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d0ef      	beq.n	800a9f2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800aa12:	7bfb      	ldrb	r3, [r7, #15]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d106      	bne.n	800aa26 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800aa18:	4905      	ldr	r1, [pc, #20]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa1a:	4b05      	ldr	r3, [pc, #20]	; (800aa30 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aa1c:	691a      	ldr	r2, [r3, #16]
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	699b      	ldr	r3, [r3, #24]
 800aa22:	4313      	orrs	r3, r2
 800aa24:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800aa26:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	3710      	adds	r7, #16
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}
 800aa30:	40021000 	.word	0x40021000

0800aa34 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b084      	sub	sp, #16
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
 800aa3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800aa42:	2300      	movs	r3, #0
 800aa44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800aa46:	4b68      	ldr	r3, [pc, #416]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800aa48:	68db      	ldr	r3, [r3, #12]
 800aa4a:	f003 0303 	and.w	r3, r3, #3
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d018      	beq.n	800aa84 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800aa52:	4b65      	ldr	r3, [pc, #404]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800aa54:	68db      	ldr	r3, [r3, #12]
 800aa56:	f003 0203 	and.w	r2, r3, #3
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	429a      	cmp	r2, r3
 800aa60:	d10d      	bne.n	800aa7e <RCCEx_PLLSAI2_Config+0x4a>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
       ||
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d009      	beq.n	800aa7e <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800aa6a:	4b5f      	ldr	r3, [pc, #380]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800aa6c:	68db      	ldr	r3, [r3, #12]
 800aa6e:	091b      	lsrs	r3, r3, #4
 800aa70:	f003 0307 	and.w	r3, r3, #7
 800aa74:	1c5a      	adds	r2, r3, #1
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	685b      	ldr	r3, [r3, #4]
       ||
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d044      	beq.n	800ab08 <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	73fb      	strb	r3, [r7, #15]
 800aa82:	e041      	b.n	800ab08 <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	2b02      	cmp	r3, #2
 800aa8a:	d00c      	beq.n	800aaa6 <RCCEx_PLLSAI2_Config+0x72>
 800aa8c:	2b03      	cmp	r3, #3
 800aa8e:	d013      	beq.n	800aab8 <RCCEx_PLLSAI2_Config+0x84>
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d120      	bne.n	800aad6 <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800aa94:	4b54      	ldr	r3, [pc, #336]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f003 0302 	and.w	r3, r3, #2
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d11d      	bne.n	800aadc <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aaa4:	e01a      	b.n	800aadc <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800aaa6:	4b50      	ldr	r3, [pc, #320]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d116      	bne.n	800aae0 <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 800aab2:	2301      	movs	r3, #1
 800aab4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aab6:	e013      	b.n	800aae0 <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800aab8:	4b4b      	ldr	r3, [pc, #300]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d10f      	bne.n	800aae4 <RCCEx_PLLSAI2_Config+0xb0>
 800aac4:	4b48      	ldr	r3, [pc, #288]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d109      	bne.n	800aae4 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 800aad0:	2301      	movs	r3, #1
 800aad2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aad4:	e006      	b.n	800aae4 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 800aad6:	2301      	movs	r3, #1
 800aad8:	73fb      	strb	r3, [r7, #15]
      break;
 800aada:	e004      	b.n	800aae6 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 800aadc:	bf00      	nop
 800aade:	e002      	b.n	800aae6 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 800aae0:	bf00      	nop
 800aae2:	e000      	b.n	800aae6 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 800aae4:	bf00      	nop
    }

    if(status == HAL_OK)
 800aae6:	7bfb      	ldrb	r3, [r7, #15]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d10d      	bne.n	800ab08 <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800aaec:	483e      	ldr	r0, [pc, #248]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800aaee:	4b3e      	ldr	r3, [pc, #248]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800aaf0:	68db      	ldr	r3, [r3, #12]
 800aaf2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6819      	ldr	r1, [r3, #0]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	3b01      	subs	r3, #1
 800ab00:	011b      	lsls	r3, r3, #4
 800ab02:	430b      	orrs	r3, r1
 800ab04:	4313      	orrs	r3, r2
 800ab06:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800ab08:	7bfb      	ldrb	r3, [r7, #15]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d167      	bne.n	800abde <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800ab0e:	4a36      	ldr	r2, [pc, #216]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ab10:	4b35      	ldr	r3, [pc, #212]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ab18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab1a:	f7f9 fae7 	bl	80040ec <HAL_GetTick>
 800ab1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 800ab20:	e009      	b.n	800ab36 <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ab22:	f7f9 fae3 	bl	80040ec <HAL_GetTick>
 800ab26:	4602      	mov	r2, r0
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	1ad3      	subs	r3, r2, r3
 800ab2c:	2b02      	cmp	r3, #2
 800ab2e:	d902      	bls.n	800ab36 <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 800ab30:	2303      	movs	r3, #3
 800ab32:	73fb      	strb	r3, [r7, #15]
        break;
 800ab34:	e005      	b.n	800ab42 <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 800ab36:	4b2c      	ldr	r3, [pc, #176]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d1ef      	bne.n	800ab22 <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)
 800ab42:	7bfb      	ldrb	r3, [r7, #15]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d14a      	bne.n	800abde <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d111      	bne.n	800ab72 <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ab4e:	4826      	ldr	r0, [pc, #152]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ab50:	4b25      	ldr	r3, [pc, #148]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ab52:	695b      	ldr	r3, [r3, #20]
 800ab54:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800ab58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab5c:	687a      	ldr	r2, [r7, #4]
 800ab5e:	6892      	ldr	r2, [r2, #8]
 800ab60:	0211      	lsls	r1, r2, #8
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	68d2      	ldr	r2, [r2, #12]
 800ab66:	0912      	lsrs	r2, r2, #4
 800ab68:	0452      	lsls	r2, r2, #17
 800ab6a:	430a      	orrs	r2, r1
 800ab6c:	4313      	orrs	r3, r2
 800ab6e:	6143      	str	r3, [r0, #20]
 800ab70:	e011      	b.n	800ab96 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ab72:	481d      	ldr	r0, [pc, #116]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ab74:	4b1c      	ldr	r3, [pc, #112]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ab76:	695b      	ldr	r3, [r3, #20]
 800ab78:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800ab7c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ab80:	687a      	ldr	r2, [r7, #4]
 800ab82:	6892      	ldr	r2, [r2, #8]
 800ab84:	0211      	lsls	r1, r2, #8
 800ab86:	687a      	ldr	r2, [r7, #4]
 800ab88:	6912      	ldr	r2, [r2, #16]
 800ab8a:	0852      	lsrs	r2, r2, #1
 800ab8c:	3a01      	subs	r2, #1
 800ab8e:	0652      	lsls	r2, r2, #25
 800ab90:	430a      	orrs	r2, r1
 800ab92:	4313      	orrs	r3, r2
 800ab94:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800ab96:	4a14      	ldr	r2, [pc, #80]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ab98:	4b13      	ldr	r3, [pc, #76]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aba0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aba2:	f7f9 faa3 	bl	80040ec <HAL_GetTick>
 800aba6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 800aba8:	e009      	b.n	800abbe <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800abaa:	f7f9 fa9f 	bl	80040ec <HAL_GetTick>
 800abae:	4602      	mov	r2, r0
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	1ad3      	subs	r3, r2, r3
 800abb4:	2b02      	cmp	r3, #2
 800abb6:	d902      	bls.n	800abbe <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800abb8:	2303      	movs	r3, #3
 800abba:	73fb      	strb	r3, [r7, #15]
          break;
 800abbc:	e005      	b.n	800abca <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 800abbe:	4b0a      	ldr	r3, [pc, #40]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d0ef      	beq.n	800abaa <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800abca:	7bfb      	ldrb	r3, [r7, #15]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d106      	bne.n	800abde <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800abd0:	4905      	ldr	r1, [pc, #20]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800abd2:	4b05      	ldr	r3, [pc, #20]	; (800abe8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800abd4:	695a      	ldr	r2, [r3, #20]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	695b      	ldr	r3, [r3, #20]
 800abda:	4313      	orrs	r3, r2
 800abdc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800abde:	7bfb      	ldrb	r3, [r7, #15]
}
 800abe0:	4618      	mov	r0, r3
 800abe2:	3710      	adds	r7, #16
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}
 800abe8:	40021000 	.word	0x40021000

0800abec <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b086      	sub	sp, #24
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	60f8      	str	r0, [r7, #12]
 800abf4:	60b9      	str	r1, [r7, #8]
 800abf6:	607a      	str	r2, [r7, #4]
 800abf8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800abfa:	2300      	movs	r3, #0
 800abfc:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));
  
  switch(protocol)
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	2b04      	cmp	r3, #4
 800ac02:	d81f      	bhi.n	800ac44 <HAL_SAI_InitProtocol+0x58>
 800ac04:	a201      	add	r2, pc, #4	; (adr r2, 800ac0c <HAL_SAI_InitProtocol+0x20>)
 800ac06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac0a:	bf00      	nop
 800ac0c:	0800ac21 	.word	0x0800ac21
 800ac10:	0800ac21 	.word	0x0800ac21
 800ac14:	0800ac21 	.word	0x0800ac21
 800ac18:	0800ac33 	.word	0x0800ac33
 800ac1c:	0800ac33 	.word	0x0800ac33
  {
  case SAI_I2S_STANDARD :
  case SAI_I2S_MSBJUSTIFIED :
  case SAI_I2S_LSBJUSTIFIED :
    status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	687a      	ldr	r2, [r7, #4]
 800ac24:	68b9      	ldr	r1, [r7, #8]
 800ac26:	68f8      	ldr	r0, [r7, #12]
 800ac28:	f000 fc7a 	bl	800b520 <SAI_InitI2S>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	75fb      	strb	r3, [r7, #23]
    break;
 800ac30:	e00b      	b.n	800ac4a <HAL_SAI_InitProtocol+0x5e>
  case SAI_PCM_LONG :
  case SAI_PCM_SHORT :
    status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	687a      	ldr	r2, [r7, #4]
 800ac36:	68b9      	ldr	r1, [r7, #8]
 800ac38:	68f8      	ldr	r0, [r7, #12]
 800ac3a:	f000 fd25 	bl	800b688 <SAI_InitPCM>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	75fb      	strb	r3, [r7, #23]
    break;
 800ac42:	e002      	b.n	800ac4a <HAL_SAI_InitProtocol+0x5e>
  default :
    status = HAL_ERROR;
 800ac44:	2301      	movs	r3, #1
 800ac46:	75fb      	strb	r3, [r7, #23]
    break;
 800ac48:	bf00      	nop
  }
  
  if(status == HAL_OK)
 800ac4a:	7dfb      	ldrb	r3, [r7, #23]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d104      	bne.n	800ac5a <HAL_SAI_InitProtocol+0x6e>
  {
    status = HAL_SAI_Init(hsai);
 800ac50:	68f8      	ldr	r0, [r7, #12]
 800ac52:	f000 f807 	bl	800ac64 <HAL_SAI_Init>
 800ac56:	4603      	mov	r3, r0
 800ac58:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800ac5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	3718      	adds	r7, #24
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}

0800ac64 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b088      	sub	sp, #32
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits  = 0;
 800ac70:	2300      	movs	r3, #0
 800ac72:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800ac74:	2300      	movs	r3, #0
 800ac76:	617b      	str	r3, [r7, #20]
  
  /* Check the SAI handle allocation */
  if(hsai == NULL)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d101      	bne.n	800ac82 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800ac7e:	2301      	movs	r3, #1
 800ac80:	e14a      	b.n	800af18 <HAL_SAI_Init+0x2b4>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->State == HAL_SAI_STATE_RESET)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800ac88:	b2db      	uxtb	r3, r3
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d106      	bne.n	800ac9c <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2200      	movs	r2, #0
 800ac92:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800ac96:	6878      	ldr	r0, [r7, #4]
 800ac98:	f7f6 fc6e 	bl	8001578 <HAL_SAI_MspInit>
  }
  
  hsai->State = HAL_SAI_STATE_BUSY;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2202      	movs	r2, #2
 800aca0:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f000 fda9 	bl	800b7fc <SAI_Disable>
  
  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	68db      	ldr	r3, [r3, #12]
 800acae:	2b01      	cmp	r3, #1
 800acb0:	d007      	beq.n	800acc2 <HAL_SAI_Init+0x5e>
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	d302      	bcc.n	800acbc <HAL_SAI_Init+0x58>
 800acb6:	2b02      	cmp	r3, #2
 800acb8:	d006      	beq.n	800acc8 <HAL_SAI_Init+0x64>
 800acba:	e008      	b.n	800acce <HAL_SAI_Init+0x6a>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800acbc:	2300      	movs	r3, #0
 800acbe:	61fb      	str	r3, [r7, #28]
      break;
 800acc0:	e005      	b.n	800acce <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800acc2:	2310      	movs	r3, #16
 800acc4:	61fb      	str	r3, [r7, #28]
      break;
 800acc6:	e002      	b.n	800acce <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800acc8:	2320      	movs	r3, #32
 800acca:	61fb      	str	r3, [r7, #28]
      break;
 800accc:	bf00      	nop
  }
  
  switch(hsai->Init.Synchro)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	2b03      	cmp	r3, #3
 800acd4:	d81d      	bhi.n	800ad12 <HAL_SAI_Init+0xae>
 800acd6:	a201      	add	r2, pc, #4	; (adr r2, 800acdc <HAL_SAI_Init+0x78>)
 800acd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acdc:	0800aced 	.word	0x0800aced
 800ace0:	0800acf3 	.word	0x0800acf3
 800ace4:	0800acfb 	.word	0x0800acfb
 800ace8:	0800ad03 	.word	0x0800ad03
  {
    case SAI_ASYNCHRONOUS :
      {
        syncen_bits = 0;
 800acec:	2300      	movs	r3, #0
 800acee:	617b      	str	r3, [r7, #20]
      }
      break;
 800acf0:	e00f      	b.n	800ad12 <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS :
      {
        syncen_bits = SAI_xCR1_SYNCEN_0;
 800acf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acf6:	617b      	str	r3, [r7, #20]
      }
      break;
 800acf8:	e00b      	b.n	800ad12 <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 800acfa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800acfe:	617b      	str	r3, [r7, #20]
      }
      break;
 800ad00:	e007      	b.n	800ad12 <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 800ad02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ad06:	617b      	str	r3, [r7, #20]
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800ad08:	69fb      	ldr	r3, [r7, #28]
 800ad0a:	f043 0301 	orr.w	r3, r3, #1
 800ad0e:	61fb      	str	r3, [r7, #28]
      }
      break;
 800ad10:	bf00      	nop
  
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	4a82      	ldr	r2, [pc, #520]	; (800af20 <HAL_SAI_Init+0x2bc>)
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d004      	beq.n	800ad26 <HAL_SAI_Init+0xc2>
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a80      	ldr	r2, [pc, #512]	; (800af24 <HAL_SAI_Init+0x2c0>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d103      	bne.n	800ad2e <HAL_SAI_Init+0xca>
  {
    SAI1->GCR = tmpregisterGCR;
 800ad26:	4a80      	ldr	r2, [pc, #512]	; (800af28 <HAL_SAI_Init+0x2c4>)
 800ad28:	69fb      	ldr	r3, [r7, #28]
 800ad2a:	6013      	str	r3, [r2, #0]
 800ad2c:	e002      	b.n	800ad34 <HAL_SAI_Init+0xd0>
  }
  else 
  {
    SAI2->GCR = tmpregisterGCR;
 800ad2e:	4a7f      	ldr	r2, [pc, #508]	; (800af2c <HAL_SAI_Init+0x2c8>)
 800ad30:	69fb      	ldr	r3, [r7, #28]
 800ad32:	6013      	str	r3, [r2, #0]
  
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
       /* STM32L496xx || STM32L4A6xx || */
       /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	69db      	ldr	r3, [r3, #28]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d043      	beq.n	800adc4 <HAL_SAI_Init+0x160>
  {
    uint32_t freq = 0;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	613b      	str	r3, [r7, #16]
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4a76      	ldr	r2, [pc, #472]	; (800af20 <HAL_SAI_Init+0x2bc>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d004      	beq.n	800ad54 <HAL_SAI_Init+0xf0>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4a75      	ldr	r2, [pc, #468]	; (800af24 <HAL_SAI_Init+0x2c0>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d104      	bne.n	800ad5e <HAL_SAI_Init+0xfa>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800ad54:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ad58:	f7ff f878 	bl	8009e4c <HAL_RCCEx_GetPeriphCLKFreq>
 800ad5c:	6138      	str	r0, [r7, #16]
    }
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	4a73      	ldr	r2, [pc, #460]	; (800af30 <HAL_SAI_Init+0x2cc>)
 800ad64:	4293      	cmp	r3, r2
 800ad66:	d004      	beq.n	800ad72 <HAL_SAI_Init+0x10e>
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	4a71      	ldr	r2, [pc, #452]	; (800af34 <HAL_SAI_Init+0x2d0>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d104      	bne.n	800ad7c <HAL_SAI_Init+0x118>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800ad72:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800ad76:	f7ff f869 	bl	8009e4c <HAL_RCCEx_GetPeriphCLKFreq>
 800ad7a:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800ad7c:	693a      	ldr	r2, [r7, #16]
 800ad7e:	4613      	mov	r3, r2
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	4413      	add	r3, r2
 800ad84:	005b      	lsls	r3, r3, #1
 800ad86:	461a      	mov	r2, r3
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	69db      	ldr	r3, [r3, #28]
 800ad8c:	025b      	lsls	r3, r3, #9
 800ad8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad92:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	4a68      	ldr	r2, [pc, #416]	; (800af38 <HAL_SAI_Init+0x2d4>)
 800ad98:	fba2 2303 	umull	r2, r3, r2, r3
 800ad9c:	08da      	lsrs	r2, r3, #3
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	621a      	str	r2, [r3, #32]
    
    /* Round result to the nearest integer */
    if((tmpval % 10) > 8)
 800ada2:	68f9      	ldr	r1, [r7, #12]
 800ada4:	4b64      	ldr	r3, [pc, #400]	; (800af38 <HAL_SAI_Init+0x2d4>)
 800ada6:	fba3 2301 	umull	r2, r3, r3, r1
 800adaa:	08da      	lsrs	r2, r3, #3
 800adac:	4613      	mov	r3, r2
 800adae:	009b      	lsls	r3, r3, #2
 800adb0:	4413      	add	r3, r2
 800adb2:	005b      	lsls	r3, r3, #1
 800adb4:	1aca      	subs	r2, r1, r3
 800adb6:	2a08      	cmp	r2, #8
 800adb8:	d904      	bls.n	800adc4 <HAL_SAI_Init+0x160>
    {
      hsai->Init.Mckdiv+= 1;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6a1b      	ldr	r3, [r3, #32]
 800adbe:	1c5a      	adds	r2, r3, #1
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  
  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	685b      	ldr	r3, [r3, #4]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d003      	beq.n	800add4 <HAL_SAI_Init+0x170>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	685b      	ldr	r3, [r3, #4]
 800add0:	2b02      	cmp	r3, #2
 800add2:	d109      	bne.n	800ade8 <HAL_SAI_Init+0x184>
  { /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800add8:	2b01      	cmp	r3, #1
 800adda:	d101      	bne.n	800ade0 <HAL_SAI_Init+0x17c>
 800addc:	2300      	movs	r3, #0
 800adde:	e001      	b.n	800ade4 <HAL_SAI_Init+0x180>
 800ade0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ade4:	61bb      	str	r3, [r7, #24]
 800ade6:	e008      	b.n	800adfa <HAL_SAI_Init+0x196>
  }
  else
  { /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adec:	2b01      	cmp	r3, #1
 800adee:	d102      	bne.n	800adf6 <HAL_SAI_Init+0x192>
 800adf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800adf4:	e000      	b.n	800adf8 <HAL_SAI_Init+0x194>
 800adf6:	2300      	movs	r3, #0
 800adf8:	61bb      	str	r3, [r7, #24]
                        ckstr_bits | syncen_bits |                             \
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                        hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681a      	ldr	r2, [r3, #0]
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	6819      	ldr	r1, [r3, #0]
 800ae04:	4b4d      	ldr	r3, [pc, #308]	; (800af3c <HAL_SAI_Init+0x2d8>)
 800ae06:	400b      	ands	r3, r1
 800ae08:	6013      	str	r3, [r2, #0]
                         SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                         SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                         SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);
  
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	687a      	ldr	r2, [r7, #4]
 800ae10:	6812      	ldr	r2, [r2, #0]
 800ae12:	6811      	ldr	r1, [r2, #0]
 800ae14:	687a      	ldr	r2, [r7, #4]
 800ae16:	6850      	ldr	r0, [r2, #4]
 800ae18:	687a      	ldr	r2, [r7, #4]
 800ae1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ae1c:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ae1e:	687a      	ldr	r2, [r7, #4]
 800ae20:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ae22:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ae28:	4310      	orrs	r0, r2
 800ae2a:	69ba      	ldr	r2, [r7, #24]
 800ae2c:	4310      	orrs	r0, r2
                        ckstr_bits | syncen_bits |                             \
 800ae2e:	697a      	ldr	r2, [r7, #20]
 800ae30:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	6a52      	ldr	r2, [r2, #36]	; 0x24
                        ckstr_bits | syncen_bits |                             \
 800ae36:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ae38:	687a      	ldr	r2, [r7, #4]
 800ae3a:	6912      	ldr	r2, [r2, #16]
 800ae3c:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800ae3e:	687a      	ldr	r2, [r7, #4]
 800ae40:	6952      	ldr	r2, [r2, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ae42:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800ae44:	687a      	ldr	r2, [r7, #4]
 800ae46:	6a12      	ldr	r2, [r2, #32]
 800ae48:	0512      	lsls	r2, r2, #20
 800ae4a:	4302      	orrs	r2, r0
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ae4c:	430a      	orrs	r2, r1
 800ae4e:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* SAI CR2 Configuration */
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681a      	ldr	r2, [r3, #0]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	685b      	ldr	r3, [r3, #4]
 800ae5a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800ae5e:	f023 030f 	bic.w	r3, r3, #15
 800ae62:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	687a      	ldr	r2, [r7, #4]
 800ae6a:	6812      	ldr	r2, [r2, #0]
 800ae6c:	6851      	ldr	r1, [r2, #4]
 800ae6e:	687a      	ldr	r2, [r7, #4]
 800ae70:	6990      	ldr	r0, [r2, #24]
 800ae72:	687a      	ldr	r2, [r7, #4]
 800ae74:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800ae76:	4310      	orrs	r0, r2
 800ae78:	687a      	ldr	r2, [r7, #4]
 800ae7a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ae7c:	4302      	orrs	r2, r0
 800ae7e:	430a      	orrs	r2, r1
 800ae80:	605a      	str	r2, [r3, #4]
  
  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681a      	ldr	r2, [r3, #0]
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	6899      	ldr	r1, [r3, #8]
 800ae8c:	4b2c      	ldr	r3, [pc, #176]	; (800af40 <HAL_SAI_Init+0x2dc>)
 800ae8e:	400b      	ands	r3, r1
 800ae90:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	687a      	ldr	r2, [r7, #4]
 800ae98:	6812      	ldr	r2, [r2, #0]
 800ae9a:	6891      	ldr	r1, [r2, #8]
 800ae9c:	687a      	ldr	r2, [r7, #4]
 800ae9e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800aea0:	1e50      	subs	r0, r2, #1
                          hsai->FrameInit.FSOffset |
 800aea2:	687a      	ldr	r2, [r7, #4]
 800aea4:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 800aea6:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSDefinition |
 800aea8:	687a      	ldr	r2, [r7, #4]
 800aeaa:	6c92      	ldr	r2, [r2, #72]	; 0x48
                          hsai->FrameInit.FSOffset |
 800aeac:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSPolarity   |
 800aeae:	687a      	ldr	r2, [r7, #4]
 800aeb0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                          hsai->FrameInit.FSDefinition |
 800aeb2:	4310      	orrs	r0, r2
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800aeb8:	3a01      	subs	r2, #1
 800aeba:	0212      	lsls	r2, r2, #8
                          hsai->FrameInit.FSPolarity   |
 800aebc:	4302      	orrs	r2, r0
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 800aebe:	430a      	orrs	r2, r1
 800aec0:	609a      	str	r2, [r3, #8]
  
  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681a      	ldr	r2, [r3, #0]
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	68d9      	ldr	r1, [r3, #12]
 800aecc:	f24f 0320 	movw	r3, #61472	; 0xf020
 800aed0:	400b      	ands	r3, r1
 800aed2:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN ));
  
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	687a      	ldr	r2, [r7, #4]
 800aeda:	6812      	ldr	r2, [r2, #0]
 800aedc:	68d1      	ldr	r1, [r2, #12]
 800aede:	687a      	ldr	r2, [r7, #4]
 800aee0:	6d50      	ldr	r0, [r2, #84]	; 0x54
 800aee2:	687a      	ldr	r2, [r7, #4]
 800aee4:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800aee6:	4310      	orrs	r0, r2
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800aee8:	687a      	ldr	r2, [r7, #4]
 800aeea:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800aeec:	0412      	lsls	r2, r2, #16
 800aeee:	4310      	orrs	r0, r2
 800aef0:	687a      	ldr	r2, [r7, #4]
 800aef2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800aef4:	3a01      	subs	r2, #1
 800aef6:	0212      	lsls	r2, r2, #8
 800aef8:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800aefa:	430a      	orrs	r2, r1
 800aefc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2200      	movs	r2, #0
 800af02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2201      	movs	r2, #1
 800af0a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2200      	movs	r2, #0
 800af12:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 800af16:	2300      	movs	r3, #0
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3720      	adds	r7, #32
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}
 800af20:	40015404 	.word	0x40015404
 800af24:	40015424 	.word	0x40015424
 800af28:	40015400 	.word	0x40015400
 800af2c:	40015800 	.word	0x40015800
 800af30:	40015804 	.word	0x40015804
 800af34:	40015824 	.word	0x40015824
 800af38:	cccccccd 	.word	0xcccccccd
 800af3c:	ff05c010 	.word	0xff05c010
 800af40:	fff88000 	.word	0xfff88000

0800af44 <HAL_SAI_DMAPause>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAPause(SAI_HandleTypeDef *hsai)
{
 800af44:	b480      	push	{r7}
 800af46:	b083      	sub	sp, #12
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsai);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800af52:	2b01      	cmp	r3, #1
 800af54:	d101      	bne.n	800af5a <HAL_SAI_DMAPause+0x16>
 800af56:	2302      	movs	r3, #2
 800af58:	e010      	b.n	800af7c <HAL_SAI_DMAPause+0x38>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2201      	movs	r2, #1
 800af5e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  /* Pause the audio file playing by disabling the SAI DMA requests */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	687a      	ldr	r2, [r7, #4]
 800af68:	6812      	ldr	r2, [r2, #0]
 800af6a:	6812      	ldr	r2, [r2, #0]
 800af6c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800af70:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2200      	movs	r2, #0
 800af76:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 800af7a:	2300      	movs	r3, #0
}
 800af7c:	4618      	mov	r0, r3
 800af7e:	370c      	adds	r7, #12
 800af80:	46bd      	mov	sp, r7
 800af82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af86:	4770      	bx	lr

0800af88 <HAL_SAI_DMAResume>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAResume(SAI_HandleTypeDef *hsai)
{
 800af88:	b480      	push	{r7}
 800af8a:	b083      	sub	sp, #12
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsai);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800af96:	2b01      	cmp	r3, #1
 800af98:	d101      	bne.n	800af9e <HAL_SAI_DMAResume+0x16>
 800af9a:	2302      	movs	r3, #2
 800af9c:	e01f      	b.n	800afde <HAL_SAI_DMAResume+0x56>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2201      	movs	r2, #1
 800afa2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  /* Enable the SAI DMA requests */
  hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	687a      	ldr	r2, [r7, #4]
 800afac:	6812      	ldr	r2, [r2, #0]
 800afae:	6812      	ldr	r2, [r2, #0]
 800afb0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800afb4:	601a      	str	r2, [r3, #0]
  
  /* If the SAI peripheral is still not enabled, enable it */
  if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d107      	bne.n	800afd4 <HAL_SAI_DMAResume+0x4c>
  {
    /* Enable SAI peripheral */
    __HAL_SAI_ENABLE(hsai);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	687a      	ldr	r2, [r7, #4]
 800afca:	6812      	ldr	r2, [r2, #0]
 800afcc:	6812      	ldr	r2, [r2, #0]
 800afce:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800afd2:	601a      	str	r2, [r3, #0]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2200      	movs	r2, #0
 800afd8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 800afdc:	2300      	movs	r3, #0
}
 800afde:	4618      	mov	r0, r3
 800afe0:	370c      	adds	r7, #12
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr

0800afea <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 800afea:	b580      	push	{r7, lr}
 800afec:	b082      	sub	sp, #8
 800afee:	af00      	add	r7, sp, #0
 800aff0:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsai);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800aff8:	2b01      	cmp	r3, #1
 800affa:	d101      	bne.n	800b000 <HAL_SAI_DMAStop+0x16>
 800affc:	2302      	movs	r3, #2
 800affe:	e03b      	b.n	800b078 <HAL_SAI_DMAStop+0x8e>
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2201      	movs	r2, #1
 800b004:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	687a      	ldr	r2, [r7, #4]
 800b00e:	6812      	ldr	r2, [r2, #0]
 800b010:	6812      	ldr	r2, [r2, #0]
 800b012:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b016:	601a      	str	r2, [r3, #0]
  
  /* Abort the SAI DMA Streams */
  if(hsai->hdmatx != NULL)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d009      	beq.n	800b034 <HAL_SAI_DMAStop+0x4a>
  {
    if(HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b024:	4618      	mov	r0, r3
 800b026:	f7f9 fdc3 	bl	8004bb0 <HAL_DMA_Abort>
 800b02a:	4603      	mov	r3, r0
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d001      	beq.n	800b034 <HAL_SAI_DMAStop+0x4a>
    {
      return HAL_ERROR;
 800b030:	2301      	movs	r3, #1
 800b032:	e021      	b.n	800b078 <HAL_SAI_DMAStop+0x8e>
    }
  }
  
  if(hsai->hdmarx != NULL)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d009      	beq.n	800b050 <HAL_SAI_DMAStop+0x66>
  {
    if(HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b040:	4618      	mov	r0, r3
 800b042:	f7f9 fdb5 	bl	8004bb0 <HAL_DMA_Abort>
 800b046:	4603      	mov	r3, r0
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d001      	beq.n	800b050 <HAL_SAI_DMAStop+0x66>
    {
      return HAL_ERROR;
 800b04c:	2301      	movs	r3, #1
 800b04e:	e013      	b.n	800b078 <HAL_SAI_DMAStop+0x8e>
    }
  }
  
  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 fbd3 	bl	800b7fc <SAI_Disable>
  
  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	687a      	ldr	r2, [r7, #4]
 800b05c:	6812      	ldr	r2, [r2, #0]
 800b05e:	6852      	ldr	r2, [r2, #4]
 800b060:	f042 0208 	orr.w	r2, r2, #8
 800b064:	605a      	str	r2, [r3, #4]

  hsai->State = HAL_SAI_STATE_READY;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	2201      	movs	r2, #1
 800b06a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2200      	movs	r2, #0
 800b072:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 800b076:	2300      	movs	r3, #0
}
 800b078:	4618      	mov	r0, r3
 800b07a:	3708      	adds	r7, #8
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}

0800b080 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b082      	sub	sp, #8
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsai);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800b08e:	2b01      	cmp	r3, #1
 800b090:	d101      	bne.n	800b096 <HAL_SAI_Abort+0x16>
 800b092:	2302      	movs	r3, #2
 800b094:	e04c      	b.n	800b130 <HAL_SAI_Abort+0xb0>
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2201      	movs	r2, #1
 800b09a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  /* Check SAI DMA is enabled or not */
  if((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b0ac:	d123      	bne.n	800b0f6 <HAL_SAI_Abort+0x76>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	6812      	ldr	r2, [r2, #0]
 800b0b6:	6812      	ldr	r2, [r2, #0]
 800b0b8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b0bc:	601a      	str	r2, [r3, #0]
    
    /* Abort the SAI DMA Streams */
    if(hsai->hdmatx != NULL)
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d009      	beq.n	800b0da <HAL_SAI_Abort+0x5a>
    {
      if(HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f7f9 fd70 	bl	8004bb0 <HAL_DMA_Abort>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d001      	beq.n	800b0da <HAL_SAI_Abort+0x5a>
      {
        return HAL_ERROR;
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	e02a      	b.n	800b130 <HAL_SAI_Abort+0xb0>
      }
    }
    
    if(hsai->hdmarx != NULL)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d009      	beq.n	800b0f6 <HAL_SAI_Abort+0x76>
    {
      if(HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f7f9 fd62 	bl	8004bb0 <HAL_DMA_Abort>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d001      	beq.n	800b0f6 <HAL_SAI_Abort+0x76>
      {
        return HAL_ERROR;
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	e01c      	b.n	800b130 <HAL_SAI_Abort+0xb0>
      }
    }
  }
  
  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f04f 32ff 	mov.w	r2, #4294967295
 800b106:	619a      	str	r2, [r3, #24]
  
  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 fb77 	bl	800b7fc <SAI_Disable>
  
  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	687a      	ldr	r2, [r7, #4]
 800b114:	6812      	ldr	r2, [r2, #0]
 800b116:	6852      	ldr	r2, [r2, #4]
 800b118:	f042 0208 	orr.w	r2, r2, #8
 800b11c:	605a      	str	r2, [r3, #4]
  
  hsai->State = HAL_SAI_STATE_READY;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2201      	movs	r2, #1
 800b122:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2200      	movs	r2, #0
 800b12a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 800b12e:	2300      	movs	r3, #0
}
 800b130:	4618      	mov	r0, r3
 800b132:	3708      	adds	r7, #8
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b086      	sub	sp, #24
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	60b9      	str	r1, [r7, #8]
 800b142:	4613      	mov	r3, r2
 800b144:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800b146:	f7f8 ffd1 	bl	80040ec <HAL_GetTick>
 800b14a:	6178      	str	r0, [r7, #20]

  if((pData == NULL) || (Size == 0))
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d002      	beq.n	800b158 <HAL_SAI_Transmit_DMA+0x20>
 800b152:	88fb      	ldrh	r3, [r7, #6]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d101      	bne.n	800b15c <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800b158:	2301      	movs	r3, #1
 800b15a:	e093      	b.n	800b284 <HAL_SAI_Transmit_DMA+0x14c>
  }
  
  if(hsai->State == HAL_SAI_STATE_READY)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b162:	b2db      	uxtb	r3, r3
 800b164:	2b01      	cmp	r3, #1
 800b166:	f040 808c 	bne.w	800b282 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800b170:	2b01      	cmp	r3, #1
 800b172:	d101      	bne.n	800b178 <HAL_SAI_Transmit_DMA+0x40>
 800b174:	2302      	movs	r3, #2
 800b176:	e085      	b.n	800b284 <HAL_SAI_Transmit_DMA+0x14c>
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	2201      	movs	r2, #1
 800b17c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    hsai->pBuffPtr = pData;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	68ba      	ldr	r2, [r7, #8]
 800b184:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	88fa      	ldrh	r2, [r7, #6]
 800b18a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	88fa      	ldrh	r2, [r7, #6]
 800b192:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	2200      	movs	r2, #0
 800b19a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2212      	movs	r2, #18
 800b1a2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
    
    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1aa:	4a38      	ldr	r2, [pc, #224]	; (800b28c <HAL_SAI_Transmit_DMA+0x154>)
 800b1ac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1b2:	4a37      	ldr	r2, [pc, #220]	; (800b290 <HAL_SAI_Transmit_DMA+0x158>)
 800b1b4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1ba:	4a36      	ldr	r2, [pc, #216]	; (800b294 <HAL_SAI_Transmit_DMA+0x15c>)
 800b1bc:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Enable the Tx DMA Stream */
    if(HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b1ce:	4619      	mov	r1, r3
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	331c      	adds	r3, #28
 800b1d6:	461a      	mov	r2, r3
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800b1de:	f7f9 fc87 	bl	8004af0 <HAL_DMA_Start_IT>
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d005      	beq.n	800b1f4 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	e047      	b.n	800b284 <HAL_SAI_Transmit_DMA+0x14c>
    }
    
    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800b1f4:	2100      	movs	r1, #0
 800b1f6:	68f8      	ldr	r0, [r7, #12]
 800b1f8:	f000 faca 	bl	800b790 <SAI_InterruptFlag>
 800b1fc:	4601      	mov	r1, r0
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	68fa      	ldr	r2, [r7, #12]
 800b204:	6812      	ldr	r2, [r2, #0]
 800b206:	6912      	ldr	r2, [r2, #16]
 800b208:	430a      	orrs	r2, r1
 800b20a:	611a      	str	r2, [r3, #16]
    
    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	68fa      	ldr	r2, [r7, #12]
 800b212:	6812      	ldr	r2, [r2, #0]
 800b214:	6812      	ldr	r2, [r2, #0]
 800b216:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800b21a:	601a      	str	r2, [r3, #0]
    
    /* Wait untill FIFO is not empty */
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800b21c:	e015      	b.n	800b24a <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800b21e:	f7f8 ff65 	bl	80040ec <HAL_GetTick>
 800b222:	4602      	mov	r2, r0
 800b224:	697b      	ldr	r3, [r7, #20]
 800b226:	1ad3      	subs	r3, r2, r3
 800b228:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b22c:	d90d      	bls.n	800b24a <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b234:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        
        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	2200      	movs	r2, #0
 800b242:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800b246:	2303      	movs	r3, #3
 800b248:	e01c      	b.n	800b284 <HAL_SAI_Transmit_DMA+0x14c>
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	695b      	ldr	r3, [r3, #20]
 800b250:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800b254:	2b00      	cmp	r3, #0
 800b256:	d0e2      	beq.n	800b21e <HAL_SAI_Transmit_DMA+0xe6>
      }
    }
    
    /* Check if the SAI is already enabled */
    if((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b262:	2b00      	cmp	r3, #0
 800b264:	d107      	bne.n	800b276 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	68fa      	ldr	r2, [r7, #12]
 800b26c:	6812      	ldr	r2, [r2, #0]
 800b26e:	6812      	ldr	r2, [r2, #0]
 800b270:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800b274:	601a      	str	r2, [r3, #0]
    }
    
    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2200      	movs	r2, #0
 800b27a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    return HAL_OK;
 800b27e:	2300      	movs	r3, #0
 800b280:	e000      	b.n	800b284 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800b282:	2302      	movs	r3, #2
  }
}
 800b284:	4618      	mov	r0, r3
 800b286:	3718      	adds	r7, #24
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}
 800b28c:	0800b8bf 	.word	0x0800b8bf
 800b290:	0800b85b 	.word	0x0800b85b
 800b294:	0800b8db 	.word	0x0800b8db

0800b298 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b086      	sub	sp, #24
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  if(hsai->State != HAL_SAI_STATE_RESET)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b2a6:	b2db      	uxtb	r3, r3
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	f000 8132 	beq.w	800b512 <HAL_SAI_IRQHandler+0x27a>
  {
    uint32_t itflags = hsai->Instance->SR;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	695b      	ldr	r3, [r3, #20]
 800b2b4:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	691b      	ldr	r3, [r3, #16]
 800b2bc:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;
    
    /* SAI Fifo request interrupt occured ------------------------------------*/
    if(((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	f003 0308 	and.w	r3, r3, #8
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d009      	beq.n	800b2e4 <HAL_SAI_IRQHandler+0x4c>
 800b2d0:	693b      	ldr	r3, [r7, #16]
 800b2d2:	f003 0308 	and.w	r3, r3, #8
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d004      	beq.n	800b2e4 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	4798      	blx	r3
 800b2e2:	e116      	b.n	800b512 <HAL_SAI_IRQHandler+0x27a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	f003 0301 	and.w	r3, r3, #1
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d01e      	beq.n	800b32c <HAL_SAI_IRQHandler+0x94>
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	f003 0301 	and.w	r3, r3, #1
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d019      	beq.n	800b32c <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	2201      	movs	r2, #1
 800b2fe:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b306:	b2db      	uxtb	r3, r3
 800b308:	2b22      	cmp	r3, #34	; 0x22
 800b30a:	d101      	bne.n	800b310 <HAL_SAI_IRQHandler+0x78>
 800b30c:	2301      	movs	r3, #1
 800b30e:	e000      	b.n	800b312 <HAL_SAI_IRQHandler+0x7a>
 800b310:	2302      	movs	r3, #2
 800b312:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	431a      	orrs	r2, r3
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
      HAL_SAI_ErrorCallback(hsai);
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f7f7 fd21 	bl	8002d6c <HAL_SAI_ErrorCallback>
 800b32a:	e0f2      	b.n	800b512 <HAL_SAI_IRQHandler+0x27a>
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	f003 0302 	and.w	r3, r3, #2
 800b332:	2b00      	cmp	r3, #0
 800b334:	d011      	beq.n	800b35a <HAL_SAI_IRQHandler+0xc2>
 800b336:	693b      	ldr	r3, [r7, #16]
 800b338:	f003 0302 	and.w	r3, r3, #2
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d00c      	beq.n	800b35a <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	2202      	movs	r2, #2
 800b346:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if(hsai->mutecallback != (SAIcallback)NULL)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	f000 80e0 	beq.w	800b512 <HAL_SAI_IRQHandler+0x27a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b356:	4798      	blx	r3
      if(hsai->mutecallback != (SAIcallback)NULL)
 800b358:	e0db      	b.n	800b512 <HAL_SAI_IRQHandler+0x27a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800b35a:	697b      	ldr	r3, [r7, #20]
 800b35c:	f003 0320 	and.w	r3, r3, #32
 800b360:	2b00      	cmp	r3, #0
 800b362:	d035      	beq.n	800b3d0 <HAL_SAI_IRQHandler+0x138>
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	f003 0320 	and.w	r3, r3, #32
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d030      	beq.n	800b3d0 <HAL_SAI_IRQHandler+0x138>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b374:	f043 0204 	orr.w	r2, r3, #4
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b384:	2b00      	cmp	r3, #0
 800b386:	d01c      	beq.n	800b3c2 <HAL_SAI_IRQHandler+0x12a>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d009      	beq.n	800b3a4 <HAL_SAI_IRQHandler+0x10c>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b394:	4a61      	ldr	r2, [pc, #388]	; (800b51c <HAL_SAI_IRQHandler+0x284>)
 800b396:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b39c:	4618      	mov	r0, r3
 800b39e:	f7f9 fc39 	bl	8004c14 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b3a2:	e0b1      	b.n	800b508 <HAL_SAI_IRQHandler+0x270>
        }
        else if(hsai->hdmarx != NULL)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	f000 80ad 	beq.w	800b508 <HAL_SAI_IRQHandler+0x270>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3b2:	4a5a      	ldr	r2, [pc, #360]	; (800b51c <HAL_SAI_IRQHandler+0x284>)
 800b3b4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	f7f9 fc2a 	bl	8004c14 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b3c0:	e0a2      	b.n	800b508 <HAL_SAI_IRQHandler+0x270>
        }
      }
      else
      {
        /* Abort SAI */ 
        HAL_SAI_Abort(hsai);
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f7ff fe5c 	bl	800b080 <HAL_SAI_Abort>
        
        /* Set error callback */
        HAL_SAI_ErrorCallback(hsai);          
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f7f7 fccf 	bl	8002d6c <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b3ce:	e09b      	b.n	800b508 <HAL_SAI_IRQHandler+0x270>
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800b3d0:	697b      	ldr	r3, [r7, #20]
 800b3d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d034      	beq.n	800b444 <HAL_SAI_IRQHandler+0x1ac>
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d02f      	beq.n	800b444 <HAL_SAI_IRQHandler+0x1ac>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b3ea:	f043 0208 	orr.w	r2, r3, #8
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d01b      	beq.n	800b436 <HAL_SAI_IRQHandler+0x19e>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b402:	2b00      	cmp	r3, #0
 800b404:	d009      	beq.n	800b41a <HAL_SAI_IRQHandler+0x182>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b40a:	4a44      	ldr	r2, [pc, #272]	; (800b51c <HAL_SAI_IRQHandler+0x284>)
 800b40c:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b412:	4618      	mov	r0, r3
 800b414:	f7f9 fbfe 	bl	8004c14 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b418:	e078      	b.n	800b50c <HAL_SAI_IRQHandler+0x274>
        }
        else if(hsai->hdmarx != NULL)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d074      	beq.n	800b50c <HAL_SAI_IRQHandler+0x274>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b426:	4a3d      	ldr	r2, [pc, #244]	; (800b51c <HAL_SAI_IRQHandler+0x284>)
 800b428:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b42e:	4618      	mov	r0, r3
 800b430:	f7f9 fbf0 	bl	8004c14 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b434:	e06a      	b.n	800b50c <HAL_SAI_IRQHandler+0x274>
        }
      }
      else
      {
        /* Abort SAI */ 
        HAL_SAI_Abort(hsai);
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f7ff fe22 	bl	800b080 <HAL_SAI_Abort>
        
        /* Set error callback */
        HAL_SAI_ErrorCallback(hsai);
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f7f7 fc95 	bl	8002d6c <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b442:	e063      	b.n	800b50c <HAL_SAI_IRQHandler+0x274>
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800b444:	697b      	ldr	r3, [r7, #20]
 800b446:	f003 0304 	and.w	r3, r3, #4
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d042      	beq.n	800b4d4 <HAL_SAI_IRQHandler+0x23c>
 800b44e:	693b      	ldr	r3, [r7, #16]
 800b450:	f003 0304 	and.w	r3, r3, #4
 800b454:	2b00      	cmp	r3, #0
 800b456:	d03d      	beq.n	800b4d4 <HAL_SAI_IRQHandler+0x23c>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b45e:	f043 0220 	orr.w	r2, r3, #32
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d01b      	beq.n	800b4aa <HAL_SAI_IRQHandler+0x212>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b476:	2b00      	cmp	r3, #0
 800b478:	d009      	beq.n	800b48e <HAL_SAI_IRQHandler+0x1f6>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b47e:	4a27      	ldr	r2, [pc, #156]	; (800b51c <HAL_SAI_IRQHandler+0x284>)
 800b480:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b486:	4618      	mov	r0, r3
 800b488:	f7f9 fbc4 	bl	8004c14 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b48c:	e040      	b.n	800b510 <HAL_SAI_IRQHandler+0x278>
        }
        else if(hsai->hdmarx != NULL)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b492:	2b00      	cmp	r3, #0
 800b494:	d03c      	beq.n	800b510 <HAL_SAI_IRQHandler+0x278>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b49a:	4a20      	ldr	r2, [pc, #128]	; (800b51c <HAL_SAI_IRQHandler+0x284>)
 800b49c:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	f7f9 fbb6 	bl	8004c14 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b4a8:	e032      	b.n	800b510 <HAL_SAI_IRQHandler+0x278>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b4ba:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
        
        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        
        /* SAI error Callback */
        HAL_SAI_ErrorCallback(hsai);        
 800b4cc:	6878      	ldr	r0, [r7, #4]
 800b4ce:	f7f7 fc4d 	bl	8002d6c <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b4d2:	e01d      	b.n	800b510 <HAL_SAI_IRQHandler+0x278>
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800b4d4:	697b      	ldr	r3, [r7, #20]
 800b4d6:	f003 0310 	and.w	r3, r3, #16
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d019      	beq.n	800b512 <HAL_SAI_IRQHandler+0x27a>
 800b4de:	693b      	ldr	r3, [r7, #16]
 800b4e0:	f003 0310 	and.w	r3, r3, #16
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d014      	beq.n	800b512 <HAL_SAI_IRQHandler+0x27a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	2210      	movs	r2, #16
 800b4ee:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b4f6:	f043 0210 	orr.w	r2, r3, #16
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
      HAL_SAI_ErrorCallback(hsai);
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f7f7 fc33 	bl	8002d6c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800b506:	e004      	b.n	800b512 <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b508:	bf00      	nop
 800b50a:	e002      	b.n	800b512 <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b50c:	bf00      	nop
 800b50e:	e000      	b.n	800b512 <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800b510:	bf00      	nop
}
 800b512:	bf00      	nop
 800b514:	3718      	adds	r7, #24
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	bf00      	nop
 800b51c:	0800b92d 	.word	0x0800b92d

0800b520 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800b520:	b480      	push	{r7}
 800b522:	b085      	sub	sp, #20
 800b524:	af00      	add	r7, sp, #0
 800b526:	60f8      	str	r0, [r7, #12]
 800b528:	60b9      	str	r1, [r7, #8]
 800b52a:	607a      	str	r2, [r7, #4]
 800b52c:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	2200      	movs	r2, #0
 800b532:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	2200      	movs	r2, #0
 800b538:	639a      	str	r2, [r3, #56]	; 0x38
  /* Compute ClockStrobing according AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	685b      	ldr	r3, [r3, #4]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d003      	beq.n	800b54a <SAI_InitI2S+0x2a>
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	2b02      	cmp	r3, #2
 800b548:	d103      	bne.n	800b552 <SAI_InitI2S+0x32>
  { /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	2200      	movs	r2, #0
 800b54e:	63da      	str	r2, [r3, #60]	; 0x3c
 800b550:	e002      	b.n	800b558 <SAI_InitI2S+0x38>
  }
  else
  { /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	2201      	movs	r2, #1
 800b556:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b55e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b566:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	2200      	movs	r2, #0
 800b56c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	683a      	ldr	r2, [r7, #0]
 800b572:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* in IS2 the number of slot must be even */
  if((nbslot & 0x1) != 0 )
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	f003 0301 	and.w	r3, r3, #1
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d001      	beq.n	800b582 <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800b57e:	2301      	movs	r3, #1
 800b580:	e07c      	b.n	800b67c <SAI_InitI2S+0x15c>
  }
  
  switch(protocol)
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d002      	beq.n	800b58e <SAI_InitI2S+0x6e>
 800b588:	2b02      	cmp	r3, #2
 800b58a:	d810      	bhi.n	800b5ae <SAI_InitI2S+0x8e>
 800b58c:	e007      	b.n	800b59e <SAI_InitI2S+0x7e>
  {
  case SAI_I2S_STANDARD :
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	2200      	movs	r2, #0
 800b592:	64da      	str	r2, [r3, #76]	; 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800b59a:	651a      	str	r2, [r3, #80]	; 0x50
    break;
 800b59c:	e009      	b.n	800b5b2 <SAI_InitI2S+0x92>
  case SAI_I2S_MSBJUSTIFIED :
  case SAI_I2S_LSBJUSTIFIED :
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b5a4:	64da      	str	r2, [r3, #76]	; 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	651a      	str	r2, [r3, #80]	; 0x50
    break;
 800b5ac:	e001      	b.n	800b5b2 <SAI_InitI2S+0x92>
  default :
    return HAL_ERROR;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	e064      	b.n	800b67c <SAI_InitI2S+0x15c>
  }
  
  /* Frame definition */
  switch(datasize)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2b03      	cmp	r3, #3
 800b5b6:	d84f      	bhi.n	800b658 <SAI_InitI2S+0x138>
 800b5b8:	a201      	add	r2, pc, #4	; (adr r2, 800b5c0 <SAI_InitI2S+0xa0>)
 800b5ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5be:	bf00      	nop
 800b5c0:	0800b5d1 	.word	0x0800b5d1
 800b5c4:	0800b5f3 	.word	0x0800b5f3
 800b5c8:	0800b615 	.word	0x0800b615
 800b5cc:	0800b637 	.word	0x0800b637
  {
  case SAI_PROTOCOL_DATASIZE_16BIT:
    hsai->Init.DataSize = SAI_DATASIZE_16;
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	2280      	movs	r2, #128	; 0x80
 800b5d4:	635a      	str	r2, [r3, #52]	; 0x34
    hsai->FrameInit.FrameLength = 32*(nbslot/2);
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	085b      	lsrs	r3, r3, #1
 800b5da:	015a      	lsls	r2, r3, #5
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	641a      	str	r2, [r3, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 16*(nbslot/2);
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	085b      	lsrs	r3, r3, #1
 800b5e4:	011a      	lsls	r2, r3, #4
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	645a      	str	r2, [r3, #68]	; 0x44
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	2240      	movs	r2, #64	; 0x40
 800b5ee:	659a      	str	r2, [r3, #88]	; 0x58
    break;
 800b5f0:	e034      	b.n	800b65c <SAI_InitI2S+0x13c>
  case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
    hsai->Init.DataSize = SAI_DATASIZE_16;
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	2280      	movs	r2, #128	; 0x80
 800b5f6:	635a      	str	r2, [r3, #52]	; 0x34
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	085b      	lsrs	r3, r3, #1
 800b5fc:	019a      	lsls	r2, r3, #6
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	641a      	str	r2, [r3, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	085b      	lsrs	r3, r3, #1
 800b606:	015a      	lsls	r2, r3, #5
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	645a      	str	r2, [r3, #68]	; 0x44
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	2280      	movs	r2, #128	; 0x80
 800b610:	659a      	str	r2, [r3, #88]	; 0x58
    break;
 800b612:	e023      	b.n	800b65c <SAI_InitI2S+0x13c>
  case SAI_PROTOCOL_DATASIZE_24BIT:
    hsai->Init.DataSize = SAI_DATASIZE_24;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	22c0      	movs	r2, #192	; 0xc0
 800b618:	635a      	str	r2, [r3, #52]	; 0x34
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	085b      	lsrs	r3, r3, #1
 800b61e:	019a      	lsls	r2, r3, #6
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	641a      	str	r2, [r3, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	085b      	lsrs	r3, r3, #1
 800b628:	015a      	lsls	r2, r3, #5
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	645a      	str	r2, [r3, #68]	; 0x44
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	2280      	movs	r2, #128	; 0x80
 800b632:	659a      	str	r2, [r3, #88]	; 0x58
    break;
 800b634:	e012      	b.n	800b65c <SAI_InitI2S+0x13c>
  case SAI_PROTOCOL_DATASIZE_32BIT:
    hsai->Init.DataSize = SAI_DATASIZE_32;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	22e0      	movs	r2, #224	; 0xe0
 800b63a:	635a      	str	r2, [r3, #52]	; 0x34
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	085b      	lsrs	r3, r3, #1
 800b640:	019a      	lsls	r2, r3, #6
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	641a      	str	r2, [r3, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	085b      	lsrs	r3, r3, #1
 800b64a:	015a      	lsls	r2, r3, #5
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	645a      	str	r2, [r3, #68]	; 0x44
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	2280      	movs	r2, #128	; 0x80
 800b654:	659a      	str	r2, [r3, #88]	; 0x58
    break;
 800b656:	e001      	b.n	800b65c <SAI_InitI2S+0x13c>
  default :
    return HAL_ERROR;
 800b658:	2301      	movs	r3, #1
 800b65a:	e00f      	b.n	800b67c <SAI_InitI2S+0x15c>
  }
  if(protocol == SAI_I2S_LSBJUSTIFIED)
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	2b02      	cmp	r3, #2
 800b660:	d10b      	bne.n	800b67a <SAI_InitI2S+0x15a>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	2b01      	cmp	r3, #1
 800b666:	d102      	bne.n	800b66e <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	2210      	movs	r2, #16
 800b66c:	655a      	str	r2, [r3, #84]	; 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2b02      	cmp	r3, #2
 800b672:	d102      	bne.n	800b67a <SAI_InitI2S+0x15a>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	2208      	movs	r2, #8
 800b678:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  return HAL_OK;
 800b67a:	2300      	movs	r3, #0
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3714      	adds	r7, #20
 800b680:	46bd      	mov	sp, r7
 800b682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b686:	4770      	bx	lr

0800b688 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800b688:	b480      	push	{r7}
 800b68a:	b085      	sub	sp, #20
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	60f8      	str	r0, [r7, #12]
 800b690:	60b9      	str	r1, [r7, #8]
 800b692:	607a      	str	r2, [r7, #4]
 800b694:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	2200      	movs	r2, #0
 800b69a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	639a      	str	r2, [r3, #56]	; 0x38
  /* Compute ClockStrobing according AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	685b      	ldr	r3, [r3, #4]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d003      	beq.n	800b6b2 <SAI_InitPCM+0x2a>
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	2b02      	cmp	r3, #2
 800b6b0:	d103      	bne.n	800b6ba <SAI_InitPCM+0x32>
  { /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	2201      	movs	r2, #1
 800b6b6:	63da      	str	r2, [r3, #60]	; 0x3c
 800b6b8:	e002      	b.n	800b6c0 <SAI_InitPCM+0x38>
  }
  else
  { /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	2200      	movs	r2, #0
 800b6be:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b6cc:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800b6d4:	651a      	str	r2, [r3, #80]	; 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	683a      	ldr	r2, [r7, #0]
 800b6e0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b6e8:	661a      	str	r2, [r3, #96]	; 0x60
  
  switch(protocol)
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	2b03      	cmp	r3, #3
 800b6ee:	d005      	beq.n	800b6fc <SAI_InitPCM+0x74>
 800b6f0:	2b04      	cmp	r3, #4
 800b6f2:	d107      	bne.n	800b704 <SAI_InitPCM+0x7c>
  {
  case SAI_PCM_SHORT :
    hsai->FrameInit.ActiveFrameLength = 1;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	2201      	movs	r2, #1
 800b6f8:	645a      	str	r2, [r3, #68]	; 0x44
    break;
 800b6fa:	e005      	b.n	800b708 <SAI_InitPCM+0x80>
  case SAI_PCM_LONG :
    hsai->FrameInit.ActiveFrameLength = 13;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	220d      	movs	r2, #13
 800b700:	645a      	str	r2, [r3, #68]	; 0x44
    break;
 800b702:	e001      	b.n	800b708 <SAI_InitPCM+0x80>
  default :
    return HAL_ERROR;
 800b704:	2301      	movs	r3, #1
 800b706:	e03c      	b.n	800b782 <SAI_InitPCM+0xfa>
  }
  
  switch(datasize)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2b03      	cmp	r3, #3
 800b70c:	d836      	bhi.n	800b77c <SAI_InitPCM+0xf4>
 800b70e:	a201      	add	r2, pc, #4	; (adr r2, 800b714 <SAI_InitPCM+0x8c>)
 800b710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b714:	0800b725 	.word	0x0800b725
 800b718:	0800b73b 	.word	0x0800b73b
 800b71c:	0800b751 	.word	0x0800b751
 800b720:	0800b767 	.word	0x0800b767
  {
  case SAI_PROTOCOL_DATASIZE_16BIT:
    hsai->Init.DataSize = SAI_DATASIZE_16;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	2280      	movs	r2, #128	; 0x80
 800b728:	635a      	str	r2, [r3, #52]	; 0x34
    hsai->FrameInit.FrameLength = 16 * nbslot;
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	011a      	lsls	r2, r3, #4
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	641a      	str	r2, [r3, #64]	; 0x40
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	2240      	movs	r2, #64	; 0x40
 800b736:	659a      	str	r2, [r3, #88]	; 0x58
    break;
 800b738:	e022      	b.n	800b780 <SAI_InitPCM+0xf8>
  case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
    hsai->Init.DataSize = SAI_DATASIZE_16;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	2280      	movs	r2, #128	; 0x80
 800b73e:	635a      	str	r2, [r3, #52]	; 0x34
    hsai->FrameInit.FrameLength = 32 * nbslot;
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	015a      	lsls	r2, r3, #5
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	641a      	str	r2, [r3, #64]	; 0x40
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2280      	movs	r2, #128	; 0x80
 800b74c:	659a      	str	r2, [r3, #88]	; 0x58
    break;
 800b74e:	e017      	b.n	800b780 <SAI_InitPCM+0xf8>
  case SAI_PROTOCOL_DATASIZE_24BIT :
    hsai->Init.DataSize = SAI_DATASIZE_24;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	22c0      	movs	r2, #192	; 0xc0
 800b754:	635a      	str	r2, [r3, #52]	; 0x34
    hsai->FrameInit.FrameLength = 32 * nbslot;
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	015a      	lsls	r2, r3, #5
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	641a      	str	r2, [r3, #64]	; 0x40
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	2280      	movs	r2, #128	; 0x80
 800b762:	659a      	str	r2, [r3, #88]	; 0x58
    break;
 800b764:	e00c      	b.n	800b780 <SAI_InitPCM+0xf8>
  case SAI_PROTOCOL_DATASIZE_32BIT:
    hsai->Init.DataSize = SAI_DATASIZE_32;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	22e0      	movs	r2, #224	; 0xe0
 800b76a:	635a      	str	r2, [r3, #52]	; 0x34
    hsai->FrameInit.FrameLength = 32 * nbslot;
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	015a      	lsls	r2, r3, #5
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	641a      	str	r2, [r3, #64]	; 0x40
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	2280      	movs	r2, #128	; 0x80
 800b778:	659a      	str	r2, [r3, #88]	; 0x58
    break;
 800b77a:	e001      	b.n	800b780 <SAI_InitPCM+0xf8>
  default :
    return HAL_ERROR;
 800b77c:	2301      	movs	r3, #1
 800b77e:	e000      	b.n	800b782 <SAI_InitPCM+0xfa>
  }
  
  return HAL_OK;
 800b780:	2300      	movs	r3, #0
}
 800b782:	4618      	mov	r0, r3
 800b784:	3714      	adds	r7, #20
 800b786:	46bd      	mov	sp, r7
 800b788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78c:	4770      	bx	lr
 800b78e:	bf00      	nop

0800b790 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800b790:	b480      	push	{r7}
 800b792:	b085      	sub	sp, #20
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
 800b798:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800b79a:	2301      	movs	r3, #1
 800b79c:	60fb      	str	r3, [r7, #12]
  
  if(mode == SAI_MODE_IT)
 800b79e:	683b      	ldr	r3, [r7, #0]
 800b7a0:	2b01      	cmp	r3, #1
 800b7a2:	d103      	bne.n	800b7ac <SAI_InterruptFlag+0x1c>
  {
    tmpIT|= SAI_IT_FREQ;
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	f043 0308 	orr.w	r3, r3, #8
 800b7aa:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7b0:	2b08      	cmp	r3, #8
 800b7b2:	d10b      	bne.n	800b7cc <SAI_InterruptFlag+0x3c>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	685b      	ldr	r3, [r3, #4]
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800b7b8:	2b03      	cmp	r3, #3
 800b7ba:	d003      	beq.n	800b7c4 <SAI_InterruptFlag+0x34>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d103      	bne.n	800b7cc <SAI_InterruptFlag+0x3c>
  {
    tmpIT|= SAI_IT_CNRDY;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	f043 0310 	orr.w	r3, r3, #16
 800b7ca:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	2b03      	cmp	r3, #3
 800b7d2:	d003      	beq.n	800b7dc <SAI_InterruptFlag+0x4c>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	685b      	ldr	r3, [r3, #4]
 800b7d8:	2b02      	cmp	r3, #2
 800b7da:	d104      	bne.n	800b7e6 <SAI_InterruptFlag+0x56>
  {
    tmpIT|= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800b7e2:	60fb      	str	r3, [r7, #12]
 800b7e4:	e003      	b.n	800b7ee <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT|= SAI_IT_WCKCFG;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	f043 0304 	orr.w	r3, r3, #4
 800b7ec:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	3714      	adds	r7, #20
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fa:	4770      	bx	lr

0800b7fc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b084      	sub	sp, #16
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b804:	f7f8 fc72 	bl	80040ec <HAL_GetTick>
 800b808:	60f8      	str	r0, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800b80a:	2300      	movs	r3, #0
 800b80c:	72fb      	strb	r3, [r7, #11]
  
  __HAL_SAI_DISABLE(hsai);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	687a      	ldr	r2, [r7, #4]
 800b814:	6812      	ldr	r2, [r2, #0]
 800b816:	6812      	ldr	r2, [r2, #0]
 800b818:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b81c:	601a      	str	r2, [r3, #0]
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 800b81e:	e010      	b.n	800b842 <SAI_Disable+0x46>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart) > SAI_DEFAULT_TIMEOUT)
 800b820:	f7f8 fc64 	bl	80040ec <HAL_GetTick>
 800b824:	4602      	mov	r2, r0
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	1ad3      	subs	r3, r2, r3
 800b82a:	2b04      	cmp	r3, #4
 800b82c:	d909      	bls.n	800b842 <SAI_Disable+0x46>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b834:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      return HAL_TIMEOUT;
 800b83e:	2303      	movs	r3, #3
 800b840:	e007      	b.n	800b852 <SAI_Disable+0x56>
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d1e7      	bne.n	800b820 <SAI_Disable+0x24>
    }
  }
  return status;
 800b850:	7afb      	ldrb	r3, [r7, #11]
}
 800b852:	4618      	mov	r0, r3
 800b854:	3710      	adds	r7, #16
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}

0800b85a <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800b85a:	b580      	push	{r7, lr}
 800b85c:	b084      	sub	sp, #16
 800b85e:	af00      	add	r7, sp, #0
 800b860:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef* )hdma)->Parent;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b866:	60fb      	str	r3, [r7, #12]
  
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	f003 0320 	and.w	r3, r3, #32
 800b872:	2b00      	cmp	r3, #0
 800b874:	d11c      	bne.n	800b8b0 <SAI_DMATxCplt+0x56>
  {
    hsai->XferCount = 0;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	2200      	movs	r2, #0
 800b87a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    
    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	68fa      	ldr	r2, [r7, #12]
 800b884:	6812      	ldr	r2, [r2, #0]
 800b886:	6812      	ldr	r2, [r2, #0]
 800b888:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b88c:	601a      	str	r2, [r3, #0]
    
    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800b88e:	2100      	movs	r1, #0
 800b890:	68f8      	ldr	r0, [r7, #12]
 800b892:	f7ff ff7d 	bl	800b790 <SAI_InterruptFlag>
 800b896:	4603      	mov	r3, r0
 800b898:	43da      	mvns	r2, r3
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	68f9      	ldr	r1, [r7, #12]
 800b8a0:	6809      	ldr	r1, [r1, #0]
 800b8a2:	6909      	ldr	r1, [r1, #16]
 800b8a4:	400a      	ands	r2, r1
 800b8a6:	611a      	str	r2, [r3, #16]
    
    hsai->State= HAL_SAI_STATE_READY;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	2201      	movs	r2, #1
 800b8ac:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
  HAL_SAI_TxCpltCallback(hsai);
 800b8b0:	68f8      	ldr	r0, [r7, #12]
 800b8b2:	f7f7 fa37 	bl	8002d24 <HAL_SAI_TxCpltCallback>
}
 800b8b6:	bf00      	nop
 800b8b8:	3710      	adds	r7, #16
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}

0800b8be <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b8be:	b580      	push	{r7, lr}
 800b8c0:	b084      	sub	sp, #16
 800b8c2:	af00      	add	r7, sp, #0
 800b8c4:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8ca:	60fb      	str	r3, [r7, #12]
  
  HAL_SAI_TxHalfCpltCallback(hsai);
 800b8cc:	68f8      	ldr	r0, [r7, #12]
 800b8ce:	f7f7 fa3b 	bl	8002d48 <HAL_SAI_TxHalfCpltCallback>
}
 800b8d2:	bf00      	nop
 800b8d4:	3710      	adds	r7, #16
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd80      	pop	{r7, pc}

0800b8da <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b8da:	b580      	push	{r7, lr}
 800b8dc:	b084      	sub	sp, #16
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8e6:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b8ee:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	68fa      	ldr	r2, [r7, #12]
 800b8fe:	6812      	ldr	r2, [r2, #0]
 800b900:	6812      	ldr	r2, [r2, #0]
 800b902:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b906:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 800b908:	68f8      	ldr	r0, [r7, #12]
 800b90a:	f7ff ff77 	bl	800b7fc <SAI_Disable>
    
  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2201      	movs	r2, #1
 800b912:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	2200      	movs	r2, #0
 800b91a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */ 
  HAL_SAI_ErrorCallback(hsai);
 800b91e:	68f8      	ldr	r0, [r7, #12]
 800b920:	f7f7 fa24 	bl	8002d6c <HAL_SAI_ErrorCallback>
}
 800b924:	bf00      	nop
 800b926:	3710      	adds	r7, #16
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}

0800b92c <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b084      	sub	sp, #16
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b938:	60fb      	str	r3, [r7, #12]
  
  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	68fa      	ldr	r2, [r7, #12]
 800b940:	6812      	ldr	r2, [r2, #0]
 800b942:	6812      	ldr	r2, [r2, #0]
 800b944:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b948:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	2200      	movs	r2, #0
 800b950:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	f04f 32ff 	mov.w	r2, #4294967295
 800b95a:	619a      	str	r2, [r3, #24]
  
  if(hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b962:	2b20      	cmp	r3, #32
 800b964:	d00a      	beq.n	800b97c <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800b966:	68f8      	ldr	r0, [r7, #12]
 800b968:	f7ff ff48 	bl	800b7fc <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	68fa      	ldr	r2, [r7, #12]
 800b972:	6812      	ldr	r2, [r2, #0]
 800b974:	6852      	ldr	r2, [r2, #4]
 800b976:	f042 0208 	orr.w	r2, r2, #8
 800b97a:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	2201      	movs	r2, #1
 800b980:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	2200      	movs	r2, #0
 800b988:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */
  HAL_SAI_ErrorCallback(hsai);
 800b98c:	68f8      	ldr	r0, [r7, #12]
 800b98e:	f7f7 f9ed 	bl	8002d6c <HAL_SAI_ErrorCallback>
}
 800b992:	bf00      	nop
 800b994:	3710      	adds	r7, #16
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}

0800b99a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b99a:	b580      	push	{r7, lr}
 800b99c:	b084      	sub	sp, #16
 800b99e:	af00      	add	r7, sp, #0
 800b9a0:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d101      	bne.n	800b9ac <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	e07a      	b.n	800baa2 <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b9b8:	b2db      	uxtb	r3, r3
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d106      	bne.n	800b9cc <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	f7f5 fea6 	bl	8001718 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2202      	movs	r2, #2
 800b9d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	687a      	ldr	r2, [r7, #4]
 800b9da:	6812      	ldr	r2, [r2, #0]
 800b9dc:	6812      	ldr	r2, [r2, #0]
 800b9de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b9e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	68db      	ldr	r3, [r3, #12]
 800b9e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b9ec:	d902      	bls.n	800b9f4 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	60fb      	str	r3, [r7, #12]
 800b9f2:	e002      	b.n	800b9fa <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b9f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b9f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	68db      	ldr	r3, [r3, #12]
 800b9fe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800ba02:	d007      	beq.n	800ba14 <HAL_SPI_Init+0x7a>
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	68db      	ldr	r3, [r3, #12]
 800ba08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ba0c:	d002      	beq.n	800ba14 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2200      	movs	r2, #0
 800ba12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d10b      	bne.n	800ba34 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	68db      	ldr	r3, [r3, #12]
 800ba20:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ba24:	d903      	bls.n	800ba2e <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2202      	movs	r2, #2
 800ba2a:	631a      	str	r2, [r3, #48]	; 0x30
 800ba2c:	e002      	b.n	800ba34 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	2201      	movs	r2, #1
 800ba32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	687a      	ldr	r2, [r7, #4]
 800ba3a:	6851      	ldr	r1, [r2, #4]
 800ba3c:	687a      	ldr	r2, [r7, #4]
 800ba3e:	6892      	ldr	r2, [r2, #8]
 800ba40:	4311      	orrs	r1, r2
 800ba42:	687a      	ldr	r2, [r7, #4]
 800ba44:	6912      	ldr	r2, [r2, #16]
 800ba46:	4311      	orrs	r1, r2
 800ba48:	687a      	ldr	r2, [r7, #4]
 800ba4a:	6952      	ldr	r2, [r2, #20]
 800ba4c:	4311      	orrs	r1, r2
 800ba4e:	687a      	ldr	r2, [r7, #4]
 800ba50:	6992      	ldr	r2, [r2, #24]
 800ba52:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800ba56:	4311      	orrs	r1, r2
 800ba58:	687a      	ldr	r2, [r7, #4]
 800ba5a:	69d2      	ldr	r2, [r2, #28]
 800ba5c:	4311      	orrs	r1, r2
 800ba5e:	687a      	ldr	r2, [r7, #4]
 800ba60:	6a12      	ldr	r2, [r2, #32]
 800ba62:	4311      	orrs	r1, r2
 800ba64:	687a      	ldr	r2, [r7, #4]
 800ba66:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800ba68:	430a      	orrs	r2, r1
 800ba6a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	687a      	ldr	r2, [r7, #4]
 800ba72:	6992      	ldr	r2, [r2, #24]
 800ba74:	0c12      	lsrs	r2, r2, #16
 800ba76:	f002 0104 	and.w	r1, r2, #4
 800ba7a:	687a      	ldr	r2, [r7, #4]
 800ba7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ba7e:	4311      	orrs	r1, r2
 800ba80:	687a      	ldr	r2, [r7, #4]
 800ba82:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ba84:	4311      	orrs	r1, r2
 800ba86:	687a      	ldr	r2, [r7, #4]
 800ba88:	68d2      	ldr	r2, [r2, #12]
 800ba8a:	4311      	orrs	r1, r2
 800ba8c:	68fa      	ldr	r2, [r7, #12]
 800ba8e:	430a      	orrs	r2, r1
 800ba90:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2200      	movs	r2, #0
 800ba96:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2201      	movs	r2, #1
 800ba9c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800baa0:	2300      	movs	r3, #0
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	3710      	adds	r7, #16
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}

0800baaa <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800baaa:	b580      	push	{r7, lr}
 800baac:	b082      	sub	sp, #8
 800baae:	af00      	add	r7, sp, #0
 800bab0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d101      	bne.n	800babc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bab8:	2301      	movs	r3, #1
 800baba:	e043      	b.n	800bb44 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800bac2:	b2db      	uxtb	r3, r3
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d106      	bne.n	800bad6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	2200      	movs	r2, #0
 800bacc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bad0:	6878      	ldr	r0, [r7, #4]
 800bad2:	f7f5 ff0d 	bl	80018f0 <HAL_UART_MspInit>
  }
  
  huart->gState = HAL_UART_STATE_BUSY;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2224      	movs	r2, #36	; 0x24
 800bada:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  
  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	687a      	ldr	r2, [r7, #4]
 800bae4:	6812      	ldr	r2, [r2, #0]
 800bae6:	6812      	ldr	r2, [r2, #0]
 800bae8:	f022 0201 	bic.w	r2, r2, #1
 800baec:	601a      	str	r2, [r3, #0]
  
  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	f000 f976 	bl	800bde0 <UART_SetConfig>
 800baf4:	4603      	mov	r3, r0
 800baf6:	2b01      	cmp	r3, #1
 800baf8:	d101      	bne.n	800bafe <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 800bafa:	2301      	movs	r3, #1
 800bafc:	e022      	b.n	800bb44 <HAL_UART_Init+0x9a>
  }
  
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d002      	beq.n	800bb0c <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800bb06:	6878      	ldr	r0, [r7, #4]
 800bb08:	f000 fca8 	bl	800c45c <UART_AdvFeatureConfig>
  }
  
  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	687a      	ldr	r2, [r7, #4]
 800bb12:	6812      	ldr	r2, [r2, #0]
 800bb14:	6852      	ldr	r2, [r2, #4]
 800bb16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bb1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	6812      	ldr	r2, [r2, #0]
 800bb24:	6892      	ldr	r2, [r2, #8]
 800bb26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bb2a:	609a      	str	r2, [r3, #8]
  
  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	687a      	ldr	r2, [r7, #4]
 800bb32:	6812      	ldr	r2, [r2, #0]
 800bb34:	6812      	ldr	r2, [r2, #0]
 800bb36:	f042 0201 	orr.w	r2, r2, #1
 800bb3a:	601a      	str	r2, [r3, #0]
  
  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f000 fd2f 	bl	800c5a0 <UART_CheckIdleState>
 800bb42:	4603      	mov	r3, r0
}
 800bb44:	4618      	mov	r0, r3
 800bb46:	3708      	adds	r7, #8
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}

0800bb4c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b086      	sub	sp, #24
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	69db      	ldr	r3, [r3, #28]
 800bb5a:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	689b      	ldr	r3, [r3, #8]
 800bb6a:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;
  
  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	f003 030f 	and.w	r3, r3, #15
 800bb72:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d113      	bne.n	800bba2 <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if(((isrflags & USART_ISR_RXNE_RXFNE) != RESET) 
       && (   ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET)
           || ((cr3its & USART_CR3_RXFTIE) != RESET)) )
#else
    if(((isrflags & USART_ISR_RXNE) != RESET)
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	f003 0320 	and.w	r3, r3, #32
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d00e      	beq.n	800bba2 <HAL_UART_IRQHandler+0x56>
       && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bb84:	693b      	ldr	r3, [r7, #16]
 800bb86:	f003 0320 	and.w	r3, r3, #32
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d009      	beq.n	800bba2 <HAL_UART_IRQHandler+0x56>
#endif
    {
      if (huart->RxISR != NULL) {huart->RxISR(huart);}
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	f000 8105 	beq.w	800bda2 <HAL_UART_IRQHandler+0x256>
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	4798      	blx	r3
      return;
 800bba0:	e0ff      	b.n	800bda2 <HAL_UART_IRQHandler+0x256>
#if defined(USART_CR1_FIFOEN)
  if(   (errorflags != RESET)
     && (   (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)
         ||  ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != RESET))) )
#else
  if(   (errorflags != RESET)
 800bba2:	68bb      	ldr	r3, [r7, #8]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	f000 80bf 	beq.w	800bd28 <HAL_UART_IRQHandler+0x1dc>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	f003 0301 	and.w	r3, r3, #1
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d105      	bne.n	800bbc0 <HAL_UART_IRQHandler+0x74>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 800bbb4:	693b      	ldr	r3, [r7, #16]
 800bbb6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	f000 80b4 	beq.w	800bd28 <HAL_UART_IRQHandler+0x1dc>
#endif
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bbc0:	697b      	ldr	r3, [r7, #20]
 800bbc2:	f003 0301 	and.w	r3, r3, #1
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d00e      	beq.n	800bbe8 <HAL_UART_IRQHandler+0x9c>
 800bbca:	693b      	ldr	r3, [r7, #16]
 800bbcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d009      	beq.n	800bbe8 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	2201      	movs	r2, #1
 800bbda:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bbe0:	f043 0201 	orr.w	r2, r3, #1
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	675a      	str	r2, [r3, #116]	; 0x74
    }
    
    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bbe8:	697b      	ldr	r3, [r7, #20]
 800bbea:	f003 0302 	and.w	r3, r3, #2
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d00e      	beq.n	800bc10 <HAL_UART_IRQHandler+0xc4>
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	f003 0301 	and.w	r3, r3, #1
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d009      	beq.n	800bc10 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	2202      	movs	r2, #2
 800bc02:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc08:	f043 0204 	orr.w	r2, r3, #4
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	675a      	str	r2, [r3, #116]	; 0x74
    }
    
    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	f003 0304 	and.w	r3, r3, #4
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d00e      	beq.n	800bc38 <HAL_UART_IRQHandler+0xec>
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	f003 0301 	and.w	r3, r3, #1
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d009      	beq.n	800bc38 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	2204      	movs	r2, #4
 800bc2a:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc30:	f043 0202 	orr.w	r2, r3, #2
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	675a      	str	r2, [r3, #116]	; 0x74
#if defined(USART_CR1_FIFOEN)
    if(   ((isrflags & USART_ISR_ORE) != RESET)
       &&(  ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)))
#else
    if(   ((isrflags & USART_ISR_ORE) != RESET)
 800bc38:	697b      	ldr	r3, [r7, #20]
 800bc3a:	f003 0308 	and.w	r3, r3, #8
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d013      	beq.n	800bc6a <HAL_UART_IRQHandler+0x11e>
       &&(  ((cr1its & USART_CR1_RXNEIE) != RESET) ||
 800bc42:	693b      	ldr	r3, [r7, #16]
 800bc44:	f003 0320 	and.w	r3, r3, #32
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d104      	bne.n	800bc56 <HAL_UART_IRQHandler+0x10a>
             ((cr3its & USART_CR3_EIE) != RESET)))
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	f003 0301 	and.w	r3, r3, #1
       &&(  ((cr1its & USART_CR1_RXNEIE) != RESET) ||
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d009      	beq.n	800bc6a <HAL_UART_IRQHandler+0x11e>
#endif
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	2208      	movs	r2, #8
 800bc5c:	621a      	str	r2, [r3, #32]
      
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc62:	f043 0208 	orr.w	r2, r3, #8
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	675a      	str	r2, [r3, #116]	; 0x74
    }
    
    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	f000 8099 	beq.w	800bda6 <HAL_UART_IRQHandler+0x25a>
#if defined(USART_CR1_FIFOEN)
      if(((isrflags & USART_ISR_RXNE_RXFNE) != RESET) 
         && (   ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET)
             || ((cr3its & USART_CR3_RXFTIE) != RESET)) )
#else
      if(((isrflags & USART_ISR_RXNE) != RESET)
 800bc74:	697b      	ldr	r3, [r7, #20]
 800bc76:	f003 0320 	and.w	r3, r3, #32
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d00c      	beq.n	800bc98 <HAL_UART_IRQHandler+0x14c>
         && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bc7e:	693b      	ldr	r3, [r7, #16]
 800bc80:	f003 0320 	and.w	r3, r3, #32
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d007      	beq.n	800bc98 <HAL_UART_IRQHandler+0x14c>
#endif
      {
        if (huart->RxISR != NULL) {huart->RxISR(huart);}
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d003      	beq.n	800bc98 <HAL_UART_IRQHandler+0x14c>
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bc94:	6878      	ldr	r0, [r7, #4]
 800bc96:	4798      	blx	r3
      }
      
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc9c:	f003 0308 	and.w	r3, r3, #8
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d106      	bne.n	800bcb2 <HAL_UART_IRQHandler+0x166>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	689b      	ldr	r3, [r3, #8]
 800bcaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800bcae:	2b40      	cmp	r3, #64	; 0x40
 800bcb0:	d131      	bne.n	800bd16 <HAL_UART_IRQHandler+0x1ca>
      {
        /* Blocking error : transfer is aborted
        Set the UART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f000 fd07 	bl	800c6c6 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	689b      	ldr	r3, [r3, #8]
 800bcbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcc2:	2b40      	cmp	r3, #64	; 0x40
 800bcc4:	d123      	bne.n	800bd0e <HAL_UART_IRQHandler+0x1c2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	687a      	ldr	r2, [r7, #4]
 800bccc:	6812      	ldr	r2, [r2, #0]
 800bcce:	6892      	ldr	r2, [r2, #8]
 800bcd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bcd4:	609a      	str	r2, [r3, #8]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d013      	beq.n	800bd06 <HAL_UART_IRQHandler+0x1ba>
          {
            /* Set the UART DMA Abort callback : 
            will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bce2:	4a34      	ldr	r2, [pc, #208]	; (800bdb4 <HAL_UART_IRQHandler+0x268>)
 800bce4:	639a      	str	r2, [r3, #56]	; 0x38
            
            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7f8 ff92 	bl	8004c14 <HAL_DMA_Abort_IT>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d016      	beq.n	800bd24 <HAL_UART_IRQHandler+0x1d8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bcfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcfc:	687a      	ldr	r2, [r7, #4]
 800bcfe:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800bd00:	4610      	mov	r0, r2
 800bd02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd04:	e00e      	b.n	800bd24 <HAL_UART_IRQHandler+0x1d8>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800bd06:	6878      	ldr	r0, [r7, #4]
 800bd08:	f000 f860 	bl	800bdcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd0c:	e00a      	b.n	800bd24 <HAL_UART_IRQHandler+0x1d8>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f000 f85c 	bl	800bdcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd14:	e006      	b.n	800bd24 <HAL_UART_IRQHandler+0x1d8>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
        Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800bd16:	6878      	ldr	r0, [r7, #4]
 800bd18:	f000 f858 	bl	800bdcc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2200      	movs	r2, #0
 800bd20:	675a      	str	r2, [r3, #116]	; 0x74
      }
    }
    return;
 800bd22:	e040      	b.n	800bda6 <HAL_UART_IRQHandler+0x25a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd24:	bf00      	nop
    return;
 800bd26:	e03e      	b.n	800bda6 <HAL_UART_IRQHandler+0x25a>
    
  } /* End if some error occurs */
  
  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 800bd28:	697b      	ldr	r3, [r7, #20]
 800bd2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d015      	beq.n	800bd5e <HAL_UART_IRQHandler+0x212>
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d010      	beq.n	800bd5e <HAL_UART_IRQHandler+0x212>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800bd44:	621a      	str	r2, [r3, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2220      	movs	r2, #32
 800bd4a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    huart->RxState = HAL_UART_STATE_READY;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	2220      	movs	r2, #32
 800bd52:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
    HAL_UARTEx_WakeupCallback(huart);
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f000 fd06 	bl	800c768 <HAL_UARTEx_WakeupCallback>
    return;
 800bd5c:	e026      	b.n	800bdac <HAL_UART_IRQHandler+0x260>
#if defined(USART_CR1_FIFOEN)
  if(((isrflags & USART_ISR_TXE_TXFNF) != RESET) 
     && (   ((cr1its & USART_CR1_TXEIE_TXFNFIE) != RESET)
         || ((cr3its & USART_CR3_TXFTIE) != RESET)) )
#else
  if(((isrflags & USART_ISR_TXE) != RESET)
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d00d      	beq.n	800bd84 <HAL_UART_IRQHandler+0x238>
     && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bd68:	693b      	ldr	r3, [r7, #16]
 800bd6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d008      	beq.n	800bd84 <HAL_UART_IRQHandler+0x238>
#endif
  {
    if (huart->TxISR != NULL) {huart->TxISR(huart);}
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d017      	beq.n	800bdaa <HAL_UART_IRQHandler+0x25e>
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	4798      	blx	r3
    return;
 800bd82:	e012      	b.n	800bdaa <HAL_UART_IRQHandler+0x25e>
  }
  
  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d00e      	beq.n	800bdac <HAL_UART_IRQHandler+0x260>
 800bd8e:	693b      	ldr	r3, [r7, #16]
 800bd90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d009      	beq.n	800bdac <HAL_UART_IRQHandler+0x260>
  {
    UART_EndTransmit_IT(huart);
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	f000 fccb 	bl	800c734 <UART_EndTransmit_IT>
    return;
 800bd9e:	bf00      	nop
 800bda0:	e004      	b.n	800bdac <HAL_UART_IRQHandler+0x260>
      return;
 800bda2:	bf00      	nop
 800bda4:	e002      	b.n	800bdac <HAL_UART_IRQHandler+0x260>
    return;
 800bda6:	bf00      	nop
 800bda8:	e000      	b.n	800bdac <HAL_UART_IRQHandler+0x260>
    return;
 800bdaa:	bf00      	nop
  {
    HAL_UARTEx_RxFifoFullCallback(huart);
    return;
  }
#endif
}
 800bdac:	3718      	adds	r7, #24
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}
 800bdb2:	bf00      	nop
 800bdb4:	0800c709 	.word	0x0800c709

0800bdb8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bdb8:	b480      	push	{r7}
 800bdba:	b083      	sub	sp, #12
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bdc0:	bf00      	nop
 800bdc2:	370c      	adds	r7, #12
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdca:	4770      	bx	lr

0800bdcc <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bdcc:	b480      	push	{r7}
 800bdce:	b083      	sub	sp, #12
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bdd4:	bf00      	nop
 800bdd6:	370c      	adds	r7, #12
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdde:	4770      	bx	lr

0800bde0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bde0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bde4:	b088      	sub	sp, #32
 800bde6:	af00      	add	r7, sp, #0
 800bde8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 800bdea:	2300      	movs	r3, #0
 800bdec:	61fb      	str	r3, [r7, #28]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800bdee:	2310      	movs	r3, #16
 800bdf0:	76fb      	strb	r3, [r7, #27]
  uint16_t brrtemp                    = 0x0000U;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	817b      	strh	r3, [r7, #10]
  uint32_t usartdiv                   = 0x00000000U;
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800bdfe:	2300      	movs	r3, #0
 800be00:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	689a      	ldr	r2, [r3, #8]
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	691b      	ldr	r3, [r3, #16]
 800be0a:	431a      	orrs	r2, r3
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	695b      	ldr	r3, [r3, #20]
 800be10:	431a      	orrs	r2, r3
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	69db      	ldr	r3, [r3, #28]
 800be16:	4313      	orrs	r3, r2
 800be18:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681a      	ldr	r2, [r3, #0]
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	6819      	ldr	r1, [r3, #0]
 800be24:	4baa      	ldr	r3, [pc, #680]	; (800c0d0 <UART_SetConfig+0x2f0>)
 800be26:	400b      	ands	r3, r1
 800be28:	69f9      	ldr	r1, [r7, #28]
 800be2a:	430b      	orrs	r3, r1
 800be2c:	6013      	str	r3, [r2, #0]
  
  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	687a      	ldr	r2, [r7, #4]
 800be34:	6812      	ldr	r2, [r2, #0]
 800be36:	6852      	ldr	r2, [r2, #4]
 800be38:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800be3c:	687a      	ldr	r2, [r7, #4]
 800be3e:	68d2      	ldr	r2, [r2, #12]
 800be40:	430a      	orrs	r2, r1
 800be42:	605a      	str	r2, [r3, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART)
  * - set TXFTCFG bit according to huart->Init.TxFifoThreshold value
  * - set RXFTCFG bit according to huart->Init.RxFifoThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	699b      	ldr	r3, [r3, #24]
 800be48:	61fb      	str	r3, [r7, #28]
  
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	4aa1      	ldr	r2, [pc, #644]	; (800c0d4 <UART_SetConfig+0x2f4>)
 800be50:	4293      	cmp	r3, r2
 800be52:	d004      	beq.n	800be5e <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6a1b      	ldr	r3, [r3, #32]
 800be58:	69fa      	ldr	r2, [r7, #28]
 800be5a:	4313      	orrs	r3, r2
 800be5c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	687a      	ldr	r2, [r7, #4]
 800be64:	6812      	ldr	r2, [r2, #0]
 800be66:	6892      	ldr	r2, [r2, #8]
 800be68:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 800be6c:	69fa      	ldr	r2, [r7, #28]
 800be6e:	430a      	orrs	r2, r1
 800be70:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	4a98      	ldr	r2, [pc, #608]	; (800c0d8 <UART_SetConfig+0x2f8>)
 800be78:	4293      	cmp	r3, r2
 800be7a:	d121      	bne.n	800bec0 <UART_SetConfig+0xe0>
 800be7c:	4b97      	ldr	r3, [pc, #604]	; (800c0dc <UART_SetConfig+0x2fc>)
 800be7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be82:	f003 0303 	and.w	r3, r3, #3
 800be86:	2b03      	cmp	r3, #3
 800be88:	d816      	bhi.n	800beb8 <UART_SetConfig+0xd8>
 800be8a:	a201      	add	r2, pc, #4	; (adr r2, 800be90 <UART_SetConfig+0xb0>)
 800be8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be90:	0800bea1 	.word	0x0800bea1
 800be94:	0800bead 	.word	0x0800bead
 800be98:	0800bea7 	.word	0x0800bea7
 800be9c:	0800beb3 	.word	0x0800beb3
 800bea0:	2301      	movs	r3, #1
 800bea2:	76fb      	strb	r3, [r7, #27]
 800bea4:	e0e4      	b.n	800c070 <UART_SetConfig+0x290>
 800bea6:	2302      	movs	r3, #2
 800bea8:	76fb      	strb	r3, [r7, #27]
 800beaa:	e0e1      	b.n	800c070 <UART_SetConfig+0x290>
 800beac:	2304      	movs	r3, #4
 800beae:	76fb      	strb	r3, [r7, #27]
 800beb0:	e0de      	b.n	800c070 <UART_SetConfig+0x290>
 800beb2:	2308      	movs	r3, #8
 800beb4:	76fb      	strb	r3, [r7, #27]
 800beb6:	e0db      	b.n	800c070 <UART_SetConfig+0x290>
 800beb8:	2310      	movs	r3, #16
 800beba:	76fb      	strb	r3, [r7, #27]
 800bebc:	bf00      	nop
 800bebe:	e0d7      	b.n	800c070 <UART_SetConfig+0x290>
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	4a86      	ldr	r2, [pc, #536]	; (800c0e0 <UART_SetConfig+0x300>)
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d134      	bne.n	800bf34 <UART_SetConfig+0x154>
 800beca:	4b84      	ldr	r3, [pc, #528]	; (800c0dc <UART_SetConfig+0x2fc>)
 800becc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bed0:	f003 030c 	and.w	r3, r3, #12
 800bed4:	2b0c      	cmp	r3, #12
 800bed6:	d829      	bhi.n	800bf2c <UART_SetConfig+0x14c>
 800bed8:	a201      	add	r2, pc, #4	; (adr r2, 800bee0 <UART_SetConfig+0x100>)
 800beda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bede:	bf00      	nop
 800bee0:	0800bf15 	.word	0x0800bf15
 800bee4:	0800bf2d 	.word	0x0800bf2d
 800bee8:	0800bf2d 	.word	0x0800bf2d
 800beec:	0800bf2d 	.word	0x0800bf2d
 800bef0:	0800bf21 	.word	0x0800bf21
 800bef4:	0800bf2d 	.word	0x0800bf2d
 800bef8:	0800bf2d 	.word	0x0800bf2d
 800befc:	0800bf2d 	.word	0x0800bf2d
 800bf00:	0800bf1b 	.word	0x0800bf1b
 800bf04:	0800bf2d 	.word	0x0800bf2d
 800bf08:	0800bf2d 	.word	0x0800bf2d
 800bf0c:	0800bf2d 	.word	0x0800bf2d
 800bf10:	0800bf27 	.word	0x0800bf27
 800bf14:	2300      	movs	r3, #0
 800bf16:	76fb      	strb	r3, [r7, #27]
 800bf18:	e0aa      	b.n	800c070 <UART_SetConfig+0x290>
 800bf1a:	2302      	movs	r3, #2
 800bf1c:	76fb      	strb	r3, [r7, #27]
 800bf1e:	e0a7      	b.n	800c070 <UART_SetConfig+0x290>
 800bf20:	2304      	movs	r3, #4
 800bf22:	76fb      	strb	r3, [r7, #27]
 800bf24:	e0a4      	b.n	800c070 <UART_SetConfig+0x290>
 800bf26:	2308      	movs	r3, #8
 800bf28:	76fb      	strb	r3, [r7, #27]
 800bf2a:	e0a1      	b.n	800c070 <UART_SetConfig+0x290>
 800bf2c:	2310      	movs	r3, #16
 800bf2e:	76fb      	strb	r3, [r7, #27]
 800bf30:	bf00      	nop
 800bf32:	e09d      	b.n	800c070 <UART_SetConfig+0x290>
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	4a6a      	ldr	r2, [pc, #424]	; (800c0e4 <UART_SetConfig+0x304>)
 800bf3a:	4293      	cmp	r3, r2
 800bf3c:	d120      	bne.n	800bf80 <UART_SetConfig+0x1a0>
 800bf3e:	4b67      	ldr	r3, [pc, #412]	; (800c0dc <UART_SetConfig+0x2fc>)
 800bf40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf44:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bf48:	2b10      	cmp	r3, #16
 800bf4a:	d00f      	beq.n	800bf6c <UART_SetConfig+0x18c>
 800bf4c:	2b10      	cmp	r3, #16
 800bf4e:	d802      	bhi.n	800bf56 <UART_SetConfig+0x176>
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d005      	beq.n	800bf60 <UART_SetConfig+0x180>
 800bf54:	e010      	b.n	800bf78 <UART_SetConfig+0x198>
 800bf56:	2b20      	cmp	r3, #32
 800bf58:	d005      	beq.n	800bf66 <UART_SetConfig+0x186>
 800bf5a:	2b30      	cmp	r3, #48	; 0x30
 800bf5c:	d009      	beq.n	800bf72 <UART_SetConfig+0x192>
 800bf5e:	e00b      	b.n	800bf78 <UART_SetConfig+0x198>
 800bf60:	2300      	movs	r3, #0
 800bf62:	76fb      	strb	r3, [r7, #27]
 800bf64:	e084      	b.n	800c070 <UART_SetConfig+0x290>
 800bf66:	2302      	movs	r3, #2
 800bf68:	76fb      	strb	r3, [r7, #27]
 800bf6a:	e081      	b.n	800c070 <UART_SetConfig+0x290>
 800bf6c:	2304      	movs	r3, #4
 800bf6e:	76fb      	strb	r3, [r7, #27]
 800bf70:	e07e      	b.n	800c070 <UART_SetConfig+0x290>
 800bf72:	2308      	movs	r3, #8
 800bf74:	76fb      	strb	r3, [r7, #27]
 800bf76:	e07b      	b.n	800c070 <UART_SetConfig+0x290>
 800bf78:	2310      	movs	r3, #16
 800bf7a:	76fb      	strb	r3, [r7, #27]
 800bf7c:	bf00      	nop
 800bf7e:	e077      	b.n	800c070 <UART_SetConfig+0x290>
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	4a58      	ldr	r2, [pc, #352]	; (800c0e8 <UART_SetConfig+0x308>)
 800bf86:	4293      	cmp	r3, r2
 800bf88:	d120      	bne.n	800bfcc <UART_SetConfig+0x1ec>
 800bf8a:	4b54      	ldr	r3, [pc, #336]	; (800c0dc <UART_SetConfig+0x2fc>)
 800bf8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf90:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bf94:	2b40      	cmp	r3, #64	; 0x40
 800bf96:	d00f      	beq.n	800bfb8 <UART_SetConfig+0x1d8>
 800bf98:	2b40      	cmp	r3, #64	; 0x40
 800bf9a:	d802      	bhi.n	800bfa2 <UART_SetConfig+0x1c2>
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d005      	beq.n	800bfac <UART_SetConfig+0x1cc>
 800bfa0:	e010      	b.n	800bfc4 <UART_SetConfig+0x1e4>
 800bfa2:	2b80      	cmp	r3, #128	; 0x80
 800bfa4:	d005      	beq.n	800bfb2 <UART_SetConfig+0x1d2>
 800bfa6:	2bc0      	cmp	r3, #192	; 0xc0
 800bfa8:	d009      	beq.n	800bfbe <UART_SetConfig+0x1de>
 800bfaa:	e00b      	b.n	800bfc4 <UART_SetConfig+0x1e4>
 800bfac:	2300      	movs	r3, #0
 800bfae:	76fb      	strb	r3, [r7, #27]
 800bfb0:	e05e      	b.n	800c070 <UART_SetConfig+0x290>
 800bfb2:	2302      	movs	r3, #2
 800bfb4:	76fb      	strb	r3, [r7, #27]
 800bfb6:	e05b      	b.n	800c070 <UART_SetConfig+0x290>
 800bfb8:	2304      	movs	r3, #4
 800bfba:	76fb      	strb	r3, [r7, #27]
 800bfbc:	e058      	b.n	800c070 <UART_SetConfig+0x290>
 800bfbe:	2308      	movs	r3, #8
 800bfc0:	76fb      	strb	r3, [r7, #27]
 800bfc2:	e055      	b.n	800c070 <UART_SetConfig+0x290>
 800bfc4:	2310      	movs	r3, #16
 800bfc6:	76fb      	strb	r3, [r7, #27]
 800bfc8:	bf00      	nop
 800bfca:	e051      	b.n	800c070 <UART_SetConfig+0x290>
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	4a46      	ldr	r2, [pc, #280]	; (800c0ec <UART_SetConfig+0x30c>)
 800bfd2:	4293      	cmp	r3, r2
 800bfd4:	d124      	bne.n	800c020 <UART_SetConfig+0x240>
 800bfd6:	4b41      	ldr	r3, [pc, #260]	; (800c0dc <UART_SetConfig+0x2fc>)
 800bfd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bfe0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bfe4:	d012      	beq.n	800c00c <UART_SetConfig+0x22c>
 800bfe6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bfea:	d802      	bhi.n	800bff2 <UART_SetConfig+0x212>
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d007      	beq.n	800c000 <UART_SetConfig+0x220>
 800bff0:	e012      	b.n	800c018 <UART_SetConfig+0x238>
 800bff2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bff6:	d006      	beq.n	800c006 <UART_SetConfig+0x226>
 800bff8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bffc:	d009      	beq.n	800c012 <UART_SetConfig+0x232>
 800bffe:	e00b      	b.n	800c018 <UART_SetConfig+0x238>
 800c000:	2300      	movs	r3, #0
 800c002:	76fb      	strb	r3, [r7, #27]
 800c004:	e034      	b.n	800c070 <UART_SetConfig+0x290>
 800c006:	2302      	movs	r3, #2
 800c008:	76fb      	strb	r3, [r7, #27]
 800c00a:	e031      	b.n	800c070 <UART_SetConfig+0x290>
 800c00c:	2304      	movs	r3, #4
 800c00e:	76fb      	strb	r3, [r7, #27]
 800c010:	e02e      	b.n	800c070 <UART_SetConfig+0x290>
 800c012:	2308      	movs	r3, #8
 800c014:	76fb      	strb	r3, [r7, #27]
 800c016:	e02b      	b.n	800c070 <UART_SetConfig+0x290>
 800c018:	2310      	movs	r3, #16
 800c01a:	76fb      	strb	r3, [r7, #27]
 800c01c:	bf00      	nop
 800c01e:	e027      	b.n	800c070 <UART_SetConfig+0x290>
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	4a2b      	ldr	r2, [pc, #172]	; (800c0d4 <UART_SetConfig+0x2f4>)
 800c026:	4293      	cmp	r3, r2
 800c028:	d123      	bne.n	800c072 <UART_SetConfig+0x292>
 800c02a:	4b2c      	ldr	r3, [pc, #176]	; (800c0dc <UART_SetConfig+0x2fc>)
 800c02c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c030:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c034:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c038:	d012      	beq.n	800c060 <UART_SetConfig+0x280>
 800c03a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c03e:	d802      	bhi.n	800c046 <UART_SetConfig+0x266>
 800c040:	2b00      	cmp	r3, #0
 800c042:	d007      	beq.n	800c054 <UART_SetConfig+0x274>
 800c044:	e012      	b.n	800c06c <UART_SetConfig+0x28c>
 800c046:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c04a:	d006      	beq.n	800c05a <UART_SetConfig+0x27a>
 800c04c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c050:	d009      	beq.n	800c066 <UART_SetConfig+0x286>
 800c052:	e00b      	b.n	800c06c <UART_SetConfig+0x28c>
 800c054:	2300      	movs	r3, #0
 800c056:	76fb      	strb	r3, [r7, #27]
 800c058:	e00a      	b.n	800c070 <UART_SetConfig+0x290>
 800c05a:	2302      	movs	r3, #2
 800c05c:	76fb      	strb	r3, [r7, #27]
 800c05e:	e007      	b.n	800c070 <UART_SetConfig+0x290>
 800c060:	2304      	movs	r3, #4
 800c062:	76fb      	strb	r3, [r7, #27]
 800c064:	e004      	b.n	800c070 <UART_SetConfig+0x290>
 800c066:	2308      	movs	r3, #8
 800c068:	76fb      	strb	r3, [r7, #27]
 800c06a:	e001      	b.n	800c070 <UART_SetConfig+0x290>
 800c06c:	2310      	movs	r3, #16
 800c06e:	76fb      	strb	r3, [r7, #27]
 800c070:	bf00      	nop
  
  /* Check LPUART instance */
  if(UART_INSTANCE_LOWPOWER(huart))
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	4a17      	ldr	r2, [pc, #92]	; (800c0d4 <UART_SetConfig+0x2f4>)
 800c078:	4293      	cmp	r3, r2
 800c07a:	f040 80ee 	bne.w	800c25a <UART_SetConfig+0x47a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c07e:	7efb      	ldrb	r3, [r7, #27]
 800c080:	2b08      	cmp	r3, #8
 800c082:	d837      	bhi.n	800c0f4 <UART_SetConfig+0x314>
 800c084:	a201      	add	r2, pc, #4	; (adr r2, 800c08c <UART_SetConfig+0x2ac>)
 800c086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c08a:	bf00      	nop
 800c08c:	0800c0b1 	.word	0x0800c0b1
 800c090:	0800c0f5 	.word	0x0800c0f5
 800c094:	0800c0b9 	.word	0x0800c0b9
 800c098:	0800c0f5 	.word	0x0800c0f5
 800c09c:	0800c0bf 	.word	0x0800c0bf
 800c0a0:	0800c0f5 	.word	0x0800c0f5
 800c0a4:	0800c0f5 	.word	0x0800c0f5
 800c0a8:	0800c0f5 	.word	0x0800c0f5
 800c0ac:	0800c0c7 	.word	0x0800c0c7
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq()/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800c0b0:	f7fd fa6e 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800c0b4:	60f8      	str	r0, [r7, #12]
#endif
      break;
 800c0b6:	e020      	b.n	800c0fa <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800c0b8:	4b0d      	ldr	r3, [pc, #52]	; (800c0f0 <UART_SetConfig+0x310>)
 800c0ba:	60fb      	str	r3, [r7, #12]
#endif
      break;
 800c0bc:	e01d      	b.n	800c0fa <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq()/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800c0be:	f7fd f9ab 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800c0c2:	60f8      	str	r0, [r7, #12]
#endif
      break;
 800c0c4:	e019      	b.n	800c0fa <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800c0c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c0ca:	60fb      	str	r3, [r7, #12]
#endif
      break;
 800c0cc:	e015      	b.n	800c0fa <UART_SetConfig+0x31a>
 800c0ce:	bf00      	nop
 800c0d0:	efff69f3 	.word	0xefff69f3
 800c0d4:	40008000 	.word	0x40008000
 800c0d8:	40013800 	.word	0x40013800
 800c0dc:	40021000 	.word	0x40021000
 800c0e0:	40004400 	.word	0x40004400
 800c0e4:	40004800 	.word	0x40004800
 800c0e8:	40004c00 	.word	0x40004c00
 800c0ec:	40005000 	.word	0x40005000
 800c0f0:	00f42400 	.word	0x00f42400
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	74fb      	strb	r3, [r7, #19]
      break;
 800c0f8:	bf00      	nop
    }
    
    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	f000 819e 	beq.w	800c43e <UART_SetConfig+0x65e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	685a      	ldr	r2, [r3, #4]
 800c106:	4613      	mov	r3, r2
 800c108:	005b      	lsls	r3, r3, #1
 800c10a:	441a      	add	r2, r3
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	429a      	cmp	r2, r3
 800c110:	d805      	bhi.n	800c11e <UART_SetConfig+0x33e>
          (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) ))
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	685b      	ldr	r3, [r3, #4]
 800c116:	031a      	lsls	r2, r3, #12
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d202      	bcs.n	800c124 <UART_SetConfig+0x344>
      {
        ret = HAL_ERROR;
 800c11e:	2301      	movs	r3, #1
 800c120:	74fb      	strb	r3, [r7, #19]
 800c122:	e18c      	b.n	800c43e <UART_SetConfig+0x65e>
      }
      else
      {
        switch (clocksource)
 800c124:	7efb      	ldrb	r3, [r7, #27]
 800c126:	2b08      	cmp	r3, #8
 800c128:	f200 8084 	bhi.w	800c234 <UART_SetConfig+0x454>
 800c12c:	a201      	add	r2, pc, #4	; (adr r2, 800c134 <UART_SetConfig+0x354>)
 800c12e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c132:	bf00      	nop
 800c134:	0800c159 	.word	0x0800c159
 800c138:	0800c235 	.word	0x0800c235
 800c13c:	0800c199 	.word	0x0800c199
 800c140:	0800c235 	.word	0x0800c235
 800c144:	0800c1cd 	.word	0x0800c1cd
 800c148:	0800c235 	.word	0x0800c235
 800c14c:	0800c235 	.word	0x0800c235
 800c150:	0800c235 	.word	0x0800c235
 800c154:	0800c20b 	.word	0x0800c20b
        {
        case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800c158:	f7fd fa1a 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800c15c:	4603      	mov	r3, r0
 800c15e:	f04f 0400 	mov.w	r4, #0
 800c162:	ea4f 2904 	mov.w	r9, r4, lsl #8
 800c166:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 800c16a:	ea4f 2803 	mov.w	r8, r3, lsl #8
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	685b      	ldr	r3, [r3, #4]
 800c172:	085b      	lsrs	r3, r3, #1
 800c174:	f04f 0400 	mov.w	r4, #0
 800c178:	eb18 0003 	adds.w	r0, r8, r3
 800c17c:	eb49 0104 	adc.w	r1, r9, r4
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	685b      	ldr	r3, [r3, #4]
 800c184:	f04f 0400 	mov.w	r4, #0
 800c188:	461a      	mov	r2, r3
 800c18a:	4623      	mov	r3, r4
 800c18c:	f7f4 f870 	bl	8000270 <__aeabi_uldivmod>
 800c190:	4603      	mov	r3, r0
 800c192:	460c      	mov	r4, r1
 800c194:	617b      	str	r3, [r7, #20]
#endif
          break;
 800c196:	e050      	b.n	800c23a <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	685b      	ldr	r3, [r3, #4]
 800c19c:	085b      	lsrs	r3, r3, #1
 800c19e:	f04f 0400 	mov.w	r4, #0
 800c1a2:	49ad      	ldr	r1, [pc, #692]	; (800c458 <UART_SetConfig+0x678>)
 800c1a4:	f04f 0200 	mov.w	r2, #0
 800c1a8:	eb13 0801 	adds.w	r8, r3, r1
 800c1ac:	eb44 0902 	adc.w	r9, r4, r2
 800c1b0:	4640      	mov	r0, r8
 800c1b2:	4649      	mov	r1, r9
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	685b      	ldr	r3, [r3, #4]
 800c1b8:	f04f 0400 	mov.w	r4, #0
 800c1bc:	461a      	mov	r2, r3
 800c1be:	4623      	mov	r3, r4
 800c1c0:	f7f4 f856 	bl	8000270 <__aeabi_uldivmod>
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	460c      	mov	r4, r1
 800c1c8:	617b      	str	r3, [r7, #20]
#endif
          break;
 800c1ca:	e036      	b.n	800c23a <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800c1cc:	f7fd f924 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	461a      	mov	r2, r3
 800c1d4:	f04f 0300 	mov.w	r3, #0
 800c1d8:	021d      	lsls	r5, r3, #8
 800c1da:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 800c1de:	0214      	lsls	r4, r2, #8
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	085b      	lsrs	r3, r3, #1
 800c1e6:	461a      	mov	r2, r3
 800c1e8:	f04f 0300 	mov.w	r3, #0
 800c1ec:	18a0      	adds	r0, r4, r2
 800c1ee:	eb45 0103 	adc.w	r1, r5, r3
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	685b      	ldr	r3, [r3, #4]
 800c1f6:	f04f 0400 	mov.w	r4, #0
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	4623      	mov	r3, r4
 800c1fe:	f7f4 f837 	bl	8000270 <__aeabi_uldivmod>
 800c202:	4603      	mov	r3, r0
 800c204:	460c      	mov	r4, r1
 800c206:	617b      	str	r3, [r7, #20]
#endif
          break;
 800c208:	e017      	b.n	800c23a <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	085b      	lsrs	r3, r3, #1
 800c210:	f04f 0400 	mov.w	r4, #0
 800c214:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800c218:	f144 0100 	adc.w	r1, r4, #0
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	685b      	ldr	r3, [r3, #4]
 800c220:	f04f 0400 	mov.w	r4, #0
 800c224:	461a      	mov	r2, r3
 800c226:	4623      	mov	r3, r4
 800c228:	f7f4 f822 	bl	8000270 <__aeabi_uldivmod>
 800c22c:	4603      	mov	r3, r0
 800c22e:	460c      	mov	r4, r1
 800c230:	617b      	str	r3, [r7, #20]
#endif
          break;
 800c232:	e002      	b.n	800c23a <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_UNDEFINED:
        default:
          ret = HAL_ERROR;
 800c234:	2301      	movs	r3, #1
 800c236:	74fb      	strb	r3, [r7, #19]
          break;
 800c238:	bf00      	nop
        }
        
        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c23a:	697b      	ldr	r3, [r7, #20]
 800c23c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c240:	d308      	bcc.n	800c254 <UART_SetConfig+0x474>
 800c242:	697b      	ldr	r3, [r7, #20]
 800c244:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c248:	d204      	bcs.n	800c254 <UART_SetConfig+0x474>
        {
          huart->Instance->BRR = usartdiv;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	697a      	ldr	r2, [r7, #20]
 800c250:	60da      	str	r2, [r3, #12]
 800c252:	e0f4      	b.n	800c43e <UART_SetConfig+0x65e>
        }
        else
        {
          ret = HAL_ERROR;
 800c254:	2301      	movs	r3, #1
 800c256:	74fb      	strb	r3, [r7, #19]
 800c258:	e0f1      	b.n	800c43e <UART_SetConfig+0x65e>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	69db      	ldr	r3, [r3, #28]
 800c25e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c262:	d17e      	bne.n	800c362 <UART_SetConfig+0x582>
  {
    switch (clocksource)
 800c264:	7efb      	ldrb	r3, [r7, #27]
 800c266:	2b08      	cmp	r3, #8
 800c268:	d85b      	bhi.n	800c322 <UART_SetConfig+0x542>
 800c26a:	a201      	add	r2, pc, #4	; (adr r2, 800c270 <UART_SetConfig+0x490>)
 800c26c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c270:	0800c295 	.word	0x0800c295
 800c274:	0800c2b3 	.word	0x0800c2b3
 800c278:	0800c2d1 	.word	0x0800c2d1
 800c27c:	0800c323 	.word	0x0800c323
 800c280:	0800c2ed 	.word	0x0800c2ed
 800c284:	0800c323 	.word	0x0800c323
 800c288:	0800c323 	.word	0x0800c323
 800c28c:	0800c323 	.word	0x0800c323
 800c290:	0800c30b 	.word	0x0800c30b
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800c294:	f7fd f97c 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800c298:	4603      	mov	r3, r0
 800c29a:	005a      	lsls	r2, r3, #1
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	085b      	lsrs	r3, r3, #1
 800c2a2:	441a      	add	r2, r3
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	685b      	ldr	r3, [r3, #4]
 800c2a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2ac:	b29b      	uxth	r3, r3
 800c2ae:	617b      	str	r3, [r7, #20]
#endif
      break;
 800c2b0:	e03a      	b.n	800c328 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800c2b2:	f7fd f981 	bl	80095b8 <HAL_RCC_GetPCLK2Freq>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	005a      	lsls	r2, r3, #1
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	685b      	ldr	r3, [r3, #4]
 800c2be:	085b      	lsrs	r3, r3, #1
 800c2c0:	441a      	add	r2, r3
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	685b      	ldr	r3, [r3, #4]
 800c2c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2ca:	b29b      	uxth	r3, r3
 800c2cc:	617b      	str	r3, [r7, #20]
#endif
      break;
 800c2ce:	e02b      	b.n	800c328 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	685b      	ldr	r3, [r3, #4]
 800c2d4:	085b      	lsrs	r3, r3, #1
 800c2d6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800c2da:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800c2de:	687a      	ldr	r2, [r7, #4]
 800c2e0:	6852      	ldr	r2, [r2, #4]
 800c2e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2e6:	b29b      	uxth	r3, r3
 800c2e8:	617b      	str	r3, [r7, #20]
#endif
      break;
 800c2ea:	e01d      	b.n	800c328 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800c2ec:	f7fd f894 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	005a      	lsls	r2, r3, #1
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	685b      	ldr	r3, [r3, #4]
 800c2f8:	085b      	lsrs	r3, r3, #1
 800c2fa:	441a      	add	r2, r3
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	685b      	ldr	r3, [r3, #4]
 800c300:	fbb2 f3f3 	udiv	r3, r2, r3
 800c304:	b29b      	uxth	r3, r3
 800c306:	617b      	str	r3, [r7, #20]
#endif
      break;
 800c308:	e00e      	b.n	800c328 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	685b      	ldr	r3, [r3, #4]
 800c30e:	085b      	lsrs	r3, r3, #1
 800c310:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	685b      	ldr	r3, [r3, #4]
 800c318:	fbb2 f3f3 	udiv	r3, r2, r3
 800c31c:	b29b      	uxth	r3, r3
 800c31e:	617b      	str	r3, [r7, #20]
#endif
      break;
 800c320:	e002      	b.n	800c328 <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 800c322:	2301      	movs	r3, #1
 800c324:	74fb      	strb	r3, [r7, #19]
      break;
 800c326:	bf00      	nop
    }
    
    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c328:	697b      	ldr	r3, [r7, #20]
 800c32a:	2b0f      	cmp	r3, #15
 800c32c:	d916      	bls.n	800c35c <UART_SetConfig+0x57c>
 800c32e:	697b      	ldr	r3, [r7, #20]
 800c330:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c334:	d212      	bcs.n	800c35c <UART_SetConfig+0x57c>
    {
      brrtemp = usartdiv & 0xFFF0U;
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	b29b      	uxth	r3, r3
 800c33a:	f023 030f 	bic.w	r3, r3, #15
 800c33e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c340:	697b      	ldr	r3, [r7, #20]
 800c342:	085b      	lsrs	r3, r3, #1
 800c344:	b29b      	uxth	r3, r3
 800c346:	f003 0307 	and.w	r3, r3, #7
 800c34a:	b29a      	uxth	r2, r3
 800c34c:	897b      	ldrh	r3, [r7, #10]
 800c34e:	4313      	orrs	r3, r2
 800c350:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	897a      	ldrh	r2, [r7, #10]
 800c358:	60da      	str	r2, [r3, #12]
 800c35a:	e070      	b.n	800c43e <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 800c35c:	2301      	movs	r3, #1
 800c35e:	74fb      	strb	r3, [r7, #19]
 800c360:	e06d      	b.n	800c43e <UART_SetConfig+0x65e>
    }
  }
  else
  {
    switch (clocksource)
 800c362:	7efb      	ldrb	r3, [r7, #27]
 800c364:	2b08      	cmp	r3, #8
 800c366:	d859      	bhi.n	800c41c <UART_SetConfig+0x63c>
 800c368:	a201      	add	r2, pc, #4	; (adr r2, 800c370 <UART_SetConfig+0x590>)
 800c36a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c36e:	bf00      	nop
 800c370:	0800c395 	.word	0x0800c395
 800c374:	0800c3b1 	.word	0x0800c3b1
 800c378:	0800c3cd 	.word	0x0800c3cd
 800c37c:	0800c41d 	.word	0x0800c41d
 800c380:	0800c3e9 	.word	0x0800c3e9
 800c384:	0800c41d 	.word	0x0800c41d
 800c388:	0800c41d 	.word	0x0800c41d
 800c38c:	0800c41d 	.word	0x0800c41d
 800c390:	0800c405 	.word	0x0800c405
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800c394:	f7fd f8fc 	bl	8009590 <HAL_RCC_GetPCLK1Freq>
 800c398:	4602      	mov	r2, r0
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	685b      	ldr	r3, [r3, #4]
 800c39e:	085b      	lsrs	r3, r3, #1
 800c3a0:	441a      	add	r2, r3
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	685b      	ldr	r3, [r3, #4]
 800c3a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3aa:	b29b      	uxth	r3, r3
 800c3ac:	617b      	str	r3, [r7, #20]
#endif
      break;
 800c3ae:	e038      	b.n	800c422 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800c3b0:	f7fd f902 	bl	80095b8 <HAL_RCC_GetPCLK2Freq>
 800c3b4:	4602      	mov	r2, r0
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	685b      	ldr	r3, [r3, #4]
 800c3ba:	085b      	lsrs	r3, r3, #1
 800c3bc:	441a      	add	r2, r3
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	685b      	ldr	r3, [r3, #4]
 800c3c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3c6:	b29b      	uxth	r3, r3
 800c3c8:	617b      	str	r3, [r7, #20]
#endif
      break;
 800c3ca:	e02a      	b.n	800c422 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	685b      	ldr	r3, [r3, #4]
 800c3d0:	085b      	lsrs	r3, r3, #1
 800c3d2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800c3d6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800c3da:	687a      	ldr	r2, [r7, #4]
 800c3dc:	6852      	ldr	r2, [r2, #4]
 800c3de:	fbb3 f3f2 	udiv	r3, r3, r2
 800c3e2:	b29b      	uxth	r3, r3
 800c3e4:	617b      	str	r3, [r7, #20]
#endif
      break;
 800c3e6:	e01c      	b.n	800c422 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800c3e8:	f7fd f816 	bl	8009418 <HAL_RCC_GetSysClockFreq>
 800c3ec:	4602      	mov	r2, r0
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	085b      	lsrs	r3, r3, #1
 800c3f4:	441a      	add	r2, r3
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	685b      	ldr	r3, [r3, #4]
 800c3fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3fe:	b29b      	uxth	r3, r3
 800c400:	617b      	str	r3, [r7, #20]
#endif
      break;
 800c402:	e00e      	b.n	800c422 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	685b      	ldr	r3, [r3, #4]
 800c408:	085b      	lsrs	r3, r3, #1
 800c40a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	685b      	ldr	r3, [r3, #4]
 800c412:	fbb2 f3f3 	udiv	r3, r2, r3
 800c416:	b29b      	uxth	r3, r3
 800c418:	617b      	str	r3, [r7, #20]
#endif
      break;
 800c41a:	e002      	b.n	800c422 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 800c41c:	2301      	movs	r3, #1
 800c41e:	74fb      	strb	r3, [r7, #19]
      break;
 800c420:	bf00      	nop
    }
    
    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c422:	697b      	ldr	r3, [r7, #20]
 800c424:	2b0f      	cmp	r3, #15
 800c426:	d908      	bls.n	800c43a <UART_SetConfig+0x65a>
 800c428:	697b      	ldr	r3, [r7, #20]
 800c42a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c42e:	d204      	bcs.n	800c43a <UART_SetConfig+0x65a>
    {
      huart->Instance->BRR = usartdiv;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	697a      	ldr	r2, [r7, #20]
 800c436:	60da      	str	r2, [r3, #12]
 800c438:	e001      	b.n	800c43e <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 800c43a:	2301      	movs	r3, #1
 800c43c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif
    
  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	2200      	movs	r2, #0
 800c442:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2200      	movs	r2, #0
 800c448:	665a      	str	r2, [r3, #100]	; 0x64
  
  return ret;
 800c44a:	7cfb      	ldrb	r3, [r7, #19]
}
 800c44c:	4618      	mov	r0, r3
 800c44e:	3720      	adds	r7, #32
 800c450:	46bd      	mov	sp, r7
 800c452:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c456:	bf00      	nop
 800c458:	f4240000 	.word	0xf4240000

0800c45c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c45c:	b480      	push	{r7}
 800c45e:	b083      	sub	sp, #12
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
  
  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c468:	f003 0301 	and.w	r3, r3, #1
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d00a      	beq.n	800c486 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	687a      	ldr	r2, [r7, #4]
 800c476:	6812      	ldr	r2, [r2, #0]
 800c478:	6852      	ldr	r2, [r2, #4]
 800c47a:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800c47e:	687a      	ldr	r2, [r7, #4]
 800c480:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800c482:	430a      	orrs	r2, r1
 800c484:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c48a:	f003 0302 	and.w	r3, r3, #2
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d00a      	beq.n	800c4a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	687a      	ldr	r2, [r7, #4]
 800c498:	6812      	ldr	r2, [r2, #0]
 800c49a:	6852      	ldr	r2, [r2, #4]
 800c49c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 800c4a0:	687a      	ldr	r2, [r7, #4]
 800c4a2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800c4a4:	430a      	orrs	r2, r1
 800c4a6:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4ac:	f003 0304 	and.w	r3, r3, #4
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d00a      	beq.n	800c4ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	687a      	ldr	r2, [r7, #4]
 800c4ba:	6812      	ldr	r2, [r2, #0]
 800c4bc:	6852      	ldr	r2, [r2, #4]
 800c4be:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800c4c2:	687a      	ldr	r2, [r7, #4]
 800c4c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c4c6:	430a      	orrs	r2, r1
 800c4c8:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4ce:	f003 0308 	and.w	r3, r3, #8
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d00a      	beq.n	800c4ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	687a      	ldr	r2, [r7, #4]
 800c4dc:	6812      	ldr	r2, [r2, #0]
 800c4de:	6852      	ldr	r2, [r2, #4]
 800c4e0:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 800c4e4:	687a      	ldr	r2, [r7, #4]
 800c4e6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c4e8:	430a      	orrs	r2, r1
 800c4ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4f0:	f003 0310 	and.w	r3, r3, #16
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d00a      	beq.n	800c50e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	687a      	ldr	r2, [r7, #4]
 800c4fe:	6812      	ldr	r2, [r2, #0]
 800c500:	6892      	ldr	r2, [r2, #8]
 800c502:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800c506:	687a      	ldr	r2, [r7, #4]
 800c508:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c50a:	430a      	orrs	r2, r1
 800c50c:	609a      	str	r2, [r3, #8]
  }
  
  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c512:	f003 0320 	and.w	r3, r3, #32
 800c516:	2b00      	cmp	r3, #0
 800c518:	d00a      	beq.n	800c530 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	687a      	ldr	r2, [r7, #4]
 800c520:	6812      	ldr	r2, [r2, #0]
 800c522:	6892      	ldr	r2, [r2, #8]
 800c524:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800c528:	687a      	ldr	r2, [r7, #4]
 800c52a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800c52c:	430a      	orrs	r2, r1
 800c52e:	609a      	str	r2, [r3, #8]
  }
  
  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d01a      	beq.n	800c572 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	687a      	ldr	r2, [r7, #4]
 800c542:	6812      	ldr	r2, [r2, #0]
 800c544:	6852      	ldr	r2, [r2, #4]
 800c546:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800c54a:	687a      	ldr	r2, [r7, #4]
 800c54c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800c54e:	430a      	orrs	r2, r1
 800c550:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c556:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c55a:	d10a      	bne.n	800c572 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	687a      	ldr	r2, [r7, #4]
 800c562:	6812      	ldr	r2, [r2, #0]
 800c564:	6852      	ldr	r2, [r2, #4]
 800c566:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800c56a:	687a      	ldr	r2, [r7, #4]
 800c56c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800c56e:	430a      	orrs	r2, r1
 800c570:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d00a      	beq.n	800c594 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	687a      	ldr	r2, [r7, #4]
 800c584:	6812      	ldr	r2, [r2, #0]
 800c586:	6852      	ldr	r2, [r2, #4]
 800c588:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 800c58c:	687a      	ldr	r2, [r7, #4]
 800c58e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800c590:	430a      	orrs	r2, r1
 800c592:	605a      	str	r2, [r3, #4]
  }
}
 800c594:	bf00      	nop
 800c596:	370c      	adds	r7, #12
 800c598:	46bd      	mov	sp, r7
 800c59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59e:	4770      	bx	lr

0800c5a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c5a0:	b580      	push	{r7, lr}
 800c5a2:	b086      	sub	sp, #24
 800c5a4:	af02      	add	r7, sp, #8
 800c5a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	60fb      	str	r3, [r7, #12]
  
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	675a      	str	r2, [r3, #116]	; 0x74
  
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800c5b2:	f7f7 fd9b 	bl	80040ec <HAL_GetTick>
 800c5b6:	60f8      	str	r0, [r7, #12]
  
  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	f003 0308 	and.w	r3, r3, #8
 800c5c2:	2b08      	cmp	r3, #8
 800c5c4:	d10e      	bne.n	800c5e4 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c5c6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c5ca:	9300      	str	r3, [sp, #0]
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c5d4:	6878      	ldr	r0, [r7, #4]
 800c5d6:	f000 f82c 	bl	800c632 <UART_WaitOnFlagUntilTimeout>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d001      	beq.n	800c5e4 <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c5e0:	2303      	movs	r3, #3
 800c5e2:	e022      	b.n	800c62a <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f003 0304 	and.w	r3, r3, #4
 800c5ee:	2b04      	cmp	r3, #4
 800c5f0:	d10e      	bne.n	800c610 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c5f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c5f6:	9300      	str	r3, [sp, #0]
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c600:	6878      	ldr	r0, [r7, #4]
 800c602:	f000 f816 	bl	800c632 <UART_WaitOnFlagUntilTimeout>
 800c606:	4603      	mov	r3, r0
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d001      	beq.n	800c610 <UART_CheckIdleState+0x70>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c60c:	2303      	movs	r3, #3
 800c60e:	e00c      	b.n	800c62a <UART_CheckIdleState+0x8a>
    }
  }
  
  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2220      	movs	r2, #32
 800c614:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  huart->RxState= HAL_UART_STATE_READY;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2220      	movs	r2, #32
 800c61c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2200      	movs	r2, #0
 800c624:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  
  return HAL_OK;
 800c628:	2300      	movs	r3, #0
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3710      	adds	r7, #16
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}

0800c632 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800c632:	b580      	push	{r7, lr}
 800c634:	b084      	sub	sp, #16
 800c636:	af00      	add	r7, sp, #0
 800c638:	60f8      	str	r0, [r7, #12]
 800c63a:	60b9      	str	r1, [r7, #8]
 800c63c:	603b      	str	r3, [r7, #0]
 800c63e:	4613      	mov	r3, r2
 800c640:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c642:	e02c      	b.n	800c69e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800c644:	69bb      	ldr	r3, [r7, #24]
 800c646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c64a:	d028      	beq.n	800c69e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800c64c:	69bb      	ldr	r3, [r7, #24]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d007      	beq.n	800c662 <UART_WaitOnFlagUntilTimeout+0x30>
 800c652:	f7f7 fd4b 	bl	80040ec <HAL_GetTick>
 800c656:	4602      	mov	r2, r0
 800c658:	683b      	ldr	r3, [r7, #0]
 800c65a:	1ad2      	subs	r2, r2, r3
 800c65c:	69bb      	ldr	r3, [r7, #24]
 800c65e:	429a      	cmp	r2, r3
 800c660:	d91d      	bls.n	800c69e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	68fa      	ldr	r2, [r7, #12]
 800c668:	6812      	ldr	r2, [r2, #0]
 800c66a:	6812      	ldr	r2, [r2, #0]
 800c66c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c670:	601a      	str	r2, [r3, #0]
#endif
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	68fa      	ldr	r2, [r7, #12]
 800c678:	6812      	ldr	r2, [r2, #0]
 800c67a:	6892      	ldr	r2, [r2, #8]
 800c67c:	f022 0201 	bic.w	r2, r2, #1
 800c680:	609a      	str	r2, [r3, #8]
        
        huart->gState = HAL_UART_STATE_READY;
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	2220      	movs	r2, #32
 800c686:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	2220      	movs	r2, #32
 800c68e:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	2200      	movs	r2, #0
 800c696:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        
        return HAL_TIMEOUT;
 800c69a:	2303      	movs	r3, #3
 800c69c:	e00f      	b.n	800c6be <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	69da      	ldr	r2, [r3, #28]
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	401a      	ands	r2, r3
 800c6a8:	68bb      	ldr	r3, [r7, #8]
 800c6aa:	429a      	cmp	r2, r3
 800c6ac:	bf0c      	ite	eq
 800c6ae:	2301      	moveq	r3, #1
 800c6b0:	2300      	movne	r3, #0
 800c6b2:	b2db      	uxtb	r3, r3
 800c6b4:	461a      	mov	r2, r3
 800c6b6:	79fb      	ldrb	r3, [r7, #7]
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d0c3      	beq.n	800c644 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c6bc:	2300      	movs	r3, #0
}
 800c6be:	4618      	mov	r0, r3
 800c6c0:	3710      	adds	r7, #16
 800c6c2:	46bd      	mov	sp, r7
 800c6c4:	bd80      	pop	{r7, pc}

0800c6c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c6c6:	b480      	push	{r7}
 800c6c8:	b083      	sub	sp, #12
 800c6ca:	af00      	add	r7, sp, #0
 800c6cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	687a      	ldr	r2, [r7, #4]
 800c6d4:	6812      	ldr	r2, [r2, #0]
 800c6d6:	6812      	ldr	r2, [r2, #0]
 800c6d8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c6dc:	601a      	str	r2, [r3, #0]
#endif
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	687a      	ldr	r2, [r7, #4]
 800c6e4:	6812      	ldr	r2, [r2, #0]
 800c6e6:	6892      	ldr	r2, [r2, #8]
 800c6e8:	f022 0201 	bic.w	r2, r2, #1
 800c6ec:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	2220      	movs	r2, #32
 800c6f2:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
  
  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	661a      	str	r2, [r3, #96]	; 0x60
}
 800c6fc:	bf00      	nop
 800c6fe:	370c      	adds	r7, #12
 800c700:	46bd      	mov	sp, r7
 800c702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c706:	4770      	bx	lr

0800c708 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b084      	sub	sp, #16
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c714:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	2200      	movs	r2, #0
 800c71a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2200      	movs	r2, #0
 800c722:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  
  HAL_UART_ErrorCallback(huart);
 800c726:	68f8      	ldr	r0, [r7, #12]
 800c728:	f7ff fb50 	bl	800bdcc <HAL_UART_ErrorCallback>
}
 800c72c:	bf00      	nop
 800c72e:	3710      	adds	r7, #16
 800c730:	46bd      	mov	sp, r7
 800c732:	bd80      	pop	{r7, pc}

0800c734 <UART_EndTransmit_IT>:
  * @param huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b082      	sub	sp, #8
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	687a      	ldr	r2, [r7, #4]
 800c742:	6812      	ldr	r2, [r2, #0]
 800c744:	6812      	ldr	r2, [r2, #0]
 800c746:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c74a:	601a      	str	r2, [r3, #0]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2220      	movs	r2, #32
 800c750:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  
  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2200      	movs	r2, #0
 800c758:	665a      	str	r2, [r3, #100]	; 0x64
  
  HAL_UART_TxCpltCallback(huart);
 800c75a:	6878      	ldr	r0, [r7, #4]
 800c75c:	f7ff fb2c 	bl	800bdb8 <HAL_UART_TxCpltCallback>
}
 800c760:	bf00      	nop
 800c762:	3708      	adds	r7, #8
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}

0800c768 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
 __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c768:	b480      	push	{r7}
 800c76a:	b083      	sub	sp, #12
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c770:	bf00      	nop
 800c772:	370c      	adds	r7, #12
 800c774:	46bd      	mov	sp, r7
 800c776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77a:	4770      	bx	lr

0800c77c <USB_CoreInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c77c:	b084      	sub	sp, #16
 800c77e:	b580      	push	{r7, lr}
 800c780:	b082      	sub	sp, #8
 800c782:	af00      	add	r7, sp, #0
 800c784:	6078      	str	r0, [r7, #4]
 800c786:	f107 0014 	add.w	r0, r7, #20
 800c78a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	68db      	ldr	r3, [r3, #12]
 800c792:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	60da      	str	r2, [r3, #12]
  
  /* Reset after a PHY select and set Host mode */
  USB_CoreReset(USBx);
 800c79a:	6878      	ldr	r0, [r7, #4]
 800c79c:	f000 fdfc 	bl	800d398 <USB_CoreReset>
  
  /* Deactivate the power down*/
  USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c7a6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800c7a8:	2300      	movs	r3, #0
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	3708      	adds	r7, #8
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c7b4:	b004      	add	sp, #16
 800c7b6:	4770      	bx	lr

0800c7b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	b083      	sub	sp, #12
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	689b      	ldr	r3, [r3, #8]
 800c7c4:	f043 0201 	orr.w	r2, r3, #1
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c7cc:	2300      	movs	r3, #0
}
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	370c      	adds	r7, #12
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d8:	4770      	bx	lr

0800c7da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx: Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c7da:	b480      	push	{r7}
 800c7dc:	b083      	sub	sp, #12
 800c7de:	af00      	add	r7, sp, #0
 800c7e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	689b      	ldr	r3, [r3, #8]
 800c7e6:	f023 0201 	bic.w	r2, r3, #1
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c7ee:	2300      	movs	r3, #0
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	370c      	adds	r7, #12
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fa:	4770      	bx	lr

0800c7fc <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_ModeTypeDef mode)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b082      	sub	sp, #8
 800c800:	af00      	add	r7, sp, #0
 800c802:	6078      	str	r0, [r7, #4]
 800c804:	460b      	mov	r3, r1
 800c806:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	68db      	ldr	r3, [r3, #12]
 800c80c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	60da      	str	r2, [r3, #12]
  
  if ( mode == USB_HOST_MODE)
 800c814:	78fb      	ldrb	r3, [r7, #3]
 800c816:	2b01      	cmp	r3, #1
 800c818:	d106      	bne.n	800c828 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	68db      	ldr	r3, [r3, #12]
 800c81e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	60da      	str	r2, [r3, #12]
 800c826:	e008      	b.n	800c83a <USB_SetCurrentMode+0x3e>
  }
  else if ( mode == USB_DEVICE_MODE)
 800c828:	78fb      	ldrb	r3, [r7, #3]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d105      	bne.n	800c83a <USB_SetCurrentMode+0x3e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	68db      	ldr	r3, [r3, #12]
 800c832:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	60da      	str	r2, [r3, #12]
  }
  HAL_Delay(50);
 800c83a:	2032      	movs	r0, #50	; 0x32
 800c83c:	f7f7 fc62 	bl	8004104 <HAL_Delay>
  
  return HAL_OK;
 800c840:	2300      	movs	r3, #0
}
 800c842:	4618      	mov	r0, r3
 800c844:	3708      	adds	r7, #8
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}
	...

0800c84c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c84c:	b480      	push	{r7}
 800c84e:	b085      	sub	sp, #20
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
 800c854:	6039      	str	r1, [r7, #0]
  uint32_t count = 0;
 800c856:	2300      	movs	r3, #0
 800c858:	60fb      	str	r3, [r7, #12]
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	019b      	lsls	r3, r3, #6
 800c85e:	f043 0220 	orr.w	r2, r3, #32
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	611a      	str	r2, [r3, #16]
 
  do
  {
    if (++count > 200000)
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	3301      	adds	r3, #1
 800c86a:	60fb      	str	r3, [r7, #12]
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	4a09      	ldr	r2, [pc, #36]	; (800c894 <USB_FlushTxFifo+0x48>)
 800c870:	4293      	cmp	r3, r2
 800c872:	d901      	bls.n	800c878 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c874:	2303      	movs	r3, #3
 800c876:	e006      	b.n	800c886 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	691b      	ldr	r3, [r3, #16]
 800c87c:	f003 0320 	and.w	r3, r3, #32
 800c880:	2b20      	cmp	r3, #32
 800c882:	d0f0      	beq.n	800c866 <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 800c884:	2300      	movs	r3, #0
}
 800c886:	4618      	mov	r0, r3
 800c888:	3714      	adds	r7, #20
 800c88a:	46bd      	mov	sp, r7
 800c88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c890:	4770      	bx	lr
 800c892:	bf00      	nop
 800c894:	00030d40 	.word	0x00030d40

0800c898 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx: Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c898:	b480      	push	{r7}
 800c89a:	b085      	sub	sp, #20
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	60fb      	str	r3, [r7, #12]
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	2210      	movs	r2, #16
 800c8a8:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	3301      	adds	r3, #1
 800c8ae:	60fb      	str	r3, [r7, #12]
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	4a09      	ldr	r2, [pc, #36]	; (800c8d8 <USB_FlushRxFifo+0x40>)
 800c8b4:	4293      	cmp	r3, r2
 800c8b6:	d901      	bls.n	800c8bc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800c8b8:	2303      	movs	r3, #3
 800c8ba:	e006      	b.n	800c8ca <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	691b      	ldr	r3, [r3, #16]
 800c8c0:	f003 0310 	and.w	r3, r3, #16
 800c8c4:	2b10      	cmp	r3, #16
 800c8c6:	d0f0      	beq.n	800c8aa <USB_FlushRxFifo+0x12>
  
  return HAL_OK;
 800c8c8:	2300      	movs	r3, #0
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3714      	adds	r7, #20
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d4:	4770      	bx	lr
 800c8d6:	bf00      	nop
 800c8d8:	00030d40 	.word	0x00030d40

0800c8dc <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c8dc:	b480      	push	{r7}
 800c8de:	b087      	sub	sp, #28
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	60f8      	str	r0, [r7, #12]
 800c8e4:	60b9      	str	r1, [r7, #8]
 800c8e6:	4611      	mov	r1, r2
 800c8e8:	461a      	mov	r2, r3
 800c8ea:	460b      	mov	r3, r1
 800c8ec:	71fb      	strb	r3, [r7, #7]
 800c8ee:	4613      	mov	r3, r2
 800c8f0:	80bb      	strh	r3, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);
  UNUSED(dma);
  
  uint32_t count32b= 0 , index= 0;
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	613b      	str	r3, [r7, #16]
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	617b      	str	r3, [r7, #20]
  count32b =  (len + 3) / 4;
 800c8fa:	88bb      	ldrh	r3, [r7, #4]
 800c8fc:	3303      	adds	r3, #3
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	da00      	bge.n	800c904 <USB_WritePacket+0x28>
 800c902:	3303      	adds	r3, #3
 800c904:	109b      	asrs	r3, r3, #2
 800c906:	613b      	str	r3, [r7, #16]
  for (index = 0; index < count32b; index++, src += 4)
 800c908:	2300      	movs	r3, #0
 800c90a:	617b      	str	r3, [r7, #20]
 800c90c:	e00f      	b.n	800c92e <USB_WritePacket+0x52>
  {
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 800c90e:	79fb      	ldrb	r3, [r7, #7]
 800c910:	031a      	lsls	r2, r3, #12
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	4413      	add	r3, r2
 800c916:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c91a:	461a      	mov	r2, r3
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	6013      	str	r3, [r2, #0]
  for (index = 0; index < count32b; index++, src += 4)
 800c922:	697b      	ldr	r3, [r7, #20]
 800c924:	3301      	adds	r3, #1
 800c926:	617b      	str	r3, [r7, #20]
 800c928:	68bb      	ldr	r3, [r7, #8]
 800c92a:	3304      	adds	r3, #4
 800c92c:	60bb      	str	r3, [r7, #8]
 800c92e:	697a      	ldr	r2, [r7, #20]
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	429a      	cmp	r2, r3
 800c934:	d3eb      	bcc.n	800c90e <USB_WritePacket+0x32>
  }
  return HAL_OK;
 800c936:	2300      	movs	r3, #0
}
 800c938:	4618      	mov	r0, r3
 800c93a:	371c      	adds	r7, #28
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr

0800c944 <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c944:	b480      	push	{r7}
 800c946:	b087      	sub	sp, #28
 800c948:	af00      	add	r7, sp, #0
 800c94a:	60f8      	str	r0, [r7, #12]
 800c94c:	60b9      	str	r1, [r7, #8]
 800c94e:	4613      	mov	r3, r2
 800c950:	80fb      	strh	r3, [r7, #6]
  uint32_t index=0;
 800c952:	2300      	movs	r3, #0
 800c954:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3) / 4;
 800c956:	88fb      	ldrh	r3, [r7, #6]
 800c958:	3303      	adds	r3, #3
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	da00      	bge.n	800c960 <USB_ReadPacket+0x1c>
 800c95e:	3303      	adds	r3, #3
 800c960:	109b      	asrs	r3, r3, #2
 800c962:	613b      	str	r3, [r7, #16]
  
  for ( index = 0; index < count32b; index++, dest += 4 )
 800c964:	2300      	movs	r3, #0
 800c966:	617b      	str	r3, [r7, #20]
 800c968:	e00b      	b.n	800c982 <USB_ReadPacket+0x3e>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c970:	681a      	ldr	r2, [r3, #0]
 800c972:	68bb      	ldr	r3, [r7, #8]
 800c974:	601a      	str	r2, [r3, #0]
  for ( index = 0; index < count32b; index++, dest += 4 )
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	3301      	adds	r3, #1
 800c97a:	617b      	str	r3, [r7, #20]
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	3304      	adds	r3, #4
 800c980:	60bb      	str	r3, [r7, #8]
 800c982:	697a      	ldr	r2, [r7, #20]
 800c984:	693b      	ldr	r3, [r7, #16]
 800c986:	429a      	cmp	r2, r3
 800c988:	d3ef      	bcc.n	800c96a <USB_ReadPacket+0x26>
    
  }
  return ((void *)dest);
 800c98a:	68bb      	ldr	r3, [r7, #8]
}
 800c98c:	4618      	mov	r0, r3
 800c98e:	371c      	adds	r7, #28
 800c990:	46bd      	mov	sp, r7
 800c992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c996:	4770      	bx	lr

0800c998 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx: Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 800c998:	b480      	push	{r7}
 800c99a:	b085      	sub	sp, #20
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	60fb      	str	r3, [r7, #12]
  
  tmpreg = USBx->GINTSTS;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	695b      	ldr	r3, [r3, #20]
 800c9a8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	699b      	ldr	r3, [r3, #24]
 800c9ae:	68fa      	ldr	r2, [r7, #12]
 800c9b0:	4013      	ands	r3, r2
 800c9b2:	60fb      	str	r3, [r7, #12]
  return tmpreg;  
 800c9b4:	68fb      	ldr	r3, [r7, #12]
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3714      	adds	r7, #20
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c0:	4770      	bx	lr

0800c9c2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c9c2:	b480      	push	{r7}
 800c9c4:	b083      	sub	sp, #12
 800c9c6:	af00      	add	r7, sp, #0
 800c9c8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	695b      	ldr	r3, [r3, #20]
 800c9ce:	f003 0301 	and.w	r3, r3, #1
}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	370c      	adds	r7, #12
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9dc:	4770      	bx	lr
	...

0800c9e0 <USB_HostInit>:
  * @param  cfg: pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c9e0:	b084      	sub	sp, #16
 800c9e2:	b580      	push	{r7, lr}
 800c9e4:	b084      	sub	sp, #16
 800c9e6:	af00      	add	r7, sp, #0
 800c9e8:	6078      	str	r0, [r7, #4]
 800c9ea:	f107 001c 	add.w	r0, r7, #28
 800c9ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t index = 0;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	60fb      	str	r3, [r7, #12]
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c9fc:	461a      	mov	r2, r3
 800c9fe:	2300      	movs	r3, #0
 800ca00:	6013      	str	r3, [r2, #0]
  
  /* Disable the FS/LS support mode only */
  if((cfg.speed == USB_OTG_SPEED_FULL)&&
 800ca02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca04:	2b03      	cmp	r3, #3
 800ca06:	d10f      	bne.n	800ca28 <USB_HostInit+0x48>
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ca0e:	d00b      	beq.n	800ca28 <USB_HostInit+0x48>
     (USBx != USB_OTG_FS))
  {
    USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS; 
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ca16:	461a      	mov	r2, r3
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	f043 0304 	orr.w	r3, r3, #4
 800ca24:	6013      	str	r3, [r2, #0]
 800ca26:	e00a      	b.n	800ca3e <USB_HostInit+0x5e>
  }
  else
  {
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);  
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ca2e:	461a      	mov	r2, r3
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	f023 0304 	bic.w	r3, r3, #4
 800ca3c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  USB_FlushTxFifo(USBx, 0x10 ); /* all Tx FIFOs */
 800ca3e:	2110      	movs	r1, #16
 800ca40:	6878      	ldr	r0, [r7, #4]
 800ca42:	f7ff ff03 	bl	800c84c <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 800ca46:	6878      	ldr	r0, [r7, #4]
 800ca48:	f7ff ff26 	bl	800c898 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (index = 0; index < cfg.Host_channels; index++)
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	60fb      	str	r3, [r7, #12]
 800ca50:	e015      	b.n	800ca7e <USB_HostInit+0x9e>
  {
    USBx_HC(index)->HCINT = 0xFFFFFFFF;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	015a      	lsls	r2, r3, #5
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	4413      	add	r3, r2
 800ca5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca5e:	461a      	mov	r2, r3
 800ca60:	f04f 33ff 	mov.w	r3, #4294967295
 800ca64:	6093      	str	r3, [r2, #8]
    USBx_HC(index)->HCINTMSK = 0;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	015a      	lsls	r2, r3, #5
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	4413      	add	r3, r2
 800ca6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca72:	461a      	mov	r2, r3
 800ca74:	2300      	movs	r3, #0
 800ca76:	60d3      	str	r3, [r2, #12]
  for (index = 0; index < cfg.Host_channels; index++)
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	3301      	adds	r3, #1
 800ca7c:	60fb      	str	r3, [r7, #12]
 800ca7e:	6a3a      	ldr	r2, [r7, #32]
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	429a      	cmp	r2, r3
 800ca84:	d8e5      	bhi.n	800ca52 <USB_HostInit+0x72>
  }
  
  /* Enable VBUS driving */
  USB_DriveVbus(USBx, 1);
 800ca86:	2101      	movs	r1, #1
 800ca88:	6878      	ldr	r0, [r7, #4]
 800ca8a:	f000 f892 	bl	800cbb2 <USB_DriveVbus>
  
  HAL_Delay(200);
 800ca8e:	20c8      	movs	r0, #200	; 0xc8
 800ca90:	f7f7 fb38 	bl	8004104 <HAL_Delay>
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2200      	movs	r2, #0
 800ca98:	619a      	str	r2, [r3, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFF;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	f04f 32ff 	mov.w	r2, #4294967295
 800caa0:	615a      	str	r2, [r3, #20]
  
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = (uint32_t )0x80; 
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2280      	movs	r2, #128	; 0x80
 800caa6:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x60 << 16)& USB_OTG_NPTXFD) | 0x80);
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	4a0e      	ldr	r2, [pc, #56]	; (800cae4 <USB_HostInit+0x104>)
 800caac:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t )(((0x40 << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	4a0d      	ldr	r2, [pc, #52]	; (800cae8 <USB_HostInit+0x108>)
 800cab2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  
  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 800cab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d105      	bne.n	800cac8 <USB_HostInit+0xe8>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	699b      	ldr	r3, [r3, #24]
 800cac0:	f043 0210 	orr.w	r2, r3, #16
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	619a      	str	r2, [r3, #24]
  }

    /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM |\
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	699a      	ldr	r2, [r3, #24]
 800cacc:	4b07      	ldr	r3, [pc, #28]	; (800caec <USB_HostInit+0x10c>)
 800cace:	4313      	orrs	r3, r2
 800cad0:	687a      	ldr	r2, [r7, #4]
 800cad2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             |USB_OTG_GINTSTS_DISCINT|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);
  
  return HAL_OK;
 800cad4:	2300      	movs	r3, #0
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3710      	adds	r7, #16
 800cada:	46bd      	mov	sp, r7
 800cadc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cae0:	b004      	add	sp, #16
 800cae2:	4770      	bx	lr
 800cae4:	00600080 	.word	0x00600080
 800cae8:	004000e0 	.word	0x004000e0
 800caec:	a3200008 	.word	0xa3200008

0800caf0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock 
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock 
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)
{
 800caf0:	b480      	push	{r7}
 800caf2:	b083      	sub	sp, #12
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
 800caf8:	460b      	mov	r3, r1
 800cafa:	70fb      	strb	r3, [r7, #3]
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cb02:	461a      	mov	r2, r3
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	f023 0303 	bic.w	r3, r3, #3
 800cb10:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (freq & USB_OTG_HCFG_FSLSPCS);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cb18:	4619      	mov	r1, r3
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cb20:	681a      	ldr	r2, [r3, #0]
 800cb22:	78fb      	ldrb	r3, [r7, #3]
 800cb24:	f003 0303 	and.w	r3, r3, #3
 800cb28:	4313      	orrs	r3, r2
 800cb2a:	600b      	str	r3, [r1, #0]
  
  if (freq ==  HCFG_48_MHZ)
 800cb2c:	78fb      	ldrb	r3, [r7, #3]
 800cb2e:	2b01      	cmp	r3, #1
 800cb30:	d107      	bne.n	800cb42 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = (uint32_t)48000;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cb38:	461a      	mov	r2, r3
 800cb3a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800cb3e:	6053      	str	r3, [r2, #4]
 800cb40:	e009      	b.n	800cb56 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq ==  HCFG_6_MHZ)
 800cb42:	78fb      	ldrb	r3, [r7, #3]
 800cb44:	2b02      	cmp	r3, #2
 800cb46:	d106      	bne.n	800cb56 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = (uint32_t)6000;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cb4e:	461a      	mov	r2, r3
 800cb50:	f241 7370 	movw	r3, #6000	; 0x1770
 800cb54:	6053      	str	r3, [r2, #4]
  } 
  return HAL_OK;  
 800cb56:	2300      	movs	r3, #0
}
 800cb58:	4618      	mov	r0, r3
 800cb5a:	370c      	adds	r7, #12
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb62:	4770      	bx	lr

0800cb64 <USB_ResetPort>:
  * @retval HAL status
  * @note   (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b084      	sub	sp, #16
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t hprt0 = 0;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	60fb      	str	r3, [r7, #12]
  
  hprt0 = USBx_HPRT0;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	60fb      	str	r3, [r7, #12]
  
  hprt0 &= ~(USB_OTG_HPRT_PENA    | USB_OTG_HPRT_PCDET |\
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800cb80:	60fb      	str	r3, [r7, #12]
    USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);  
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800cb88:	461a      	mov	r2, r3
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cb90:	6013      	str	r3, [r2, #0]
  HAL_Delay (10);                                /* See Note #1 */
 800cb92:	200a      	movs	r0, #10
 800cb94:	f7f7 fab6 	bl	8004104 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0); 
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800cb9e:	461a      	mov	r2, r3
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cba6:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800cba8:	2300      	movs	r3, #0
}
 800cbaa:	4618      	mov	r0, r3
 800cbac:	3710      	adds	r7, #16
 800cbae:	46bd      	mov	sp, r7
 800cbb0:	bd80      	pop	{r7, pc}

0800cbb2 <USB_DriveVbus>:
  *           0 : VBUS Active 
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800cbb2:	b480      	push	{r7}
 800cbb4:	b085      	sub	sp, #20
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	6078      	str	r0, [r7, #4]
 800cbba:	460b      	mov	r3, r1
 800cbbc:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t hprt0 = 0;
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	60fb      	str	r3, [r7, #12]
  
  hprt0 = USBx_HPRT0;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	60fb      	str	r3, [r7, #12]
  hprt0 &= ~(USB_OTG_HPRT_PENA    | USB_OTG_HPRT_PCDET |\
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800cbd2:	60fb      	str	r3, [r7, #12]
                         USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0 ) && (state == 1 ))
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d10a      	bne.n	800cbf4 <USB_DriveVbus+0x42>
 800cbde:	78fb      	ldrb	r3, [r7, #3]
 800cbe0:	2b01      	cmp	r3, #1
 800cbe2:	d107      	bne.n	800cbf4 <USB_DriveVbus+0x42>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0); 
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800cbea:	461a      	mov	r2, r3
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800cbf2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0 ))
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800cbfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cbfe:	d10a      	bne.n	800cc16 <USB_DriveVbus+0x64>
 800cc00:	78fb      	ldrb	r3, [r7, #3]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d107      	bne.n	800cc16 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0); 
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800cc0c:	461a      	mov	r2, r3
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cc14:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK; 
 800cc16:	2300      	movs	r3, #0
}
 800cc18:	4618      	mov	r0, r3
 800cc1a:	3714      	adds	r7, #20
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc22:	4770      	bx	lr

0800cc24 <USB_GetHostSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed (USB_OTG_GlobalTypeDef *USBx)
{
 800cc24:	b480      	push	{r7}
 800cc26:	b085      	sub	sp, #20
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t hprt0 = 0;
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	60fb      	str	r3, [r7, #12]
  
  hprt0 = USBx_HPRT0;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	60fb      	str	r3, [r7, #12]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	0c5b      	lsrs	r3, r3, #17
 800cc3e:	f003 0303 	and.w	r3, r3, #3
}
 800cc42:	4618      	mov	r0, r3
 800cc44:	3714      	adds	r7, #20
 800cc46:	46bd      	mov	sp, r7
 800cc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4c:	4770      	bx	lr

0800cc4e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx: Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx)
{
 800cc4e:	b480      	push	{r7}
 800cc50:	b083      	sub	sp, #12
 800cc52:	af00      	add	r7, sp, #0
 800cc54:	6078      	str	r0, [r7, #4]
  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cc5c:	689b      	ldr	r3, [r3, #8]
 800cc5e:	b29b      	uxth	r3, r3
}
 800cc60:	4618      	mov	r0, r3
 800cc62:	370c      	adds	r7, #12
 800cc64:	46bd      	mov	sp, r7
 800cc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6a:	4770      	bx	lr

0800cc6c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800cc6c:	b480      	push	{r7}
 800cc6e:	b083      	sub	sp, #12
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
 800cc74:	4608      	mov	r0, r1
 800cc76:	4611      	mov	r1, r2
 800cc78:	461a      	mov	r2, r3
 800cc7a:	4603      	mov	r3, r0
 800cc7c:	70fb      	strb	r3, [r7, #3]
 800cc7e:	460b      	mov	r3, r1
 800cc80:	70bb      	strb	r3, [r7, #2]
 800cc82:	4613      	mov	r3, r2
 800cc84:	707b      	strb	r3, [r7, #1]
    
  /* Clear old interrupt conditions for this host channel. */
  USBx_HC(ch_num)->HCINT = 0xFFFFFFFF;
 800cc86:	78fb      	ldrb	r3, [r7, #3]
 800cc88:	015a      	lsls	r2, r3, #5
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	4413      	add	r3, r2
 800cc8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cc92:	461a      	mov	r2, r3
 800cc94:	f04f 33ff 	mov.w	r3, #4294967295
 800cc98:	6093      	str	r3, [r2, #8]
  
  /* Enable channel interrupts required for this transfer. */
  switch (ep_type) 
 800cc9a:	7d3b      	ldrb	r3, [r7, #20]
 800cc9c:	2b03      	cmp	r3, #3
 800cc9e:	d870      	bhi.n	800cd82 <USB_HC_Init+0x116>
 800cca0:	a201      	add	r2, pc, #4	; (adr r2, 800cca8 <USB_HC_Init+0x3c>)
 800cca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cca6:	bf00      	nop
 800cca8:	0800ccb9 	.word	0x0800ccb9
 800ccac:	0800cd39 	.word	0x0800cd39
 800ccb0:	0800ccb9 	.word	0x0800ccb9
 800ccb4:	0800ccf9 	.word	0x0800ccf9
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 800ccb8:	78fb      	ldrb	r3, [r7, #3]
 800ccba:	015a      	lsls	r2, r3, #5
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	4413      	add	r3, r2
 800ccc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ccc4:	461a      	mov	r2, r3
 800ccc6:	f240 439d 	movw	r3, #1181	; 0x49d
 800ccca:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_TXERRM |\
                                USB_OTG_HCINTMSK_DTERRM |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_NAKM ;
 
    if (epnum & 0x80) 
 800cccc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	da51      	bge.n	800cd78 <USB_HC_Init+0x10c>
    {
      USBx_HC(ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800ccd4:	78fb      	ldrb	r3, [r7, #3]
 800ccd6:	015a      	lsls	r2, r3, #5
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	4413      	add	r3, r2
 800ccdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cce0:	4619      	mov	r1, r3
 800cce2:	78fb      	ldrb	r3, [r7, #3]
 800cce4:	015a      	lsls	r2, r3, #5
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	4413      	add	r3, r2
 800ccea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ccee:	68db      	ldr	r3, [r3, #12]
 800ccf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ccf4:	60cb      	str	r3, [r1, #12]
    }
    break;
 800ccf6:	e03f      	b.n	800cd78 <USB_HC_Init+0x10c>
    
  case EP_TYPE_INTR:
    
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 800ccf8:	78fb      	ldrb	r3, [r7, #3]
 800ccfa:	015a      	lsls	r2, r3, #5
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	4413      	add	r3, r2
 800cd00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd04:	461a      	mov	r2, r3
 800cd06:	f240 639d 	movw	r3, #1693	; 0x69d
 800cd0a:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_DTERRM |\
                                USB_OTG_HCINTMSK_NAKM   |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_FRMORM ;    
    
    if (epnum & 0x80) 
 800cd0c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	da33      	bge.n	800cd7c <USB_HC_Init+0x110>
    {
      USBx_HC(ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800cd14:	78fb      	ldrb	r3, [r7, #3]
 800cd16:	015a      	lsls	r2, r3, #5
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	4413      	add	r3, r2
 800cd1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd20:	4619      	mov	r1, r3
 800cd22:	78fb      	ldrb	r3, [r7, #3]
 800cd24:	015a      	lsls	r2, r3, #5
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	4413      	add	r3, r2
 800cd2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd2e:	68db      	ldr	r3, [r3, #12]
 800cd30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cd34:	60cb      	str	r3, [r1, #12]
    }
    
    break;
 800cd36:	e021      	b.n	800cd7c <USB_HC_Init+0x110>
  case EP_TYPE_ISOC:
    
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 800cd38:	78fb      	ldrb	r3, [r7, #3]
 800cd3a:	015a      	lsls	r2, r3, #5
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	4413      	add	r3, r2
 800cd40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd44:	461a      	mov	r2, r3
 800cd46:	f240 2325 	movw	r3, #549	; 0x225
 800cd4a:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_ACKM   |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_FRMORM ;   
    
    if (epnum & 0x80) 
 800cd4c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	da15      	bge.n	800cd80 <USB_HC_Init+0x114>
    {
      USBx_HC(ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);      
 800cd54:	78fb      	ldrb	r3, [r7, #3]
 800cd56:	015a      	lsls	r2, r3, #5
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	4413      	add	r3, r2
 800cd5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd60:	4619      	mov	r1, r3
 800cd62:	78fb      	ldrb	r3, [r7, #3]
 800cd64:	015a      	lsls	r2, r3, #5
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	4413      	add	r3, r2
 800cd6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd6e:	68db      	ldr	r3, [r3, #12]
 800cd70:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800cd74:	60cb      	str	r3, [r1, #12]
    }
    break;
 800cd76:	e003      	b.n	800cd80 <USB_HC_Init+0x114>
    break;
 800cd78:	bf00      	nop
 800cd7a:	e002      	b.n	800cd82 <USB_HC_Init+0x116>
    break;
 800cd7c:	bf00      	nop
 800cd7e:	e000      	b.n	800cd82 <USB_HC_Init+0x116>
    break;
 800cd80:	bf00      	nop
  }
  
  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= (1 << ch_num);
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cd88:	4618      	mov	r0, r3
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cd90:	699b      	ldr	r3, [r3, #24]
 800cd92:	78fa      	ldrb	r2, [r7, #3]
 800cd94:	2101      	movs	r1, #1
 800cd96:	fa01 f202 	lsl.w	r2, r1, r2
 800cd9a:	4313      	orrs	r3, r2
 800cd9c:	6183      	str	r3, [r0, #24]
  
  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	699b      	ldr	r3, [r3, #24]
 800cda2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	619a      	str	r2, [r3, #24]
  
  /* Program the HCCHAR register */
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22) & USB_OTG_HCCHAR_DAD)  |\
 800cdaa:	78fb      	ldrb	r3, [r7, #3]
 800cdac:	015a      	lsls	r2, r3, #5
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	4413      	add	r3, r2
 800cdb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cdb6:	4619      	mov	r1, r3
 800cdb8:	787b      	ldrb	r3, [r7, #1]
 800cdba:	059b      	lsls	r3, r3, #22
 800cdbc:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                             (((epnum & 0x7F)<< 11) & USB_OTG_HCCHAR_EPNUM)|\
 800cdc0:	78bb      	ldrb	r3, [r7, #2]
 800cdc2:	02db      	lsls	r3, r3, #11
 800cdc4:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22) & USB_OTG_HCCHAR_DAD)  |\
 800cdc8:	431a      	orrs	r2, r3
                             ((((epnum & 0x80) == 0x80)<< 15) & USB_OTG_HCCHAR_EPDIR)|\
 800cdca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	da02      	bge.n	800cdd8 <USB_HC_Init+0x16c>
 800cdd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cdd6:	e000      	b.n	800cdda <USB_HC_Init+0x16e>
 800cdd8:	2300      	movs	r3, #0
                             (((epnum & 0x7F)<< 11) & USB_OTG_HCCHAR_EPNUM)|\
 800cdda:	431a      	orrs	r2, r3
                             (((speed == HPRT0_PRTSPD_LOW_SPEED)<< 17) & USB_OTG_HCCHAR_LSDEV)|\
 800cddc:	7c3b      	ldrb	r3, [r7, #16]
 800cdde:	2b02      	cmp	r3, #2
 800cde0:	d102      	bne.n	800cde8 <USB_HC_Init+0x17c>
 800cde2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800cde6:	e000      	b.n	800cdea <USB_HC_Init+0x17e>
 800cde8:	2300      	movs	r3, #0
                             ((((epnum & 0x80) == 0x80)<< 15) & USB_OTG_HCCHAR_EPDIR)|\
 800cdea:	431a      	orrs	r2, r3
                             ((ep_type << 18) & USB_OTG_HCCHAR_EPTYP)|\
 800cdec:	7d3b      	ldrb	r3, [r7, #20]
 800cdee:	049b      	lsls	r3, r3, #18
 800cdf0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                             (((speed == HPRT0_PRTSPD_LOW_SPEED)<< 17) & USB_OTG_HCCHAR_LSDEV)|\
 800cdf4:	431a      	orrs	r2, r3
                             (mps & USB_OTG_HCCHAR_MPSIZ));
 800cdf6:	8b3b      	ldrh	r3, [r7, #24]
 800cdf8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                             ((ep_type << 18) & USB_OTG_HCCHAR_EPTYP)|\
 800cdfc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22) & USB_OTG_HCCHAR_DAD)  |\
 800cdfe:	600b      	str	r3, [r1, #0]
    
  if (ep_type == EP_TYPE_INTR)
 800ce00:	7d3b      	ldrb	r3, [r7, #20]
 800ce02:	2b03      	cmp	r3, #3
 800ce04:	d110      	bne.n	800ce28 <USB_HC_Init+0x1bc>
  {
    USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800ce06:	78fb      	ldrb	r3, [r7, #3]
 800ce08:	015a      	lsls	r2, r3, #5
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	4413      	add	r3, r2
 800ce0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ce12:	4619      	mov	r1, r3
 800ce14:	78fb      	ldrb	r3, [r7, #3]
 800ce16:	015a      	lsls	r2, r3, #5
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	4413      	add	r3, r2
 800ce1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ce26:	600b      	str	r3, [r1, #0]
  }

  return HAL_OK; 
 800ce28:	2300      	movs	r3, #0
}
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	370c      	adds	r7, #12
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce34:	4770      	bx	lr
 800ce36:	bf00      	nop

0800ce38 <USB_HC_StartXfer>:
#pragma O0
#elif defined (__GNUC__) /*!< GNU Compiler */
#pragma GCC optimize ("O0")
#endif /* __CC_ARM */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b08a      	sub	sp, #40	; 0x28
 800ce3c:	af02      	add	r7, sp, #8
 800ce3e:	60f8      	str	r0, [r7, #12]
 800ce40:	60b9      	str	r1, [r7, #8]
 800ce42:	4613      	mov	r3, r2
 800ce44:	71fb      	strb	r3, [r7, #7]
  uint8_t  is_oddframe = 0; 
 800ce46:	2300      	movs	r3, #0
 800ce48:	777b      	strb	r3, [r7, #29]
  uint16_t len_words = 0;   
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	837b      	strh	r3, [r7, #26]
  uint16_t num_packets = 0;
 800ce4e:	2300      	movs	r3, #0
 800ce50:	83fb      	strh	r3, [r7, #30]
  uint16_t max_hc_pkt_count = 256;
 800ce52:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ce56:	833b      	strh	r3, [r7, #24]
  uint32_t tmpreg = 0;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	617b      	str	r3, [r7, #20]
    
  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0)
 800ce5c:	68bb      	ldr	r3, [r7, #8]
 800ce5e:	691b      	ldr	r3, [r3, #16]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d019      	beq.n	800ce98 <USB_HC_StartXfer+0x60>
  {
    num_packets = (hc->xfer_len + hc->max_packet - 1) / hc->max_packet;
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	691b      	ldr	r3, [r3, #16]
 800ce68:	68ba      	ldr	r2, [r7, #8]
 800ce6a:	8912      	ldrh	r2, [r2, #8]
 800ce6c:	4413      	add	r3, r2
 800ce6e:	3b01      	subs	r3, #1
 800ce70:	68ba      	ldr	r2, [r7, #8]
 800ce72:	8912      	ldrh	r2, [r2, #8]
 800ce74:	fbb3 f3f2 	udiv	r3, r3, r2
 800ce78:	83fb      	strh	r3, [r7, #30]
    
    if (num_packets > max_hc_pkt_count)
 800ce7a:	8bfa      	ldrh	r2, [r7, #30]
 800ce7c:	8b3b      	ldrh	r3, [r7, #24]
 800ce7e:	429a      	cmp	r2, r3
 800ce80:	d90c      	bls.n	800ce9c <USB_HC_StartXfer+0x64>
    {
      num_packets = max_hc_pkt_count;
 800ce82:	8b3b      	ldrh	r3, [r7, #24]
 800ce84:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = num_packets * hc->max_packet;
 800ce86:	8bfb      	ldrh	r3, [r7, #30]
 800ce88:	68ba      	ldr	r2, [r7, #8]
 800ce8a:	8912      	ldrh	r2, [r2, #8]
 800ce8c:	fb02 f303 	mul.w	r3, r2, r3
 800ce90:	461a      	mov	r2, r3
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	611a      	str	r2, [r3, #16]
 800ce96:	e001      	b.n	800ce9c <USB_HC_StartXfer+0x64>
    }
  }
  else
  {
    num_packets = 1;
 800ce98:	2301      	movs	r3, #1
 800ce9a:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in)
 800ce9c:	68bb      	ldr	r3, [r7, #8]
 800ce9e:	78db      	ldrb	r3, [r3, #3]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d007      	beq.n	800ceb4 <USB_HC_StartXfer+0x7c>
  {
    hc->xfer_len = num_packets * hc->max_packet;
 800cea4:	8bfb      	ldrh	r3, [r7, #30]
 800cea6:	68ba      	ldr	r2, [r7, #8]
 800cea8:	8912      	ldrh	r2, [r2, #8]
 800ceaa:	fb02 f303 	mul.w	r3, r2, r3
 800ceae:	461a      	mov	r2, r3
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	611a      	str	r2, [r3, #16]
  }
  
  /* Initialize the HCTSIZn register */
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 800ceb4:	68bb      	ldr	r3, [r7, #8]
 800ceb6:	785b      	ldrb	r3, [r3, #1]
 800ceb8:	015a      	lsls	r2, r3, #5
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	4413      	add	r3, r2
 800cebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cec2:	4619      	mov	r1, r3
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	691b      	ldr	r3, [r3, #16]
 800cec8:	f3c3 0212 	ubfx	r2, r3, #0, #19
    ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |\
 800cecc:	8bfb      	ldrh	r3, [r7, #30]
 800cece:	04db      	lsls	r3, r3, #19
 800ced0:	4618      	mov	r0, r3
 800ced2:	4b5f      	ldr	r3, [pc, #380]	; (800d050 <USB_HC_StartXfer+0x218>)
 800ced4:	4003      	ands	r3, r0
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 800ced6:	431a      	orrs	r2, r3
      (((hc->data_pid) << 29) & USB_OTG_HCTSIZ_DPID);
 800ced8:	68bb      	ldr	r3, [r7, #8]
 800ceda:	7a9b      	ldrb	r3, [r3, #10]
 800cedc:	075b      	lsls	r3, r3, #29
 800cede:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
    ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |\
 800cee2:	4313      	orrs	r3, r2
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 800cee4:	610b      	str	r3, [r1, #16]
  
  if (dma)
 800cee6:	79fb      	ldrb	r3, [r7, #7]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d00a      	beq.n	800cf02 <USB_HC_StartXfer+0xca>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(hc->ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800ceec:	68bb      	ldr	r3, [r7, #8]
 800ceee:	785b      	ldrb	r3, [r3, #1]
 800cef0:	015a      	lsls	r2, r3, #5
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	4413      	add	r3, r2
 800cef6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cefa:	461a      	mov	r2, r3
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	68db      	ldr	r3, [r3, #12]
 800cf00:	6153      	str	r3, [r2, #20]
  }
  
  is_oddframe = (USBx_HOST->HFNUM & 0x01) ? 0 : 1;
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cf08:	689b      	ldr	r3, [r3, #8]
 800cf0a:	f003 0301 	and.w	r3, r3, #1
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	bf0c      	ite	eq
 800cf12:	2301      	moveq	r3, #1
 800cf14:	2300      	movne	r3, #0
 800cf16:	b2db      	uxtb	r3, r3
 800cf18:	777b      	strb	r3, [r7, #29]
  USBx_HC(hc->ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	785b      	ldrb	r3, [r3, #1]
 800cf1e:	015a      	lsls	r2, r3, #5
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	4413      	add	r3, r2
 800cf24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cf28:	4619      	mov	r1, r3
 800cf2a:	68bb      	ldr	r3, [r7, #8]
 800cf2c:	785b      	ldrb	r3, [r3, #1]
 800cf2e:	015a      	lsls	r2, r3, #5
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	4413      	add	r3, r2
 800cf34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800cf3e:	600b      	str	r3, [r1, #0]
  USBx_HC(hc->ch_num)->HCCHAR |= (is_oddframe << 29);
 800cf40:	68bb      	ldr	r3, [r7, #8]
 800cf42:	785b      	ldrb	r3, [r3, #1]
 800cf44:	015a      	lsls	r2, r3, #5
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	4413      	add	r3, r2
 800cf4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cf4e:	4619      	mov	r1, r3
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	785b      	ldrb	r3, [r3, #1]
 800cf54:	015a      	lsls	r2, r3, #5
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	4413      	add	r3, r2
 800cf5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	7f7a      	ldrb	r2, [r7, #29]
 800cf62:	0752      	lsls	r2, r2, #29
 800cf64:	4313      	orrs	r3, r2
 800cf66:	600b      	str	r3, [r1, #0]
  
  /* Set host channel enable */
  tmpreg = USBx_HC(hc->ch_num)->HCCHAR;
 800cf68:	68bb      	ldr	r3, [r7, #8]
 800cf6a:	785b      	ldrb	r3, [r3, #1]
 800cf6c:	015a      	lsls	r2, r3, #5
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	4413      	add	r3, r2
 800cf72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	617b      	str	r3, [r7, #20]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800cf7a:	697b      	ldr	r3, [r7, #20]
 800cf7c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800cf80:	617b      	str	r3, [r7, #20]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800cf82:	697b      	ldr	r3, [r7, #20]
 800cf84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cf88:	617b      	str	r3, [r7, #20]
  USBx_HC(hc->ch_num)->HCCHAR = tmpreg;
 800cf8a:	68bb      	ldr	r3, [r7, #8]
 800cf8c:	785b      	ldrb	r3, [r3, #1]
 800cf8e:	015a      	lsls	r2, r3, #5
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	4413      	add	r3, r2
 800cf94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cf98:	461a      	mov	r2, r3
 800cf9a:	697b      	ldr	r3, [r7, #20]
 800cf9c:	6013      	str	r3, [r2, #0]
  
  if (dma == 0) /* Slave mode */
 800cf9e:	79fb      	ldrb	r3, [r7, #7]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d14f      	bne.n	800d044 <USB_HC_StartXfer+0x20c>
  {  
    if((hc->ep_is_in == 0) && (hc->xfer_len > 0))
 800cfa4:	68bb      	ldr	r3, [r7, #8]
 800cfa6:	78db      	ldrb	r3, [r3, #3]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d14b      	bne.n	800d044 <USB_HC_StartXfer+0x20c>
 800cfac:	68bb      	ldr	r3, [r7, #8]
 800cfae:	691b      	ldr	r3, [r3, #16]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d047      	beq.n	800d044 <USB_HC_StartXfer+0x20c>
    {
      switch(hc->ep_type) 
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	79db      	ldrb	r3, [r3, #7]
 800cfb8:	2b03      	cmp	r3, #3
 800cfba:	d831      	bhi.n	800d020 <USB_HC_StartXfer+0x1e8>
 800cfbc:	a201      	add	r2, pc, #4	; (adr r2, 800cfc4 <USB_HC_StartXfer+0x18c>)
 800cfbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfc2:	bf00      	nop
 800cfc4:	0800cfd5 	.word	0x0800cfd5
 800cfc8:	0800cff9 	.word	0x0800cff9
 800cfcc:	0800cfd5 	.word	0x0800cfd5
 800cfd0:	0800cff9 	.word	0x0800cff9
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:
        
        len_words = (hc->xfer_len + 3) / 4;
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	691b      	ldr	r3, [r3, #16]
 800cfd8:	3303      	adds	r3, #3
 800cfda:	089b      	lsrs	r3, r3, #2
 800cfdc:	837b      	strh	r3, [r7, #26]
        
        /* check if there is enough space in FIFO space */
        if(len_words > (USBx->HNPTXSTS & 0xFFFF))
 800cfde:	8b7a      	ldrh	r2, [r7, #26]
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfe4:	b29b      	uxth	r3, r3
 800cfe6:	429a      	cmp	r2, r3
 800cfe8:	d91c      	bls.n	800d024 <USB_HC_StartXfer+0x1ec>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	699b      	ldr	r3, [r3, #24]
 800cfee:	f043 0220 	orr.w	r2, r3, #32
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	619a      	str	r2, [r3, #24]
        }
        break;
 800cff6:	e015      	b.n	800d024 <USB_HC_StartXfer+0x1ec>
        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (hc->xfer_len + 3) / 4;
 800cff8:	68bb      	ldr	r3, [r7, #8]
 800cffa:	691b      	ldr	r3, [r3, #16]
 800cffc:	3303      	adds	r3, #3
 800cffe:	089b      	lsrs	r3, r3, #2
 800d000:	837b      	strh	r3, [r7, #26]
        /* check if there is enough space in FIFO space */
        if(len_words > (USBx_HOST->HPTXSTS & 0xFFFF)) /* split the transfer */
 800d002:	8b7a      	ldrh	r2, [r7, #26]
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d00a:	691b      	ldr	r3, [r3, #16]
 800d00c:	b29b      	uxth	r3, r3
 800d00e:	429a      	cmp	r2, r3
 800d010:	d90a      	bls.n	800d028 <USB_HC_StartXfer+0x1f0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;          
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	699b      	ldr	r3, [r3, #24]
 800d016:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	619a      	str	r2, [r3, #24]
        }
        break;
 800d01e:	e003      	b.n	800d028 <USB_HC_StartXfer+0x1f0>
        
      default:
        break;
 800d020:	bf00      	nop
 800d022:	e002      	b.n	800d02a <USB_HC_StartXfer+0x1f2>
        break;
 800d024:	bf00      	nop
 800d026:	e000      	b.n	800d02a <USB_HC_StartXfer+0x1f2>
        break;
 800d028:	bf00      	nop
      }
      
      /* Write packet into the Tx FIFO. */
      USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, hc->xfer_len, 0);
 800d02a:	68bb      	ldr	r3, [r7, #8]
 800d02c:	68d9      	ldr	r1, [r3, #12]
 800d02e:	68bb      	ldr	r3, [r7, #8]
 800d030:	785a      	ldrb	r2, [r3, #1]
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	691b      	ldr	r3, [r3, #16]
 800d036:	b298      	uxth	r0, r3
 800d038:	2300      	movs	r3, #0
 800d03a:	9300      	str	r3, [sp, #0]
 800d03c:	4603      	mov	r3, r0
 800d03e:	68f8      	ldr	r0, [r7, #12]
 800d040:	f7ff fc4c 	bl	800c8dc <USB_WritePacket>
    }
  }
  
  return HAL_OK;
 800d044:	2300      	movs	r3, #0
}
 800d046:	4618      	mov	r0, r3
 800d048:	3720      	adds	r7, #32
 800d04a:	46bd      	mov	sp, r7
 800d04c:	bd80      	pop	{r7, pc}
 800d04e:	bf00      	nop
 800d050:	1ff80000 	.word	0x1ff80000

0800d054 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx: Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 800d054:	b480      	push	{r7}
 800d056:	b083      	sub	sp, #12
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]
  return ((USBx_HOST->HAINT) & 0xFFFF);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d062:	695b      	ldr	r3, [r3, #20]
 800d064:	b29b      	uxth	r3, r3
}
 800d066:	4618      	mov	r0, r3
 800d068:	370c      	adds	r7, #12
 800d06a:	46bd      	mov	sp, r7
 800d06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d070:	4770      	bx	lr

0800d072 <USB_HC_Halt>:
  * @param  hc_num: Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)
{
 800d072:	b480      	push	{r7}
 800d074:	b085      	sub	sp, #20
 800d076:	af00      	add	r7, sp, #0
 800d078:	6078      	str	r0, [r7, #4]
 800d07a:	460b      	mov	r3, r1
 800d07c:	70fb      	strb	r3, [r7, #3]
  uint32_t count = 0;
 800d07e:	2300      	movs	r3, #0
 800d080:	60fb      	str	r3, [r7, #12]
  
  /* Check for space in the request queue to issue the halt. */
  if (((USBx_HC(hc_num)->HCCHAR) & (HCCHAR_CTRL << 18)) || ((USBx_HC(hc_num)->HCCHAR) & (HCCHAR_BULK << 18)))
 800d082:	78fb      	ldrb	r3, [r7, #3]
 800d084:	015a      	lsls	r2, r3, #5
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	4413      	add	r3, r2
 800d08a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	78fb      	ldrb	r3, [r7, #3]
 800d092:	015a      	lsls	r2, r3, #5
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	4413      	add	r3, r2
 800d098:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d070      	beq.n	800d188 <USB_HC_Halt+0x116>
  {
    USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800d0a6:	78fb      	ldrb	r3, [r7, #3]
 800d0a8:	015a      	lsls	r2, r3, #5
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	4413      	add	r3, r2
 800d0ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d0b2:	4619      	mov	r1, r3
 800d0b4:	78fb      	ldrb	r3, [r7, #3]
 800d0b6:	015a      	lsls	r2, r3, #5
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	4413      	add	r3, r2
 800d0bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d0c6:	600b      	str	r3, [r1, #0]
    
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0cc:	b29b      	uxth	r3, r3
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d146      	bne.n	800d160 <USB_HC_Halt+0xee>
    {
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800d0d2:	78fb      	ldrb	r3, [r7, #3]
 800d0d4:	015a      	lsls	r2, r3, #5
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	4413      	add	r3, r2
 800d0da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d0de:	4619      	mov	r1, r3
 800d0e0:	78fb      	ldrb	r3, [r7, #3]
 800d0e2:	015a      	lsls	r2, r3, #5
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	4413      	add	r3, r2
 800d0e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d0f2:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;  
 800d0f4:	78fb      	ldrb	r3, [r7, #3]
 800d0f6:	015a      	lsls	r2, r3, #5
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	4413      	add	r3, r2
 800d0fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d100:	4619      	mov	r1, r3
 800d102:	78fb      	ldrb	r3, [r7, #3]
 800d104:	015a      	lsls	r2, r3, #5
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	4413      	add	r3, r2
 800d10a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d114:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800d116:	78fb      	ldrb	r3, [r7, #3]
 800d118:	015a      	lsls	r2, r3, #5
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	4413      	add	r3, r2
 800d11e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d122:	4619      	mov	r1, r3
 800d124:	78fb      	ldrb	r3, [r7, #3]
 800d126:	015a      	lsls	r2, r3, #5
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	4413      	add	r3, r2
 800d12c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d136:	600b      	str	r3, [r1, #0]
      do 
      {
        if (++count > 1000) 
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	3301      	adds	r3, #1
 800d13c:	60fb      	str	r3, [r7, #12]
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d144:	d81e      	bhi.n	800d184 <USB_HC_Halt+0x112>
        {
          break;
        }
      } 
      while ((USBx_HC(hc_num)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);     
 800d146:	78fb      	ldrb	r3, [r7, #3]
 800d148:	015a      	lsls	r2, r3, #5
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	4413      	add	r3, r2
 800d14e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d158:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d15c:	d0ec      	beq.n	800d138 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 800d15e:	e085      	b.n	800d26c <USB_HC_Halt+0x1fa>
    }
    else
    {
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA; 
 800d160:	78fb      	ldrb	r3, [r7, #3]
 800d162:	015a      	lsls	r2, r3, #5
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	4413      	add	r3, r2
 800d168:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d16c:	4619      	mov	r1, r3
 800d16e:	78fb      	ldrb	r3, [r7, #3]
 800d170:	015a      	lsls	r2, r3, #5
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	4413      	add	r3, r2
 800d176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d180:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 800d182:	e073      	b.n	800d26c <USB_HC_Halt+0x1fa>
          break;
 800d184:	bf00      	nop
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 800d186:	e071      	b.n	800d26c <USB_HC_Halt+0x1fa>
    }
  }
  else
  {
    USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800d188:	78fb      	ldrb	r3, [r7, #3]
 800d18a:	015a      	lsls	r2, r3, #5
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	4413      	add	r3, r2
 800d190:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d194:	4619      	mov	r1, r3
 800d196:	78fb      	ldrb	r3, [r7, #3]
 800d198:	015a      	lsls	r2, r3, #5
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	4413      	add	r3, r2
 800d19e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d1a8:	600b      	str	r3, [r1, #0]
    
    if ((USBx_HOST->HPTXSTS & 0xFFFF) == 0)
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d1b0:	691b      	ldr	r3, [r3, #16]
 800d1b2:	b29b      	uxth	r3, r3
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d146      	bne.n	800d246 <USB_HC_Halt+0x1d4>
    {
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800d1b8:	78fb      	ldrb	r3, [r7, #3]
 800d1ba:	015a      	lsls	r2, r3, #5
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	4413      	add	r3, r2
 800d1c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d1c4:	4619      	mov	r1, r3
 800d1c6:	78fb      	ldrb	r3, [r7, #3]
 800d1c8:	015a      	lsls	r2, r3, #5
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	4413      	add	r3, r2
 800d1ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d1d8:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;  
 800d1da:	78fb      	ldrb	r3, [r7, #3]
 800d1dc:	015a      	lsls	r2, r3, #5
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	4413      	add	r3, r2
 800d1e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d1e6:	4619      	mov	r1, r3
 800d1e8:	78fb      	ldrb	r3, [r7, #3]
 800d1ea:	015a      	lsls	r2, r3, #5
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	4413      	add	r3, r2
 800d1f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d1fa:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800d1fc:	78fb      	ldrb	r3, [r7, #3]
 800d1fe:	015a      	lsls	r2, r3, #5
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	4413      	add	r3, r2
 800d204:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d208:	4619      	mov	r1, r3
 800d20a:	78fb      	ldrb	r3, [r7, #3]
 800d20c:	015a      	lsls	r2, r3, #5
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	4413      	add	r3, r2
 800d212:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d21c:	600b      	str	r3, [r1, #0]
      do 
      {
        if (++count > 1000) 
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	3301      	adds	r3, #1
 800d222:	60fb      	str	r3, [r7, #12]
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d22a:	d81e      	bhi.n	800d26a <USB_HC_Halt+0x1f8>
        {
          break;
        }
      } 
      while ((USBx_HC(hc_num)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);     
 800d22c:	78fb      	ldrb	r3, [r7, #3]
 800d22e:	015a      	lsls	r2, r3, #5
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	4413      	add	r3, r2
 800d234:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d23e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d242:	d0ec      	beq.n	800d21e <USB_HC_Halt+0x1ac>
 800d244:	e012      	b.n	800d26c <USB_HC_Halt+0x1fa>
    }
    else
    {
       USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA; 
 800d246:	78fb      	ldrb	r3, [r7, #3]
 800d248:	015a      	lsls	r2, r3, #5
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	4413      	add	r3, r2
 800d24e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d252:	4619      	mov	r1, r3
 800d254:	78fb      	ldrb	r3, [r7, #3]
 800d256:	015a      	lsls	r2, r3, #5
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	4413      	add	r3, r2
 800d25c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d266:	600b      	str	r3, [r1, #0]
 800d268:	e000      	b.n	800d26c <USB_HC_Halt+0x1fa>
          break;
 800d26a:	bf00      	nop
    }
  }
  
  return HAL_OK;
 800d26c:	2300      	movs	r3, #0
}
 800d26e:	4618      	mov	r0, r3
 800d270:	3714      	adds	r7, #20
 800d272:	46bd      	mov	sp, r7
 800d274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d278:	4770      	bx	lr

0800d27a <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx: Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800d27a:	b580      	push	{r7, lr}
 800d27c:	b086      	sub	sp, #24
 800d27e:	af00      	add	r7, sp, #0
 800d280:	6078      	str	r0, [r7, #4]
  uint8_t index;
  uint32_t count = 0;
 800d282:	2300      	movs	r3, #0
 800d284:	613b      	str	r3, [r7, #16]
  uint32_t value = 0;
 800d286:	2300      	movs	r3, #0
 800d288:	60fb      	str	r3, [r7, #12]
  
  USB_DisableGlobalInt(USBx);
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	f7ff faa5 	bl	800c7da <USB_DisableGlobalInt>
  
    /* Flush FIFO */
  USB_FlushTxFifo(USBx, 0x10);
 800d290:	2110      	movs	r1, #16
 800d292:	6878      	ldr	r0, [r7, #4]
 800d294:	f7ff fada 	bl	800c84c <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	f7ff fafd 	bl	800c898 <USB_FlushRxFifo>
  
  /* Flush out any leftover queued requests. */
  for (index = 0; index <= 15; index++)
 800d29e:	2300      	movs	r3, #0
 800d2a0:	75fb      	strb	r3, [r7, #23]
 800d2a2:	e01f      	b.n	800d2e4 <USB_StopHost+0x6a>
  {
    value = USBx_HC(index)->HCCHAR;
 800d2a4:	7dfb      	ldrb	r3, [r7, #23]
 800d2a6:	015a      	lsls	r2, r3, #5
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	4413      	add	r3, r2
 800d2ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	60fb      	str	r3, [r7, #12]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d2ba:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_CHENA;  
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d2c2:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d2ca:	60fb      	str	r3, [r7, #12]
    USBx_HC(index)->HCCHAR = value;
 800d2cc:	7dfb      	ldrb	r3, [r7, #23]
 800d2ce:	015a      	lsls	r2, r3, #5
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	4413      	add	r3, r2
 800d2d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d2d8:	461a      	mov	r2, r3
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	6013      	str	r3, [r2, #0]
  for (index = 0; index <= 15; index++)
 800d2de:	7dfb      	ldrb	r3, [r7, #23]
 800d2e0:	3301      	adds	r3, #1
 800d2e2:	75fb      	strb	r3, [r7, #23]
 800d2e4:	7dfb      	ldrb	r3, [r7, #23]
 800d2e6:	2b0f      	cmp	r3, #15
 800d2e8:	d9dc      	bls.n	800d2a4 <USB_StopHost+0x2a>
  }
  
  /* Halt all channels to put them into a known state. */
  for (index = 0; index <= 15; index++)
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	75fb      	strb	r3, [r7, #23]
 800d2ee:	e03d      	b.n	800d36c <USB_StopHost+0xf2>
  {
    value = USBx_HC(index)->HCCHAR ;
 800d2f0:	7dfb      	ldrb	r3, [r7, #23]
 800d2f2:	015a      	lsls	r2, r3, #5
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	4413      	add	r3, r2
 800d2f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	60fb      	str	r3, [r7, #12]
    value |= USB_OTG_HCCHAR_CHDIS;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d306:	60fb      	str	r3, [r7, #12]
    value |= USB_OTG_HCCHAR_CHENA;  
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d30e:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d316:	60fb      	str	r3, [r7, #12]
    USBx_HC(index)->HCCHAR = value;
 800d318:	7dfb      	ldrb	r3, [r7, #23]
 800d31a:	015a      	lsls	r2, r3, #5
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	4413      	add	r3, r2
 800d320:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d324:	461a      	mov	r2, r3
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	6013      	str	r3, [r2, #0]
    
    USBx_HC(index)->HCCHAR = value;
 800d32a:	7dfb      	ldrb	r3, [r7, #23]
 800d32c:	015a      	lsls	r2, r3, #5
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	4413      	add	r3, r2
 800d332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d336:	461a      	mov	r2, r3
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	6013      	str	r3, [r2, #0]
    do 
    {
      if (++count > 1000) 
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	3301      	adds	r3, #1
 800d340:	613b      	str	r3, [r7, #16]
 800d342:	693b      	ldr	r3, [r7, #16]
 800d344:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d348:	d80c      	bhi.n	800d364 <USB_StopHost+0xea>
      {
        break;
      }
    }
    while ((USBx_HC(index)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d34a:	7dfb      	ldrb	r3, [r7, #23]
 800d34c:	015a      	lsls	r2, r3, #5
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	4413      	add	r3, r2
 800d352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d35c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d360:	d0ec      	beq.n	800d33c <USB_StopHost+0xc2>
 800d362:	e000      	b.n	800d366 <USB_StopHost+0xec>
        break;
 800d364:	bf00      	nop
  for (index = 0; index <= 15; index++)
 800d366:	7dfb      	ldrb	r3, [r7, #23]
 800d368:	3301      	adds	r3, #1
 800d36a:	75fb      	strb	r3, [r7, #23]
 800d36c:	7dfb      	ldrb	r3, [r7, #23]
 800d36e:	2b0f      	cmp	r3, #15
 800d370:	d9be      	bls.n	800d2f0 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */  
  USBx_HOST->HAINT = 0xFFFFFFFF;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d378:	461a      	mov	r2, r3
 800d37a:	f04f 33ff 	mov.w	r3, #4294967295
 800d37e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFF;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f04f 32ff 	mov.w	r2, #4294967295
 800d386:	615a      	str	r2, [r3, #20]
  USB_EnableGlobalInt(USBx);
 800d388:	6878      	ldr	r0, [r7, #4]
 800d38a:	f7ff fa15 	bl	800c7b8 <USB_EnableGlobalInt>
  return HAL_OK;  
 800d38e:	2300      	movs	r3, #0
}
 800d390:	4618      	mov	r0, r3
 800d392:	3718      	adds	r7, #24
 800d394:	46bd      	mov	sp, r7
 800d396:	bd80      	pop	{r7, pc}

0800d398 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d398:	b480      	push	{r7}
 800d39a:	b085      	sub	sp, #20
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800d3a0:	2300      	movs	r3, #0
 800d3a2:	60fb      	str	r3, [r7, #12]
  
  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	3301      	adds	r3, #1
 800d3a8:	60fb      	str	r3, [r7, #12]
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	4a13      	ldr	r2, [pc, #76]	; (800d3fc <USB_CoreReset+0x64>)
 800d3ae:	4293      	cmp	r3, r2
 800d3b0:	d901      	bls.n	800d3b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d3b2:	2303      	movs	r3, #3
 800d3b4:	e01b      	b.n	800d3ee <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	691b      	ldr	r3, [r3, #16]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	daf2      	bge.n	800d3a4 <USB_CoreReset+0xc>
  
  /* Core Soft Reset */
  count = 0;
 800d3be:	2300      	movs	r3, #0
 800d3c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	691b      	ldr	r3, [r3, #16]
 800d3c6:	f043 0201 	orr.w	r2, r3, #1
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	3301      	adds	r3, #1
 800d3d2:	60fb      	str	r3, [r7, #12]
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	4a09      	ldr	r2, [pc, #36]	; (800d3fc <USB_CoreReset+0x64>)
 800d3d8:	4293      	cmp	r3, r2
 800d3da:	d901      	bls.n	800d3e0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d3dc:	2303      	movs	r3, #3
 800d3de:	e006      	b.n	800d3ee <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	691b      	ldr	r3, [r3, #16]
 800d3e4:	f003 0301 	and.w	r3, r3, #1
 800d3e8:	2b01      	cmp	r3, #1
 800d3ea:	d0f0      	beq.n	800d3ce <USB_CoreReset+0x36>
  
  return HAL_OK;
 800d3ec:	2300      	movs	r3, #0
}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	3714      	adds	r7, #20
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f8:	4770      	bx	lr
 800d3fa:	bf00      	nop
 800d3fc:	00030d40 	.word	0x00030d40

0800d400 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{	
 800d400:	b590      	push	{r4, r7, lr}
 800d402:	b089      	sub	sp, #36	; 0x24
 800d404:	af04      	add	r7, sp, #16
 800d406:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800d408:	2302      	movs	r3, #2
 800d40a:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;
  
  interface = USBH_FindInterface(phost, 
 800d40c:	2301      	movs	r3, #1
 800d40e:	2202      	movs	r2, #2
 800d410:	2102      	movs	r1, #2
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f000 fc3a 	bl	800dc8c <USBH_FindInterface>
 800d418:	4603      	mov	r3, r0
 800d41a:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE, 
                                 ABSTRACT_CONTROL_MODEL, 
                                 COMMON_AT_COMMAND);
  
  if(interface == 0xFF) /* No Valid Interface */
 800d41c:	7bbb      	ldrb	r3, [r7, #14]
 800d41e:	2bff      	cmp	r3, #255	; 0xff
 800d420:	f000 812a 	beq.w	800d678 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);         
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800d424:	7bbb      	ldrb	r3, [r7, #14]
 800d426:	4619      	mov	r1, r3
 800d428:	6878      	ldr	r0, [r7, #4]
 800d42a:	f000 fc13 	bl	800dc54 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	f8d3 4374 	ldr.w	r4, [r3, #884]	; 0x374
 800d434:	2050      	movs	r0, #80	; 0x50
 800d436:	f001 fd4b 	bl	800eed0 <malloc>
 800d43a:	4603      	mov	r3, r0
 800d43c:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData; 
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800d444:	69db      	ldr	r3, [r3, #28]
 800d446:	60bb      	str	r3, [r7, #8]
    
    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80)
 800d448:	7bbb      	ldrb	r3, [r7, #14]
 800d44a:	687a      	ldr	r2, [r7, #4]
 800d44c:	211a      	movs	r1, #26
 800d44e:	fb01 f303 	mul.w	r3, r1, r3
 800d452:	4413      	add	r3, r2
 800d454:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800d458:	781b      	ldrb	r3, [r3, #0]
 800d45a:	b25b      	sxtb	r3, r3
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	da15      	bge.n	800d48c <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800d460:	7bbb      	ldrb	r3, [r7, #14]
 800d462:	687a      	ldr	r2, [r7, #4]
 800d464:	211a      	movs	r1, #26
 800d466:	fb01 f303 	mul.w	r3, r1, r3
 800d46a:	4413      	add	r3, r2
 800d46c:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800d470:	781a      	ldrb	r2, [r3, #0]
 800d472:	68bb      	ldr	r3, [r7, #8]
 800d474:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800d476:	7bbb      	ldrb	r3, [r7, #14]
 800d478:	687a      	ldr	r2, [r7, #4]
 800d47a:	211a      	movs	r1, #26
 800d47c:	fb01 f303 	mul.w	r3, r1, r3
 800d480:	4413      	add	r3, r2
 800d482:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800d486:	881a      	ldrh	r2, [r3, #0]
 800d488:	68bb      	ldr	r3, [r7, #8]
 800d48a:	815a      	strh	r2, [r3, #10]
    }
    
    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800d48c:	68bb      	ldr	r3, [r7, #8]
 800d48e:	785b      	ldrb	r3, [r3, #1]
 800d490:	4619      	mov	r1, r3
 800d492:	6878      	ldr	r0, [r7, #4]
 800d494:	f001 fc95 	bl	800edc2 <USBH_AllocPipe>
 800d498:	4603      	mov	r3, r0
 800d49a:	461a      	mov	r2, r3
 800d49c:	68bb      	ldr	r3, [r7, #8]
 800d49e:	701a      	strb	r2, [r3, #0]
    
    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 800d4a0:	68bb      	ldr	r3, [r7, #8]
 800d4a2:	7819      	ldrb	r1, [r3, #0]
 800d4a4:	68bb      	ldr	r3, [r7, #8]
 800d4a6:	7858      	ldrb	r0, [r3, #1]
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d4b4:	68ba      	ldr	r2, [r7, #8]
 800d4b6:	8952      	ldrh	r2, [r2, #10]
 800d4b8:	9202      	str	r2, [sp, #8]
 800d4ba:	2203      	movs	r2, #3
 800d4bc:	9201      	str	r2, [sp, #4]
 800d4be:	9300      	str	r3, [sp, #0]
 800d4c0:	4623      	mov	r3, r4
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f001 fc4d 	bl	800ed64 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize); 
    
    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0);    
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	781b      	ldrb	r3, [r3, #0]
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	4619      	mov	r1, r3
 800d4d2:	6878      	ldr	r0, [r7, #4]
 800d4d4:	f7f4 fd1a 	bl	8001f0c <USBH_LL_SetToggle>
    
    interface = USBH_FindInterface(phost, 
 800d4d8:	2300      	movs	r3, #0
 800d4da:	2200      	movs	r2, #0
 800d4dc:	210a      	movs	r1, #10
 800d4de:	6878      	ldr	r0, [r7, #4]
 800d4e0:	f000 fbd4 	bl	800dc8c <USBH_FindInterface>
 800d4e4:	4603      	mov	r3, r0
 800d4e6:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE, 
                                   RESERVED, 
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);
    
    if(interface == 0xFF) /* No Valid Interface */
 800d4e8:	7bbb      	ldrb	r3, [r7, #14]
 800d4ea:	2bff      	cmp	r3, #255	; 0xff
 800d4ec:	f000 80c4 	beq.w	800d678 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);         
    }
    else
    {    
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80)
 800d4f0:	7bbb      	ldrb	r3, [r7, #14]
 800d4f2:	687a      	ldr	r2, [r7, #4]
 800d4f4:	211a      	movs	r1, #26
 800d4f6:	fb01 f303 	mul.w	r3, r1, r3
 800d4fa:	4413      	add	r3, r2
 800d4fc:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800d500:	781b      	ldrb	r3, [r3, #0]
 800d502:	b25b      	sxtb	r3, r3
 800d504:	2b00      	cmp	r3, #0
 800d506:	da16      	bge.n	800d536 <USBH_CDC_InterfaceInit+0x136>
      {      
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800d508:	7bbb      	ldrb	r3, [r7, #14]
 800d50a:	687a      	ldr	r2, [r7, #4]
 800d50c:	211a      	movs	r1, #26
 800d50e:	fb01 f303 	mul.w	r3, r1, r3
 800d512:	4413      	add	r3, r2
 800d514:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800d518:	781a      	ldrb	r2, [r3, #0]
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800d51e:	7bbb      	ldrb	r3, [r7, #14]
 800d520:	687a      	ldr	r2, [r7, #4]
 800d522:	211a      	movs	r1, #26
 800d524:	fb01 f303 	mul.w	r3, r1, r3
 800d528:	4413      	add	r3, r2
 800d52a:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800d52e:	881a      	ldrh	r2, [r3, #0]
 800d530:	68bb      	ldr	r3, [r7, #8]
 800d532:	835a      	strh	r2, [r3, #26]
 800d534:	e015      	b.n	800d562 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800d536:	7bbb      	ldrb	r3, [r7, #14]
 800d538:	687a      	ldr	r2, [r7, #4]
 800d53a:	211a      	movs	r1, #26
 800d53c:	fb01 f303 	mul.w	r3, r1, r3
 800d540:	4413      	add	r3, r2
 800d542:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800d546:	781a      	ldrb	r2, [r3, #0]
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800d54c:	7bbb      	ldrb	r3, [r7, #14]
 800d54e:	687a      	ldr	r2, [r7, #4]
 800d550:	211a      	movs	r1, #26
 800d552:	fb01 f303 	mul.w	r3, r1, r3
 800d556:	4413      	add	r3, r2
 800d558:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800d55c:	881a      	ldrh	r2, [r3, #0]
 800d55e:	68bb      	ldr	r3, [r7, #8]
 800d560:	831a      	strh	r2, [r3, #24]
      }
      
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80)
 800d562:	7bbb      	ldrb	r3, [r7, #14]
 800d564:	687a      	ldr	r2, [r7, #4]
 800d566:	211a      	movs	r1, #26
 800d568:	fb01 f303 	mul.w	r3, r1, r3
 800d56c:	4413      	add	r3, r2
 800d56e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800d572:	781b      	ldrb	r3, [r3, #0]
 800d574:	b25b      	sxtb	r3, r3
 800d576:	2b00      	cmp	r3, #0
 800d578:	da16      	bge.n	800d5a8 <USBH_CDC_InterfaceInit+0x1a8>
      {      
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800d57a:	7bbb      	ldrb	r3, [r7, #14]
 800d57c:	687a      	ldr	r2, [r7, #4]
 800d57e:	211a      	movs	r1, #26
 800d580:	fb01 f303 	mul.w	r3, r1, r3
 800d584:	4413      	add	r3, r2
 800d586:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800d58a:	781a      	ldrb	r2, [r3, #0]
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800d590:	7bbb      	ldrb	r3, [r7, #14]
 800d592:	687a      	ldr	r2, [r7, #4]
 800d594:	211a      	movs	r1, #26
 800d596:	fb01 f303 	mul.w	r3, r1, r3
 800d59a:	4413      	add	r3, r2
 800d59c:	f203 3352 	addw	r3, r3, #850	; 0x352
 800d5a0:	881a      	ldrh	r2, [r3, #0]
 800d5a2:	68bb      	ldr	r3, [r7, #8]
 800d5a4:	835a      	strh	r2, [r3, #26]
 800d5a6:	e015      	b.n	800d5d4 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800d5a8:	7bbb      	ldrb	r3, [r7, #14]
 800d5aa:	687a      	ldr	r2, [r7, #4]
 800d5ac:	211a      	movs	r1, #26
 800d5ae:	fb01 f303 	mul.w	r3, r1, r3
 800d5b2:	4413      	add	r3, r2
 800d5b4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800d5b8:	781a      	ldrb	r2, [r3, #0]
 800d5ba:	68bb      	ldr	r3, [r7, #8]
 800d5bc:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800d5be:	7bbb      	ldrb	r3, [r7, #14]
 800d5c0:	687a      	ldr	r2, [r7, #4]
 800d5c2:	211a      	movs	r1, #26
 800d5c4:	fb01 f303 	mul.w	r3, r1, r3
 800d5c8:	4413      	add	r3, r2
 800d5ca:	f203 3352 	addw	r3, r3, #850	; 0x352
 800d5ce:	881a      	ldrh	r2, [r3, #0]
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	831a      	strh	r2, [r3, #24]
      }    
      
      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800d5d4:	68bb      	ldr	r3, [r7, #8]
 800d5d6:	7b9b      	ldrb	r3, [r3, #14]
 800d5d8:	4619      	mov	r1, r3
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f001 fbf1 	bl	800edc2 <USBH_AllocPipe>
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	461a      	mov	r2, r3
 800d5e4:	68bb      	ldr	r3, [r7, #8]
 800d5e6:	735a      	strb	r2, [r3, #13]
      
      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);  
 800d5e8:	68bb      	ldr	r3, [r7, #8]
 800d5ea:	7bdb      	ldrb	r3, [r3, #15]
 800d5ec:	4619      	mov	r1, r3
 800d5ee:	6878      	ldr	r0, [r7, #4]
 800d5f0:	f001 fbe7 	bl	800edc2 <USBH_AllocPipe>
 800d5f4:	4603      	mov	r3, r0
 800d5f6:	461a      	mov	r2, r3
 800d5f8:	68bb      	ldr	r3, [r7, #8]
 800d5fa:	731a      	strb	r2, [r3, #12]
      
      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 800d5fc:	68bb      	ldr	r3, [r7, #8]
 800d5fe:	7b59      	ldrb	r1, [r3, #13]
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	7b98      	ldrb	r0, [r3, #14]
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d610:	68ba      	ldr	r2, [r7, #8]
 800d612:	8b12      	ldrh	r2, [r2, #24]
 800d614:	9202      	str	r2, [sp, #8]
 800d616:	2202      	movs	r2, #2
 800d618:	9201      	str	r2, [sp, #4]
 800d61a:	9300      	str	r3, [sp, #0]
 800d61c:	4623      	mov	r3, r4
 800d61e:	4602      	mov	r2, r0
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f001 fb9f 	bl	800ed64 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);  
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800d626:	68bb      	ldr	r3, [r7, #8]
 800d628:	7b19      	ldrb	r1, [r3, #12]
 800d62a:	68bb      	ldr	r3, [r7, #8]
 800d62c:	7bd8      	ldrb	r0, [r3, #15]
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d63a:	68ba      	ldr	r2, [r7, #8]
 800d63c:	8b52      	ldrh	r2, [r2, #26]
 800d63e:	9202      	str	r2, [sp, #8]
 800d640:	2202      	movs	r2, #2
 800d642:	9201      	str	r2, [sp, #4]
 800d644:	9300      	str	r3, [sp, #0]
 800d646:	4623      	mov	r3, r4
 800d648:	4602      	mov	r2, r0
 800d64a:	6878      	ldr	r0, [r7, #4]
 800d64c:	f001 fb8a 	bl	800ed64 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);
      
      CDC_Handle->state = CDC_IDLE_STATE;
 800d650:	68bb      	ldr	r3, [r7, #8]
 800d652:	2200      	movs	r2, #0
 800d654:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      
      USBH_LL_SetToggle  (phost, CDC_Handle->DataItf.OutPipe,0);
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	7b5b      	ldrb	r3, [r3, #13]
 800d65c:	2200      	movs	r2, #0
 800d65e:	4619      	mov	r1, r3
 800d660:	6878      	ldr	r0, [r7, #4]
 800d662:	f7f4 fc53 	bl	8001f0c <USBH_LL_SetToggle>
      USBH_LL_SetToggle  (phost, CDC_Handle->DataItf.InPipe,0);
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	7b1b      	ldrb	r3, [r3, #12]
 800d66a:	2200      	movs	r2, #0
 800d66c:	4619      	mov	r1, r3
 800d66e:	6878      	ldr	r0, [r7, #4]
 800d670:	f7f4 fc4c 	bl	8001f0c <USBH_LL_SetToggle>
      status = USBH_OK; 
 800d674:	2300      	movs	r3, #0
 800d676:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800d678:	7bfb      	ldrb	r3, [r7, #15]
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3714      	adds	r7, #20
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd90      	pop	{r4, r7, pc}

0800d682 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800d682:	b580      	push	{r7, lr}
 800d684:	b084      	sub	sp, #16
 800d686:	af00      	add	r7, sp, #0
 800d688:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800d690:	69db      	ldr	r3, [r3, #28]
 800d692:	60fb      	str	r3, [r7, #12]
  
  if ( CDC_Handle->CommItf.NotifPipe)
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	781b      	ldrb	r3, [r3, #0]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d00e      	beq.n	800d6ba <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	781b      	ldrb	r3, [r3, #0]
 800d6a0:	4619      	mov	r1, r3
 800d6a2:	6878      	ldr	r0, [r7, #4]
 800d6a4:	f001 fb7d 	bl	800eda2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	781b      	ldrb	r3, [r3, #0]
 800d6ac:	4619      	mov	r1, r3
 800d6ae:	6878      	ldr	r0, [r7, #4]
 800d6b0:	f001 fba7 	bl	800ee02 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0;     /* Reset the Channel as Free */
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	701a      	strb	r2, [r3, #0]
  }
  
  if ( CDC_Handle->DataItf.InPipe)
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	7b1b      	ldrb	r3, [r3, #12]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d00e      	beq.n	800d6e0 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	7b1b      	ldrb	r3, [r3, #12]
 800d6c6:	4619      	mov	r1, r3
 800d6c8:	6878      	ldr	r0, [r7, #4]
 800d6ca:	f001 fb6a 	bl	800eda2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	7b1b      	ldrb	r3, [r3, #12]
 800d6d2:	4619      	mov	r1, r3
 800d6d4:	6878      	ldr	r0, [r7, #4]
 800d6d6:	f001 fb94 	bl	800ee02 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0;     /* Reset the Channel as Free */
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	2200      	movs	r2, #0
 800d6de:	731a      	strb	r2, [r3, #12]
  }
  
  if ( CDC_Handle->DataItf.OutPipe)
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	7b5b      	ldrb	r3, [r3, #13]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d00e      	beq.n	800d706 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	7b5b      	ldrb	r3, [r3, #13]
 800d6ec:	4619      	mov	r1, r3
 800d6ee:	6878      	ldr	r0, [r7, #4]
 800d6f0:	f001 fb57 	bl	800eda2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	7b5b      	ldrb	r3, [r3, #13]
 800d6f8:	4619      	mov	r1, r3
 800d6fa:	6878      	ldr	r0, [r7, #4]
 800d6fc:	f001 fb81 	bl	800ee02 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0;     /* Reset the Channel as Free */
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	2200      	movs	r2, #0
 800d704:	735a      	strb	r2, [r3, #13]
  } 
  
  if(phost->pActiveClass->pData)
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800d70c:	69db      	ldr	r3, [r3, #28]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d00b      	beq.n	800d72a <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800d718:	69db      	ldr	r3, [r3, #28]
 800d71a:	4618      	mov	r0, r3
 800d71c:	f001 fbe0 	bl	800eee0 <free>
    phost->pActiveClass->pData = 0;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800d726:	2200      	movs	r2, #0
 800d728:	61da      	str	r2, [r3, #28]
  }
   
  return USBH_OK;
 800d72a:	2300      	movs	r3, #0
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3710      	adds	r7, #16
 800d730:	46bd      	mov	sp, r7
 800d732:	bd80      	pop	{r7, pc}

0800d734 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{   
 800d734:	b580      	push	{r7, lr}
 800d736:	b084      	sub	sp, #16
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;  
 800d73c:	2302      	movs	r3, #2
 800d73e:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;  
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800d746:	69db      	ldr	r3, [r3, #28]
 800d748:	60bb      	str	r3, [r7, #8]
  
  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800d74a:	68bb      	ldr	r3, [r7, #8]
 800d74c:	3340      	adds	r3, #64	; 0x40
 800d74e:	4619      	mov	r1, r3
 800d750:	6878      	ldr	r0, [r7, #4]
 800d752:	f000 f8b2 	bl	800d8ba <GetLineCoding>
 800d756:	4603      	mov	r3, r0
 800d758:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800d75a:	7bfb      	ldrb	r3, [r7, #15]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d105      	bne.n	800d76c <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE); 
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d766:	2102      	movs	r1, #2
 800d768:	6878      	ldr	r0, [r7, #4]
 800d76a:	4798      	blx	r3
  }
  return status;
 800d76c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d76e:	4618      	mov	r0, r3
 800d770:	3710      	adds	r7, #16
 800d772:	46bd      	mov	sp, r7
 800d774:	bd80      	pop	{r7, pc}
	...

0800d778 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b084      	sub	sp, #16
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800d780:	2301      	movs	r3, #1
 800d782:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800d784:	2300      	movs	r3, #0
 800d786:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData; 
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800d78e:	69db      	ldr	r3, [r3, #28]
 800d790:	60bb      	str	r3, [r7, #8]
  
  switch(CDC_Handle->state)
 800d792:	68bb      	ldr	r3, [r7, #8]
 800d794:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800d798:	2b04      	cmp	r3, #4
 800d79a:	d877      	bhi.n	800d88c <USBH_CDC_Process+0x114>
 800d79c:	a201      	add	r2, pc, #4	; (adr r2, 800d7a4 <USBH_CDC_Process+0x2c>)
 800d79e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7a2:	bf00      	nop
 800d7a4:	0800d7b9 	.word	0x0800d7b9
 800d7a8:	0800d7bf 	.word	0x0800d7bf
 800d7ac:	0800d7ef 	.word	0x0800d7ef
 800d7b0:	0800d863 	.word	0x0800d863
 800d7b4:	0800d871 	.word	0x0800d871
  {
    
  case CDC_IDLE_STATE:
    status = USBH_OK;
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	73fb      	strb	r3, [r7, #15]
    break;
 800d7bc:	e06d      	b.n	800d89a <USBH_CDC_Process+0x122>
    
  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800d7be:	68bb      	ldr	r3, [r7, #8]
 800d7c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d7c2:	4619      	mov	r1, r3
 800d7c4:	6878      	ldr	r0, [r7, #4]
 800d7c6:	f000 f897 	bl	800d8f8 <SetLineCoding>
 800d7ca:	4603      	mov	r3, r0
 800d7cc:	73bb      	strb	r3, [r7, #14]
    
    if(req_status == USBH_OK)
 800d7ce:	7bbb      	ldrb	r3, [r7, #14]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d104      	bne.n	800d7de <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE; 
 800d7d4:	68bb      	ldr	r3, [r7, #8]
 800d7d6:	2202      	movs	r2, #2
 800d7d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    
    else if(req_status != USBH_BUSY)
    {
      CDC_Handle->state = CDC_ERROR_STATE; 
    }
    break;
 800d7dc:	e058      	b.n	800d890 <USBH_CDC_Process+0x118>
    else if(req_status != USBH_BUSY)
 800d7de:	7bbb      	ldrb	r3, [r7, #14]
 800d7e0:	2b01      	cmp	r3, #1
 800d7e2:	d055      	beq.n	800d890 <USBH_CDC_Process+0x118>
      CDC_Handle->state = CDC_ERROR_STATE; 
 800d7e4:	68bb      	ldr	r3, [r7, #8]
 800d7e6:	2204      	movs	r2, #4
 800d7e8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800d7ec:	e050      	b.n	800d890 <USBH_CDC_Process+0x118>
    
    
  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800d7ee:	68bb      	ldr	r3, [r7, #8]
 800d7f0:	3340      	adds	r3, #64	; 0x40
 800d7f2:	4619      	mov	r1, r3
 800d7f4:	6878      	ldr	r0, [r7, #4]
 800d7f6:	f000 f860 	bl	800d8ba <GetLineCoding>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	73bb      	strb	r3, [r7, #14]
    
    if(req_status == USBH_OK)
 800d7fe:	7bbb      	ldrb	r3, [r7, #14]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d126      	bne.n	800d852 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE; 
 800d804:	68bb      	ldr	r3, [r7, #8]
 800d806:	2200      	movs	r2, #0
 800d808:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) && 
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800d812:	68bb      	ldr	r3, [r7, #8]
 800d814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d816:	791b      	ldrb	r3, [r3, #4]
 800d818:	429a      	cmp	r2, r3
 800d81a:	d13b      	bne.n	800d894 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800d81c:	68bb      	ldr	r3, [r7, #8]
 800d81e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800d822:	68bb      	ldr	r3, [r7, #8]
 800d824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d826:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) && 
 800d828:	429a      	cmp	r2, r3
 800d82a:	d133      	bne.n	800d894 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800d82c:	68bb      	ldr	r3, [r7, #8]
 800d82e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800d832:	68bb      	ldr	r3, [r7, #8]
 800d834:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d836:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800d838:	429a      	cmp	r2, r3
 800d83a:	d12b      	bne.n	800d894 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800d83c:	68bb      	ldr	r3, [r7, #8]
 800d83e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d844:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800d846:	429a      	cmp	r2, r3
 800d848:	d124      	bne.n	800d894 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	f000 f95a 	bl	800db04 <USBH_CDC_LineCodingChanged>
    else if(req_status != USBH_BUSY)
    {
      CDC_Handle->state = CDC_ERROR_STATE; 
    }   

    break;
 800d850:	e020      	b.n	800d894 <USBH_CDC_Process+0x11c>
    else if(req_status != USBH_BUSY)
 800d852:	7bbb      	ldrb	r3, [r7, #14]
 800d854:	2b01      	cmp	r3, #1
 800d856:	d01d      	beq.n	800d894 <USBH_CDC_Process+0x11c>
      CDC_Handle->state = CDC_ERROR_STATE; 
 800d858:	68bb      	ldr	r3, [r7, #8]
 800d85a:	2204      	movs	r2, #4
 800d85c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800d860:	e018      	b.n	800d894 <USBH_CDC_Process+0x11c>
    
  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800d862:	6878      	ldr	r0, [r7, #4]
 800d864:	f000 f867 	bl	800d936 <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800d868:	6878      	ldr	r0, [r7, #4]
 800d86a:	f000 f8dc 	bl	800da26 <CDC_ProcessReception>
    break;   
 800d86e:	e014      	b.n	800d89a <USBH_CDC_Process+0x122>
    
  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00); 
 800d870:	2100      	movs	r1, #0
 800d872:	6878      	ldr	r0, [r7, #4]
 800d874:	f000 fe4b 	bl	800e50e <USBH_ClrFeature>
 800d878:	4603      	mov	r3, r0
 800d87a:	73bb      	strb	r3, [r7, #14]
    
    if(req_status == USBH_OK )
 800d87c:	7bbb      	ldrb	r3, [r7, #14]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d10a      	bne.n	800d898 <USBH_CDC_Process+0x120>
    {        
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	2200      	movs	r2, #0
 800d886:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }    
    break;
 800d88a:	e005      	b.n	800d898 <USBH_CDC_Process+0x120>
    
  default:
    break;
 800d88c:	bf00      	nop
 800d88e:	e004      	b.n	800d89a <USBH_CDC_Process+0x122>
    break;
 800d890:	bf00      	nop
 800d892:	e002      	b.n	800d89a <USBH_CDC_Process+0x122>
    break;
 800d894:	bf00      	nop
 800d896:	e000      	b.n	800d89a <USBH_CDC_Process+0x122>
    break;
 800d898:	bf00      	nop
    
  }
  
  return status;
 800d89a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d89c:	4618      	mov	r0, r3
 800d89e:	3710      	adds	r7, #16
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	bd80      	pop	{r7, pc}

0800d8a4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b083      	sub	sp, #12
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
  return USBH_OK;  
 800d8ac:	2300      	movs	r3, #0
}
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	370c      	adds	r7, #12
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b8:	4770      	bx	lr

0800d8ba <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800d8ba:	b580      	push	{r7, lr}
 800d8bc:	b082      	sub	sp, #8
 800d8be:	af00      	add	r7, sp, #0
 800d8c0:	6078      	str	r0, [r7, #4]
 800d8c2:	6039      	str	r1, [r7, #0]
 
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	22a1      	movs	r2, #161	; 0xa1
 800d8c8:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;
  
  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	2221      	movs	r2, #33	; 0x21
 800d8ce:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	2200      	movs	r2, #0
 800d8d4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2200      	movs	r2, #0
 800d8da:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;           
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2207      	movs	r2, #7
 800d8e0:	82da      	strh	r2, [r3, #22]
 
  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800d8e2:	683b      	ldr	r3, [r7, #0]
 800d8e4:	2207      	movs	r2, #7
 800d8e6:	4619      	mov	r1, r3
 800d8e8:	6878      	ldr	r0, [r7, #4]
 800d8ea:	f000 fff4 	bl	800e8d6 <USBH_CtlReq>
 800d8ee:	4603      	mov	r3, r0
}
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	3708      	adds	r7, #8
 800d8f4:	46bd      	mov	sp, r7
 800d8f6:	bd80      	pop	{r7, pc}

0800d8f8 <SetLineCoding>:
  * and endpoints
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecodin)
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b082      	sub	sp, #8
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	6078      	str	r0, [r7, #4]
 800d900:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS | \
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	2221      	movs	r2, #33	; 0x21
 800d906:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;
  
  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	2220      	movs	r2, #32
 800d90c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	2200      	movs	r2, #0
 800d912:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2200      	movs	r2, #0
 800d918:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;           
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	2207      	movs	r2, #7
 800d91e:	82da      	strh	r2, [r3, #22]
  
  return USBH_CtlReq(phost, linecodin->Array , LINE_CODING_STRUCTURE_SIZE );  
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	2207      	movs	r2, #7
 800d924:	4619      	mov	r1, r3
 800d926:	6878      	ldr	r0, [r7, #4]
 800d928:	f000 ffd5 	bl	800e8d6 <USBH_CtlReq>
 800d92c:	4603      	mov	r3, r0
}
 800d92e:	4618      	mov	r0, r3
 800d930:	3708      	adds	r7, #8
 800d932:	46bd      	mov	sp, r7
 800d934:	bd80      	pop	{r7, pc}

0800d936 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800d936:	b580      	push	{r7, lr}
 800d938:	b086      	sub	sp, #24
 800d93a:	af02      	add	r7, sp, #8
 800d93c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800d944:	69db      	ldr	r3, [r3, #28]
 800d946:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d948:	2300      	movs	r3, #0
 800d94a:	72fb      	strb	r3, [r7, #11]
  
  switch(CDC_Handle->data_tx_state)
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800d952:	2b01      	cmp	r3, #1
 800d954:	d002      	beq.n	800d95c <CDC_ProcessTransmission+0x26>
 800d956:	2b02      	cmp	r3, #2
 800d958:	d025      	beq.n	800d9a6 <CDC_ProcessTransmission+0x70>
      osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif          
    }
    break;
  default:
    break;
 800d95a:	e060      	b.n	800da1e <CDC_ProcessTransmission+0xe8>
    if(CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d960:	68fa      	ldr	r2, [r7, #12]
 800d962:	8b12      	ldrh	r2, [r2, #24]
 800d964:	4293      	cmp	r3, r2
 800d966:	d90c      	bls.n	800d982 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	69d9      	ldr	r1, [r3, #28]
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	8b1a      	ldrh	r2, [r3, #24]
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	7b58      	ldrb	r0, [r3, #13]
 800d974:	2301      	movs	r3, #1
 800d976:	9300      	str	r3, [sp, #0]
 800d978:	4603      	mov	r3, r0
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	f001 f9af 	bl	800ecde <USBH_BulkSendData>
 800d980:	e00c      	b.n	800d99c <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	69d9      	ldr	r1, [r3, #28]
                         CDC_Handle->TxDataLength, 
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800d98a:	b29a      	uxth	r2, r3
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	7b58      	ldrb	r0, [r3, #13]
 800d990:	2301      	movs	r3, #1
 800d992:	9300      	str	r3, [sp, #0]
 800d994:	4603      	mov	r3, r0
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f001 f9a1 	bl	800ecde <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	2202      	movs	r2, #2
 800d9a0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800d9a4:	e03b      	b.n	800da1e <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe); 
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	7b5b      	ldrb	r3, [r3, #13]
 800d9aa:	4619      	mov	r1, r3
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	f7f4 fa83 	bl	8001eb8 <USBH_LL_GetURBState>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	72fb      	strb	r3, [r7, #11]
    if(URB_Status == USBH_URB_DONE )
 800d9b6:	7afb      	ldrb	r3, [r7, #11]
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d128      	bne.n	800da0e <CDC_ProcessTransmission+0xd8>
      if(CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9c0:	68fa      	ldr	r2, [r7, #12]
 800d9c2:	8b12      	ldrh	r2, [r2, #24]
 800d9c4:	4293      	cmp	r3, r2
 800d9c6:	d90e      	bls.n	800d9e6 <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize ;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9cc:	68fa      	ldr	r2, [r7, #12]
 800d9ce:	8b12      	ldrh	r2, [r2, #24]
 800d9d0:	1a9a      	subs	r2, r3, r2
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	69db      	ldr	r3, [r3, #28]
 800d9da:	68fa      	ldr	r2, [r7, #12]
 800d9dc:	8b12      	ldrh	r2, [r2, #24]
 800d9de:	441a      	add	r2, r3
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	61da      	str	r2, [r3, #28]
 800d9e4:	e002      	b.n	800d9ec <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0;
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	625a      	str	r2, [r3, #36]	; 0x24
      if( CDC_Handle->TxDataLength > 0)
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d004      	beq.n	800d9fe <CDC_ProcessTransmission+0xc8>
       CDC_Handle->data_tx_state = CDC_SEND_DATA; 
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800d9fc:	e00e      	b.n	800da1c <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;    
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	2200      	movs	r2, #0
 800da02:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800da06:	6878      	ldr	r0, [r7, #4]
 800da08:	f000 f868 	bl	800dadc <USBH_CDC_TransmitCallback>
    break;
 800da0c:	e006      	b.n	800da1c <CDC_ProcessTransmission+0xe6>
    else if( URB_Status == USBH_URB_NOTREADY )
 800da0e:	7afb      	ldrb	r3, [r7, #11]
 800da10:	2b02      	cmp	r3, #2
 800da12:	d103      	bne.n	800da1c <CDC_ProcessTransmission+0xe6>
      CDC_Handle->data_tx_state = CDC_SEND_DATA; 
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	2201      	movs	r2, #1
 800da18:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800da1c:	bf00      	nop
  }
}
 800da1e:	bf00      	nop
 800da20:	3710      	adds	r7, #16
 800da22:	46bd      	mov	sp, r7
 800da24:	bd80      	pop	{r7, pc}

0800da26 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800da26:	b580      	push	{r7, lr}
 800da28:	b084      	sub	sp, #16
 800da2a:	af00      	add	r7, sp, #0
 800da2c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800da34:	69db      	ldr	r3, [r3, #28]
 800da36:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800da38:	2300      	movs	r3, #0
 800da3a:	72fb      	strb	r3, [r7, #11]
  uint16_t length;

  switch(CDC_Handle->data_rx_state)
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800da42:	2b03      	cmp	r3, #3
 800da44:	d002      	beq.n	800da4c <CDC_ProcessReception+0x26>
 800da46:	2b04      	cmp	r3, #4
 800da48:	d00e      	beq.n	800da68 <CDC_ProcessReception+0x42>
#endif          
    }
    break;
    
  default:
    break;
 800da4a:	e043      	b.n	800dad4 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	6a19      	ldr	r1, [r3, #32]
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	8b5a      	ldrh	r2, [r3, #26]
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	7b1b      	ldrb	r3, [r3, #12]
 800da58:	6878      	ldr	r0, [r7, #4]
 800da5a:	f001 f965 	bl	800ed28 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	2204      	movs	r2, #4
 800da62:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800da66:	e035      	b.n	800dad4 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe); 
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	7b1b      	ldrb	r3, [r3, #12]
 800da6c:	4619      	mov	r1, r3
 800da6e:	6878      	ldr	r0, [r7, #4]
 800da70:	f7f4 fa22 	bl	8001eb8 <USBH_LL_GetURBState>
 800da74:	4603      	mov	r3, r0
 800da76:	72fb      	strb	r3, [r7, #11]
    if(URB_Status == USBH_URB_DONE )
 800da78:	7afb      	ldrb	r3, [r7, #11]
 800da7a:	2b01      	cmp	r3, #1
 800da7c:	d129      	bne.n	800dad2 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	7b1b      	ldrb	r3, [r3, #12]
 800da82:	4619      	mov	r1, r3
 800da84:	6878      	ldr	r0, [r7, #4]
 800da86:	f7f4 f93f 	bl	8001d08 <USBH_LL_GetLastXferSize>
 800da8a:	4603      	mov	r3, r0
 800da8c:	813b      	strh	r3, [r7, #8]
      if(((CDC_Handle->RxDataLength - length) > 0) && (length > CDC_Handle->DataItf.InEpSize))
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800da92:	893b      	ldrh	r3, [r7, #8]
 800da94:	429a      	cmp	r2, r3
 800da96:	d015      	beq.n	800dac4 <CDC_ProcessReception+0x9e>
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	8b5b      	ldrh	r3, [r3, #26]
 800da9c:	893a      	ldrh	r2, [r7, #8]
 800da9e:	429a      	cmp	r2, r3
 800daa0:	d910      	bls.n	800dac4 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800daa6:	893b      	ldrh	r3, [r7, #8]
 800daa8:	1ad2      	subs	r2, r2, r3
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	6a1a      	ldr	r2, [r3, #32]
 800dab2:	893b      	ldrh	r3, [r7, #8]
 800dab4:	441a      	add	r2, r3
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA; 
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	2203      	movs	r2, #3
 800dabe:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800dac2:	e006      	b.n	800dad2 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	2200      	movs	r2, #0
 800dac8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800dacc:	6878      	ldr	r0, [r7, #4]
 800dace:	f000 f80f 	bl	800daf0 <USBH_CDC_ReceiveCallback>
    break;
 800dad2:	bf00      	nop
  }
}
 800dad4:	bf00      	nop
 800dad6:	3710      	adds	r7, #16
 800dad8:	46bd      	mov	sp, r7
 800dada:	bd80      	pop	{r7, pc}

0800dadc <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800dadc:	b480      	push	{r7}
 800dade:	b083      	sub	sp, #12
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
  
}
 800dae4:	bf00      	nop
 800dae6:	370c      	adds	r7, #12
 800dae8:	46bd      	mov	sp, r7
 800daea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daee:	4770      	bx	lr

0800daf0 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800daf0:	b480      	push	{r7}
 800daf2:	b083      	sub	sp, #12
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
  
}
 800daf8:	bf00      	nop
 800dafa:	370c      	adds	r7, #12
 800dafc:	46bd      	mov	sp, r7
 800dafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db02:	4770      	bx	lr

0800db04 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800db04:	b480      	push	{r7}
 800db06:	b083      	sub	sp, #12
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  
}
 800db0c:	bf00      	nop
 800db0e:	370c      	adds	r7, #12
 800db10:	46bd      	mov	sp, r7
 800db12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db16:	4770      	bx	lr

0800db18 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t ), uint8_t id)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b084      	sub	sp, #16
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	60f8      	str	r0, [r7, #12]
 800db20:	60b9      	str	r1, [r7, #8]
 800db22:	4613      	mov	r3, r2
 800db24:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d101      	bne.n	800db30 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL; 
 800db2c:	2302      	movs	r3, #2
 800db2e:	e019      	b.n	800db64 <USBH_Init+0x4c>
  }
  
  /* Set DRiver ID */
  phost->id = id;
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	79fa      	ldrb	r2, [r7, #7]
 800db34:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  
  /* Unlink class*/
  phost->pActiveClass = NULL;
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	2200      	movs	r2, #0
 800db3c:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
  phost->ClassNumber = 0;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	2200      	movs	r2, #0
 800db44:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  
  /* Restore default states and prepare EP0 */ 
  DeInitStateMachine(phost);
 800db48:	68f8      	ldr	r0, [r7, #12]
 800db4a:	f000 f80f 	bl	800db6c <DeInitStateMachine>
  
  /* Assign User process */
  if(pUsrFunc != NULL)
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d003      	beq.n	800db5c <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	68ba      	ldr	r2, [r7, #8]
 800db58:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
#endif  
  phost->thread = osThreadCreate (osThread(USBH_Thread), phost);
#endif  
  
  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800db5c:	68f8      	ldr	r0, [r7, #12]
 800db5e:	f7f3 ffd7 	bl	8001b10 <USBH_LL_Init>
  return USBH_OK;
 800db62:	2300      	movs	r3, #0
}
 800db64:	4618      	mov	r0, r3
 800db66:	3710      	adds	r7, #16
 800db68:	46bd      	mov	sp, r7
 800db6a:	bd80      	pop	{r7, pc}

0800db6c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b085      	sub	sp, #20
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  uint32_t i = 0;
 800db74:	2300      	movs	r3, #0
 800db76:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800db78:	e009      	b.n	800db8e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0;
 800db7a:	687a      	ldr	r2, [r7, #4]
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	33de      	adds	r3, #222	; 0xde
 800db80:	009b      	lsls	r3, r3, #2
 800db82:	4413      	add	r3, r2
 800db84:	2200      	movs	r2, #0
 800db86:	605a      	str	r2, [r3, #4]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	3301      	adds	r3, #1
 800db8c:	60fb      	str	r3, [r7, #12]
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	2b0e      	cmp	r3, #14
 800db92:	d9f2      	bls.n	800db7a <DeInitStateMachine+0xe>
  }
  
  for(i = 0; i< USBH_MAX_DATA_BUFFER; i++)
 800db94:	2300      	movs	r3, #0
 800db96:	60fb      	str	r3, [r7, #12]
 800db98:	e009      	b.n	800dbae <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0;
 800db9a:	687a      	ldr	r2, [r7, #4]
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	4413      	add	r3, r2
 800dba0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800dba4:	2200      	movs	r2, #0
 800dba6:	701a      	strb	r2, [r3, #0]
  for(i = 0; i< USBH_MAX_DATA_BUFFER; i++)
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	3301      	adds	r3, #1
 800dbac:	60fb      	str	r3, [r7, #12]
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dbb4:	d3f1      	bcc.n	800db9a <DeInitStateMachine+0x2e>
  }
  
  phost->gState = HOST_IDLE;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	2200      	movs	r2, #0
 800dbba:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	2201      	movs	r2, #1
 800dbc6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0;  
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	2200      	movs	r2, #0
 800dbcc:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
  
  phost->Control.state = CTRL_SETUP;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	2201      	movs	r2, #1
 800dbd4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;  
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	2240      	movs	r2, #64	; 0x40
 800dbda:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0;
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	2200      	movs	r2, #0
 800dbe0:	765a      	strb	r2, [r3, #25]
  
  phost->device.address = USBH_ADDRESS_DEFAULT;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	2201      	movs	r2, #1
 800dbee:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  
  return USBH_OK;
 800dbf2:	2300      	movs	r3, #0
}
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	3714      	adds	r7, #20
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfe:	4770      	bx	lr

0800dc00 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800dc00:	b480      	push	{r7}
 800dc02:	b085      	sub	sp, #20
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
 800dc08:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	73fb      	strb	r3, [r7, #15]
  
  if(pclass != 0)
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d016      	beq.n	800dc42 <USBH_RegisterClass+0x42>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d10e      	bne.n	800dc3c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800dc24:	1c59      	adds	r1, r3, #1
 800dc26:	687a      	ldr	r2, [r7, #4]
 800dc28:	f8c2 1378 	str.w	r1, [r2, #888]	; 0x378
 800dc2c:	687a      	ldr	r2, [r7, #4]
 800dc2e:	33dc      	adds	r3, #220	; 0xdc
 800dc30:	6839      	ldr	r1, [r7, #0]
 800dc32:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800dc36:	2300      	movs	r3, #0
 800dc38:	73fb      	strb	r3, [r7, #15]
 800dc3a:	e004      	b.n	800dc46 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL; 
 800dc3c:	2302      	movs	r3, #2
 800dc3e:	73fb      	strb	r3, [r7, #15]
 800dc40:	e001      	b.n	800dc46 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL; 
 800dc42:	2302      	movs	r3, #2
 800dc44:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 800dc46:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc48:	4618      	mov	r0, r3
 800dc4a:	3714      	adds	r7, #20
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc52:	4770      	bx	lr

0800dc54 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800dc54:	b480      	push	{r7}
 800dc56:	b085      	sub	sp, #20
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
 800dc5c:	460b      	mov	r3, r1
 800dc5e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800dc60:	2300      	movs	r3, #0
 800dc62:	73fb      	strb	r3, [r7, #15]
  
  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800dc6a:	78fa      	ldrb	r2, [r7, #3]
 800dc6c:	429a      	cmp	r2, r3
 800dc6e:	d204      	bcs.n	800dc7a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	78fa      	ldrb	r2, [r7, #3]
 800dc74:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
 800dc78:	e001      	b.n	800dc7e <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );                 
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL; 
 800dc7a:	2302      	movs	r3, #2
 800dc7c:	73fb      	strb	r3, [r7, #15]
  }
  return status;  
 800dc7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc80:	4618      	mov	r0, r3
 800dc82:	3714      	adds	r7, #20
 800dc84:	46bd      	mov	sp, r7
 800dc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc8a:	4770      	bx	lr

0800dc8c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800dc8c:	b480      	push	{r7}
 800dc8e:	b087      	sub	sp, #28
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
 800dc94:	4608      	mov	r0, r1
 800dc96:	4611      	mov	r1, r2
 800dc98:	461a      	mov	r2, r3
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	70fb      	strb	r3, [r7, #3]
 800dc9e:	460b      	mov	r3, r1
 800dca0:	70bb      	strb	r3, [r7, #2]
 800dca2:	4613      	mov	r3, r2
 800dca4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  int8_t                        if_ix = 0;
 800dca6:	2300      	movs	r3, #0
 800dca8:	75fb      	strb	r3, [r7, #23]
  
  pif = (USBH_InterfaceDescTypeDef *)0;
 800dcaa:	2300      	movs	r3, #0
 800dcac:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;  
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f203 3332 	addw	r3, r3, #818	; 0x332
 800dcb4:	60fb      	str	r3, [r7, #12]
  
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800dcb6:	e029      	b.n	800dd0c <USBH_FindInterface+0x80>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800dcb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dcbc:	221a      	movs	r2, #26
 800dcbe:	fb02 f303 	mul.w	r3, r2, r3
 800dcc2:	3308      	adds	r3, #8
 800dcc4:	68fa      	ldr	r2, [r7, #12]
 800dcc6:	4413      	add	r3, r2
 800dcc8:	3302      	adds	r3, #2
 800dcca:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFF))&&
 800dccc:	693b      	ldr	r3, [r7, #16]
 800dcce:	795b      	ldrb	r3, [r3, #5]
 800dcd0:	78fa      	ldrb	r2, [r7, #3]
 800dcd2:	429a      	cmp	r2, r3
 800dcd4:	d002      	beq.n	800dcdc <USBH_FindInterface+0x50>
 800dcd6:	78fb      	ldrb	r3, [r7, #3]
 800dcd8:	2bff      	cmp	r3, #255	; 0xff
 800dcda:	d111      	bne.n	800dd00 <USBH_FindInterface+0x74>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 800dcdc:	693b      	ldr	r3, [r7, #16]
 800dcde:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFF))&&
 800dce0:	78ba      	ldrb	r2, [r7, #2]
 800dce2:	429a      	cmp	r2, r3
 800dce4:	d002      	beq.n	800dcec <USBH_FindInterface+0x60>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 800dce6:	78bb      	ldrb	r3, [r7, #2]
 800dce8:	2bff      	cmp	r3, #255	; 0xff
 800dcea:	d109      	bne.n	800dd00 <USBH_FindInterface+0x74>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFF)))
 800dcec:	693b      	ldr	r3, [r7, #16]
 800dcee:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 800dcf0:	787a      	ldrb	r2, [r7, #1]
 800dcf2:	429a      	cmp	r2, r3
 800dcf4:	d002      	beq.n	800dcfc <USBH_FindInterface+0x70>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFF)))
 800dcf6:	787b      	ldrb	r3, [r7, #1]
 800dcf8:	2bff      	cmp	r3, #255	; 0xff
 800dcfa:	d101      	bne.n	800dd00 <USBH_FindInterface+0x74>
    {
      return  if_ix;
 800dcfc:	7dfb      	ldrb	r3, [r7, #23]
 800dcfe:	e00a      	b.n	800dd16 <USBH_FindInterface+0x8a>
    }
    if_ix++;
 800dd00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dd04:	b2db      	uxtb	r3, r3
 800dd06:	3301      	adds	r3, #1
 800dd08:	b2db      	uxtb	r3, r3
 800dd0a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800dd0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dd10:	2b01      	cmp	r3, #1
 800dd12:	ddd1      	ble.n	800dcb8 <USBH_FindInterface+0x2c>
  }
  return 0xFF;
 800dd14:	23ff      	movs	r3, #255	; 0xff
}
 800dd16:	4618      	mov	r0, r3
 800dd18:	371c      	adds	r7, #28
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd20:	4770      	bx	lr

0800dd22 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800dd22:	b580      	push	{r7, lr}
 800dd24:	b082      	sub	sp, #8
 800dd26:	af00      	add	r7, sp, #0
 800dd28:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f7f3 ff30 	bl	8001b90 <USBH_LL_Start>
  
  /* Activate VBUS on the port */ 
  USBH_LL_DriverVBUS (phost, TRUE);
 800dd30:	2101      	movs	r1, #1
 800dd32:	6878      	ldr	r0, [r7, #4]
 800dd34:	f7f4 f8d3 	bl	8001ede <USBH_LL_DriverVBUS>
  
  return USBH_OK;  
 800dd38:	2300      	movs	r3, #0
}
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	3708      	adds	r7, #8
 800dd3e:	46bd      	mov	sp, r7
 800dd40:	bd80      	pop	{r7, pc}
	...

0800dd44 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b088      	sub	sp, #32
 800dd48:	af04      	add	r7, sp, #16
 800dd4a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800dd4c:	2302      	movs	r3, #2
 800dd4e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0;
 800dd50:	2300      	movs	r3, #0
 800dd52:	73fb      	strb	r3, [r7, #15]
  
  switch (phost->gState)
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	781b      	ldrb	r3, [r3, #0]
 800dd58:	b2db      	uxtb	r3, r3
 800dd5a:	2b0a      	cmp	r3, #10
 800dd5c:	f200 8128 	bhi.w	800dfb0 <USBH_Process+0x26c>
 800dd60:	a201      	add	r2, pc, #4	; (adr r2, 800dd68 <USBH_Process+0x24>)
 800dd62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd66:	bf00      	nop
 800dd68:	0800dd95 	.word	0x0800dd95
 800dd6c:	0800dfb1 	.word	0x0800dfb1
 800dd70:	0800ddb7 	.word	0x0800ddb7
 800dd74:	0800df8b 	.word	0x0800df8b
 800dd78:	0800dfb1 	.word	0x0800dfb1
 800dd7c:	0800de45 	.word	0x0800de45
 800dd80:	0800df41 	.word	0x0800df41
 800dd84:	0800de75 	.word	0x0800de75
 800dd88:	0800de95 	.word	0x0800de95
 800dd8c:	0800deb5 	.word	0x0800deb5
 800dd90:	0800df73 	.word	0x0800df73
  {
  case HOST_IDLE :
    
    if (phost->device.is_connected)  
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800dd9a:	b2db      	uxtb	r3, r3
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	f000 8109 	beq.w	800dfb4 <USBH_Process+0x270>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT; 
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	2201      	movs	r2, #1
 800dda6:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200); 
 800dda8:	20c8      	movs	r0, #200	; 0xc8
 800ddaa:	f7f4 f8e2 	bl	8001f72 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 800ddae:	6878      	ldr	r0, [r7, #4]
 800ddb0:	f7f3 ff78 	bl	8001ca4 <USBH_LL_ResetPort>
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif
    }
    break;
 800ddb4:	e0fe      	b.n	800dfb4 <USBH_Process+0x270>
  case HOST_DEV_ATTACHED :
    
    USBH_UsrLog("USB Device Attached");  
      
    /* Wait for 100 ms after Reset */
    USBH_Delay(100); 
 800ddb6:	2064      	movs	r0, #100	; 0x64
 800ddb8:	f7f4 f8db 	bl	8001f72 <USBH_Delay>
          
    phost->device.speed = USBH_LL_GetSpeed(phost);
 800ddbc:	6878      	ldr	r0, [r7, #4]
 800ddbe:	f7f3 ff4b 	bl	8001c58 <USBH_LL_GetSpeed>
 800ddc2:	4603      	mov	r3, r0
 800ddc4:	461a      	mov	r2, r3
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    
    phost->gState = HOST_ENUMERATION;
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2205      	movs	r2, #5
 800ddd0:	701a      	strb	r2, [r3, #0]
    
    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00);
 800ddd2:	2100      	movs	r1, #0
 800ddd4:	6878      	ldr	r0, [r7, #4]
 800ddd6:	f000 fff4 	bl	800edc2 <USBH_AllocPipe>
 800ddda:	4603      	mov	r3, r0
 800dddc:	461a      	mov	r2, r3
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80);    
 800dde2:	2180      	movs	r1, #128	; 0x80
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f000 ffec 	bl	800edc2 <USBH_AllocPipe>
 800ddea:	4603      	mov	r3, r0
 800ddec:	461a      	mov	r2, r3
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	711a      	strb	r2, [r3, #4]
    
    
    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	7919      	ldrb	r1, [r3, #4]
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   phost->Control.pipe_size); 
 800de02:	687a      	ldr	r2, [r7, #4]
 800de04:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800de06:	b292      	uxth	r2, r2
 800de08:	9202      	str	r2, [sp, #8]
 800de0a:	2200      	movs	r2, #0
 800de0c:	9201      	str	r2, [sp, #4]
 800de0e:	9300      	str	r3, [sp, #0]
 800de10:	4603      	mov	r3, r0
 800de12:	2280      	movs	r2, #128	; 0x80
 800de14:	6878      	ldr	r0, [r7, #4]
 800de16:	f000 ffa5 	bl	800ed64 <USBH_OpenPipe>
    
    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	7959      	ldrb	r1, [r3, #5]
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   phost->Control.pipe_size);
 800de2a:	687a      	ldr	r2, [r7, #4]
 800de2c:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800de2e:	b292      	uxth	r2, r2
 800de30:	9202      	str	r2, [sp, #8]
 800de32:	2200      	movs	r2, #0
 800de34:	9201      	str	r2, [sp, #4]
 800de36:	9300      	str	r3, [sp, #0]
 800de38:	4603      	mov	r3, r0
 800de3a:	2200      	movs	r2, #0
 800de3c:	6878      	ldr	r0, [r7, #4]
 800de3e:	f000 ff91 	bl	800ed64 <USBH_OpenPipe>
    
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif    
    
    break;
 800de42:	e0c6      	b.n	800dfd2 <USBH_Process+0x28e>
    
  case HOST_ENUMERATION:     
    /* Check for enumeration status */  
    if ( USBH_HandleEnum(phost) == USBH_OK)
 800de44:	6878      	ldr	r0, [r7, #4]
 800de46:	f000 f8c9 	bl	800dfdc <USBH_HandleEnum>
 800de4a:	4603      	mov	r3, r0
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	f040 80b3 	bne.w	800dfb8 <USBH_Process+0x274>
    { 
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2200      	movs	r2, #0
 800de56:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
      if(phost->device.DevDesc.bNumConfigurations == 1)
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 800de60:	2b01      	cmp	r3, #1
 800de62:	d103      	bne.n	800de6c <USBH_Process+0x128>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;        
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	2208      	movs	r2, #8
 800de68:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT; 
      }
          
    }
    break;
 800de6a:	e0a5      	b.n	800dfb8 <USBH_Process+0x274>
        phost->gState  = HOST_INPUT; 
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	2207      	movs	r2, #7
 800de70:	701a      	strb	r2, [r3, #0]
    break;
 800de72:	e0a1      	b.n	800dfb8 <USBH_Process+0x274>
    
  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	f000 809e 	beq.w	800dfbc <USBH_Process+0x278>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800de86:	2101      	movs	r1, #1
 800de88:	6878      	ldr	r0, [r7, #4]
 800de8a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2208      	movs	r2, #8
 800de90:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1)
        osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif         
      }
    }
    break;
 800de92:	e093      	b.n	800dfbc <USBH_Process+0x278>
    
  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	4619      	mov	r1, r3
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f000 fb12 	bl	800e4c8 <USBH_SetCfg>
 800dea4:	4603      	mov	r3, r0
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	f040 808a 	bne.w	800dfc0 <USBH_Process+0x27c>
    {
      phost->gState  = HOST_CHECK_CLASS;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	2209      	movs	r2, #9
 800deb0:	701a      	strb	r2, [r3, #0]
      USBH_UsrLog ("Default configuration set.");
      
    }      
    
    break;
 800deb2:	e085      	b.n	800dfc0 <USBH_Process+0x27c>
    
  case HOST_CHECK_CLASS:
    
    if(phost->ClassNumber == 0)
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800deba:	2b00      	cmp	r3, #0
 800debc:	f000 8082 	beq.w	800dfc4 <USBH_Process+0x280>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2200      	movs	r2, #0
 800dec4:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      
      for (idx = 0; idx < USBH_MAX_NUM_SUPPORTED_CLASS ; idx ++)
 800dec8:	2300      	movs	r3, #0
 800deca:	73fb      	strb	r3, [r7, #15]
 800decc:	e015      	b.n	800defa <USBH_Process+0x1b6>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800dece:	7bfa      	ldrb	r2, [r7, #15]
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	32dc      	adds	r2, #220	; 0xdc
 800ded4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ded8:	791a      	ldrb	r2, [r3, #4]
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	f893 3341 	ldrb.w	r3, [r3, #833]	; 0x341
 800dee0:	429a      	cmp	r2, r3
 800dee2:	d107      	bne.n	800def4 <USBH_Process+0x1b0>
        {
          phost->pActiveClass = phost->pClass[idx];
 800dee4:	7bfa      	ldrb	r2, [r7, #15]
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	32dc      	adds	r2, #220	; 0xdc
 800deea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      for (idx = 0; idx < USBH_MAX_NUM_SUPPORTED_CLASS ; idx ++)
 800def4:	7bfb      	ldrb	r3, [r7, #15]
 800def6:	3301      	adds	r3, #1
 800def8:	73fb      	strb	r3, [r7, #15]
 800defa:	7bfb      	ldrb	r3, [r7, #15]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d0e6      	beq.n	800dece <USBH_Process+0x18a>
        }
      }
      
      if(phost->pActiveClass != NULL)
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800df06:	2b00      	cmp	r3, #0
 800df08:	d016      	beq.n	800df38 <USBH_Process+0x1f4>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800df10:	689b      	ldr	r3, [r3, #8]
 800df12:	6878      	ldr	r0, [r7, #4]
 800df14:	4798      	blx	r3
 800df16:	4603      	mov	r3, r0
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d109      	bne.n	800df30 <USBH_Process+0x1ec>
        {
          phost->gState  = HOST_CLASS_REQUEST; 
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	2206      	movs	r2, #6
 800df20:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);
          
          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);   
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800df28:	2103      	movs	r1, #3
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	4798      	blx	r3
    }
    
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif 
    break;    
 800df2e:	e049      	b.n	800dfc4 <USBH_Process+0x280>
          phost->gState  = HOST_ABORT_STATE;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	220c      	movs	r2, #12
 800df34:	701a      	strb	r2, [r3, #0]
    break;    
 800df36:	e045      	b.n	800dfc4 <USBH_Process+0x280>
        phost->gState  = HOST_ABORT_STATE;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	220c      	movs	r2, #12
 800df3c:	701a      	strb	r2, [r3, #0]
    break;    
 800df3e:	e041      	b.n	800dfc4 <USBH_Process+0x280>
    
  case HOST_CLASS_REQUEST:  
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800df46:	2b00      	cmp	r3, #0
 800df48:	d00f      	beq.n	800df6a <USBH_Process+0x226>
    {
      status = phost->pActiveClass->Requests(phost);
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800df50:	691b      	ldr	r3, [r3, #16]
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	4798      	blx	r3
 800df56:	4603      	mov	r3, r0
 800df58:	73bb      	strb	r3, [r7, #14]
      
      if(status == USBH_OK)
 800df5a:	7bbb      	ldrb	r3, [r7, #14]
 800df5c:	b2db      	uxtb	r3, r3
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d132      	bne.n	800dfc8 <USBH_Process+0x284>
      {
        phost->gState  = HOST_CLASS;        
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	220a      	movs	r2, #10
 800df66:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif       
    }
    
    break;    
 800df68:	e02e      	b.n	800dfc8 <USBH_Process+0x284>
      phost->gState  = HOST_ABORT_STATE;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	220c      	movs	r2, #12
 800df6e:	701a      	strb	r2, [r3, #0]
    break;    
 800df70:	e02a      	b.n	800dfc8 <USBH_Process+0x284>
  case HOST_CLASS:   
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d027      	beq.n	800dfcc <USBH_Process+0x288>
    { 
      phost->pActiveClass->BgndProcess(phost);
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800df82:	695b      	ldr	r3, [r3, #20]
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	4798      	blx	r3
    }
    break;       
 800df88:	e020      	b.n	800dfcc <USBH_Process+0x288>

  case HOST_DEV_DISCONNECTED :
    
    DeInitStateMachine(phost);  
 800df8a:	6878      	ldr	r0, [r7, #4]
 800df8c:	f7ff fdee 	bl	800db6c <DeInitStateMachine>
    
    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800df96:	2b00      	cmp	r3, #0
 800df98:	d01a      	beq.n	800dfd0 <USBH_Process+0x28c>
    {
      phost->pActiveClass->DeInit(phost); 
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800dfa0:	68db      	ldr	r3, [r3, #12]
 800dfa2:	6878      	ldr	r0, [r7, #4]
 800dfa4:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
    }     
    break;
 800dfae:	e00f      	b.n	800dfd0 <USBH_Process+0x28c>
    
  case HOST_ABORT_STATE:
  default :
    break;
 800dfb0:	bf00      	nop
 800dfb2:	e00e      	b.n	800dfd2 <USBH_Process+0x28e>
    break;
 800dfb4:	bf00      	nop
 800dfb6:	e00c      	b.n	800dfd2 <USBH_Process+0x28e>
    break;
 800dfb8:	bf00      	nop
 800dfba:	e00a      	b.n	800dfd2 <USBH_Process+0x28e>
    break;
 800dfbc:	bf00      	nop
 800dfbe:	e008      	b.n	800dfd2 <USBH_Process+0x28e>
    break;
 800dfc0:	bf00      	nop
 800dfc2:	e006      	b.n	800dfd2 <USBH_Process+0x28e>
    break;    
 800dfc4:	bf00      	nop
 800dfc6:	e004      	b.n	800dfd2 <USBH_Process+0x28e>
    break;    
 800dfc8:	bf00      	nop
 800dfca:	e002      	b.n	800dfd2 <USBH_Process+0x28e>
    break;       
 800dfcc:	bf00      	nop
 800dfce:	e000      	b.n	800dfd2 <USBH_Process+0x28e>
    break;
 800dfd0:	bf00      	nop
  }
 return USBH_OK;  
 800dfd2:	2300      	movs	r3, #0
}
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	3710      	adds	r7, #16
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	bd80      	pop	{r7, pc}

0800dfdc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b088      	sub	sp, #32
 800dfe0:	af04      	add	r7, sp, #16
 800dfe2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;  
 800dfe4:	2301      	movs	r3, #1
 800dfe6:	73fb      	strb	r3, [r7, #15]
  
  switch (phost->EnumState)
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	785b      	ldrb	r3, [r3, #1]
 800dfec:	2b07      	cmp	r3, #7
 800dfee:	f200 80f8 	bhi.w	800e1e2 <USBH_HandleEnum+0x206>
 800dff2:	a201      	add	r2, pc, #4	; (adr r2, 800dff8 <USBH_HandleEnum+0x1c>)
 800dff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dff8:	0800e019 	.word	0x0800e019
 800dffc:	0800e08b 	.word	0x0800e08b
 800e000:	0800e0a3 	.word	0x0800e0a3
 800e004:	0800e119 	.word	0x0800e119
 800e008:	0800e12f 	.word	0x0800e12f
 800e00c:	0800e14b 	.word	0x0800e14b
 800e010:	0800e17f 	.word	0x0800e17f
 800e014:	0800e1b3 	.word	0x0800e1b3
  {
  case ENUM_IDLE:  
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8) == USBH_OK)
 800e018:	2108      	movs	r1, #8
 800e01a:	6878      	ldr	r0, [r7, #4]
 800e01c:	f000 f984 	bl	800e328 <USBH_Get_DevDesc>
 800e020:	4603      	mov	r3, r0
 800e022:	2b00      	cmp	r3, #0
 800e024:	f040 80df 	bne.w	800e1e6 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f893 2327 	ldrb.w	r2, [r3, #807]	; 0x327
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2201      	movs	r2, #1
 800e036:	705a      	strb	r2, [r3, #1]
      
      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	7919      	ldrb	r1, [r3, #4]
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size); 
 800e048:	687a      	ldr	r2, [r7, #4]
 800e04a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800e04c:	b292      	uxth	r2, r2
 800e04e:	9202      	str	r2, [sp, #8]
 800e050:	2200      	movs	r2, #0
 800e052:	9201      	str	r2, [sp, #4]
 800e054:	9300      	str	r3, [sp, #0]
 800e056:	4603      	mov	r3, r0
 800e058:	2280      	movs	r2, #128	; 0x80
 800e05a:	6878      	ldr	r0, [r7, #4]
 800e05c:	f000 fe82 	bl	800ed64 <USBH_OpenPipe>
      
      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	7959      	ldrb	r1, [r3, #5]
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size);           
 800e070:	687a      	ldr	r2, [r7, #4]
 800e072:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800e074:	b292      	uxth	r2, r2
 800e076:	9202      	str	r2, [sp, #8]
 800e078:	2200      	movs	r2, #0
 800e07a:	9201      	str	r2, [sp, #4]
 800e07c:	9300      	str	r3, [sp, #0]
 800e07e:	4603      	mov	r3, r0
 800e080:	2200      	movs	r2, #0
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	f000 fe6e 	bl	800ed64 <USBH_OpenPipe>
      
    }
    break;
 800e088:	e0ad      	b.n	800e1e6 <USBH_HandleEnum+0x20a>
    
  case ENUM_GET_FULL_DEV_DESC:  
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800e08a:	2112      	movs	r1, #18
 800e08c:	6878      	ldr	r0, [r7, #4]
 800e08e:	f000 f94b 	bl	800e328 <USBH_Get_DevDesc>
 800e092:	4603      	mov	r3, r0
 800e094:	2b00      	cmp	r3, #0
 800e096:	f040 80a8 	bne.w	800e1ea <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );  
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );  
      
      phost->EnumState = ENUM_SET_ADDR;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	2202      	movs	r2, #2
 800e09e:	705a      	strb	r2, [r3, #1]
       
    }
    break;
 800e0a0:	e0a3      	b.n	800e1ea <USBH_HandleEnum+0x20e>
   
  case ENUM_SET_ADDR: 
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800e0a2:	2101      	movs	r1, #1
 800e0a4:	6878      	ldr	r0, [r7, #4]
 800e0a6:	f000 f9eb 	bl	800e480 <USBH_SetAddress>
 800e0aa:	4603      	mov	r3, r0
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	f040 809e 	bne.w	800e1ee <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2);
 800e0b2:	2002      	movs	r0, #2
 800e0b4:	f7f3 ff5d 	bl	8001f72 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2201      	movs	r2, #1
 800e0bc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
      
      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2203      	movs	r2, #3
 800e0c4:	705a      	strb	r2, [r3, #1]
      
      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	7919      	ldrb	r1, [r3, #4]
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size); 
 800e0d6:	687a      	ldr	r2, [r7, #4]
 800e0d8:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800e0da:	b292      	uxth	r2, r2
 800e0dc:	9202      	str	r2, [sp, #8]
 800e0de:	2200      	movs	r2, #0
 800e0e0:	9201      	str	r2, [sp, #4]
 800e0e2:	9300      	str	r3, [sp, #0]
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	2280      	movs	r2, #128	; 0x80
 800e0e8:	6878      	ldr	r0, [r7, #4]
 800e0ea:	f000 fe3b 	bl	800ed64 <USBH_OpenPipe>
      
      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	7959      	ldrb	r1, [r3, #5]
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size);        
 800e0fe:	687a      	ldr	r2, [r7, #4]
 800e100:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800e102:	b292      	uxth	r2, r2
 800e104:	9202      	str	r2, [sp, #8]
 800e106:	2200      	movs	r2, #0
 800e108:	9201      	str	r2, [sp, #4]
 800e10a:	9300      	str	r3, [sp, #0]
 800e10c:	4603      	mov	r3, r0
 800e10e:	2200      	movs	r2, #0
 800e110:	6878      	ldr	r0, [r7, #4]
 800e112:	f000 fe27 	bl	800ed64 <USBH_OpenPipe>
    }
    break;
 800e116:	e06a      	b.n	800e1ee <USBH_HandleEnum+0x212>
    
  case ENUM_GET_CFG_DESC:  
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost, 
 800e118:	2109      	movs	r1, #9
 800e11a:	6878      	ldr	r0, [r7, #4]
 800e11c:	f000 f92c 	bl	800e378 <USBH_Get_CfgDesc>
 800e120:	4603      	mov	r3, r0
 800e122:	2b00      	cmp	r3, #0
 800e124:	d165      	bne.n	800e1f2 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;        
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	2204      	movs	r2, #4
 800e12a:	705a      	strb	r2, [r3, #1]
    }
    break;
 800e12c:	e061      	b.n	800e1f2 <USBH_HandleEnum+0x216>
    
  case ENUM_GET_FULL_CFG_DESC:  
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost, 
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	f8b3 3334 	ldrh.w	r3, [r3, #820]	; 0x334
 800e134:	4619      	mov	r1, r3
 800e136:	6878      	ldr	r0, [r7, #4]
 800e138:	f000 f91e 	bl	800e378 <USBH_Get_CfgDesc>
 800e13c:	4603      	mov	r3, r0
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d159      	bne.n	800e1f6 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;       
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	2205      	movs	r2, #5
 800e146:	705a      	strb	r2, [r3, #1]
    }
    break;
 800e148:	e055      	b.n	800e1f6 <USBH_HandleEnum+0x21a>
    
  case ENUM_GET_MFC_STRING_DESC:  
    if (phost->device.DevDesc.iManufacturer != 0)
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	f893 332e 	ldrb.w	r3, [r3, #814]	; 0x32e
 800e150:	2b00      	cmp	r3, #0
 800e152:	d010      	beq.n	800e176 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */
      
      if ( USBH_Get_StringDesc(phost,
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	f893 132e 	ldrb.w	r1, [r3, #814]	; 0x32e
                               phost->device.DevDesc.iManufacturer, 
                                phost->device.Data , 
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800e160:	23ff      	movs	r3, #255	; 0xff
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f000 f92c 	bl	800e3c0 <USBH_Get_StringDesc>
 800e168:	4603      	mov	r3, r0
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d145      	bne.n	800e1fa <USBH_HandleEnum+0x21e>
                               0xff) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	2206      	movs	r2, #6
 800e172:	705a      	strb	r2, [r3, #1]
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC; 
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif       
    }
    break;
 800e174:	e041      	b.n	800e1fa <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC; 
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	2206      	movs	r2, #6
 800e17a:	705a      	strb	r2, [r3, #1]
    break;
 800e17c:	e03d      	b.n	800e1fa <USBH_HandleEnum+0x21e>
    
  case ENUM_GET_PRODUCT_STRING_DESC:   
    if (phost->device.DevDesc.iProduct != 0)
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	f893 332f 	ldrb.w	r3, [r3, #815]	; 0x32f
 800e184:	2b00      	cmp	r3, #0
 800e186:	d010      	beq.n	800e1aa <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	f893 132f 	ldrb.w	r1, [r3, #815]	; 0x32f
                               phost->device.DevDesc.iProduct, 
                               phost->device.Data, 
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800e194:	23ff      	movs	r3, #255	; 0xff
 800e196:	6878      	ldr	r0, [r7, #4]
 800e198:	f000 f912 	bl	800e3c0 <USBH_Get_StringDesc>
 800e19c:	4603      	mov	r3, r0
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d12d      	bne.n	800e1fe <USBH_HandleEnum+0x222>
                               0xff) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;        
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	2207      	movs	r2, #7
 800e1a6:	705a      	strb	r2, [r3, #1]
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC; 
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif        
    } 
    break;
 800e1a8:	e029      	b.n	800e1fe <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC; 
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	2207      	movs	r2, #7
 800e1ae:	705a      	strb	r2, [r3, #1]
    break;
 800e1b0:	e025      	b.n	800e1fe <USBH_HandleEnum+0x222>
    
  case ENUM_GET_SERIALNUM_STRING_DESC:   
    if (phost->device.DevDesc.iSerialNumber != 0)
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d00f      	beq.n	800e1dc <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */    
      if ( USBH_Get_StringDesc(phost,
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iSerialNumber, 
                               phost->device.Data, 
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800e1c8:	23ff      	movs	r3, #255	; 0xff
 800e1ca:	6878      	ldr	r0, [r7, #4]
 800e1cc:	f000 f8f8 	bl	800e3c0 <USBH_Get_StringDesc>
 800e1d0:	4603      	mov	r3, r0
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d115      	bne.n	800e202 <USBH_HandleEnum+0x226>
                               0xff) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)phost->device.Data);
        Status = USBH_OK;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	73fb      	strb	r3, [r7, #15]
      Status = USBH_OK;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif        
    }  
    break;
 800e1da:	e012      	b.n	800e202 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 800e1dc:	2300      	movs	r3, #0
 800e1de:	73fb      	strb	r3, [r7, #15]
    break;
 800e1e0:	e00f      	b.n	800e202 <USBH_HandleEnum+0x226>
    
  default:
    break;
 800e1e2:	bf00      	nop
 800e1e4:	e00e      	b.n	800e204 <USBH_HandleEnum+0x228>
    break;
 800e1e6:	bf00      	nop
 800e1e8:	e00c      	b.n	800e204 <USBH_HandleEnum+0x228>
    break;
 800e1ea:	bf00      	nop
 800e1ec:	e00a      	b.n	800e204 <USBH_HandleEnum+0x228>
    break;
 800e1ee:	bf00      	nop
 800e1f0:	e008      	b.n	800e204 <USBH_HandleEnum+0x228>
    break;
 800e1f2:	bf00      	nop
 800e1f4:	e006      	b.n	800e204 <USBH_HandleEnum+0x228>
    break;
 800e1f6:	bf00      	nop
 800e1f8:	e004      	b.n	800e204 <USBH_HandleEnum+0x228>
    break;
 800e1fa:	bf00      	nop
 800e1fc:	e002      	b.n	800e204 <USBH_HandleEnum+0x228>
    break;
 800e1fe:	bf00      	nop
 800e200:	e000      	b.n	800e204 <USBH_HandleEnum+0x228>
    break;
 800e202:	bf00      	nop
  }  
  return Status;
 800e204:	7bfb      	ldrb	r3, [r7, #15]
}
 800e206:	4618      	mov	r0, r3
 800e208:	3710      	adds	r7, #16
 800e20a:	46bd      	mov	sp, r7
 800e20c:	bd80      	pop	{r7, pc}
 800e20e:	bf00      	nop

0800e210 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800e210:	b480      	push	{r7}
 800e212:	b083      	sub	sp, #12
 800e214:	af00      	add	r7, sp, #0
 800e216:	6078      	str	r0, [r7, #4]
 800e218:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	683a      	ldr	r2, [r7, #0]
 800e21e:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
}
 800e222:	bf00      	nop
 800e224:	370c      	adds	r7, #12
 800e226:	46bd      	mov	sp, r7
 800e228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e22c:	4770      	bx	lr

0800e22e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800e22e:	b580      	push	{r7, lr}
 800e230:	b082      	sub	sp, #8
 800e232:	af00      	add	r7, sp, #0
 800e234:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 800e23c:	1c5a      	adds	r2, r3, #1
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
  USBH_HandleSof(phost);
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f000 f804 	bl	800e252 <USBH_HandleSof>
}
 800e24a:	bf00      	nop
 800e24c:	3708      	adds	r7, #8
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}

0800e252 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800e252:	b580      	push	{r7, lr}
 800e254:	b082      	sub	sp, #8
 800e256:	af00      	add	r7, sp, #0
 800e258:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	781b      	ldrb	r3, [r3, #0]
 800e25e:	b2db      	uxtb	r3, r3
 800e260:	2b0a      	cmp	r3, #10
 800e262:	d10a      	bne.n	800e27a <USBH_HandleSof+0x28>
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d005      	beq.n	800e27a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800e274:	699b      	ldr	r3, [r3, #24]
 800e276:	6878      	ldr	r0, [r7, #4]
 800e278:	4798      	blx	r3
  }
}
 800e27a:	bf00      	nop
 800e27c:	3708      	adds	r7, #8
 800e27e:	46bd      	mov	sp, r7
 800e280:	bd80      	pop	{r7, pc}

0800e282 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect  (USBH_HandleTypeDef *phost)
{
 800e282:	b580      	push	{r7, lr}
 800e284:	b082      	sub	sp, #8
 800e286:	af00      	add	r7, sp, #0
 800e288:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	781b      	ldrb	r3, [r3, #0]
 800e28e:	b2db      	uxtb	r3, r3
 800e290:	2b00      	cmp	r3, #0
 800e292:	d10f      	bne.n	800e2b4 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1;
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	2201      	movs	r2, #1
 800e298:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
    
    if(phost->pUser != NULL)
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d00e      	beq.n	800e2c4 <USBH_LL_Connect+0x42>
    {    
      phost->pUser(phost, HOST_USER_CONNECTION);
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e2ac:	2104      	movs	r1, #4
 800e2ae:	6878      	ldr	r0, [r7, #4]
 800e2b0:	4798      	blx	r3
 800e2b2:	e007      	b.n	800e2c4 <USBH_LL_Connect+0x42>
    }
  } 
  else if(phost->gState == HOST_DEV_WAIT_FOR_ATTACHMENT )
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	781b      	ldrb	r3, [r3, #0]
 800e2b8:	b2db      	uxtb	r3, r3
 800e2ba:	2b01      	cmp	r3, #1
 800e2bc:	d102      	bne.n	800e2c4 <USBH_LL_Connect+0x42>
  {
    phost->gState = HOST_DEV_ATTACHED ;
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	2202      	movs	r2, #2
 800e2c2:	701a      	strb	r2, [r3, #0]
  }
#if (USBH_USE_OS == 1)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif 
  
  return USBH_OK;
 800e2c4:	2300      	movs	r3, #0
}
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	3708      	adds	r7, #8
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	bd80      	pop	{r7, pc}

0800e2ce <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800e2ce:	b580      	push	{r7, lr}
 800e2d0:	b082      	sub	sp, #8
 800e2d2:	af00      	add	r7, sp, #0
 800e2d4:	6078      	str	r0, [r7, #4]
  /*Stop Host */ 
  USBH_LL_Stop(phost);  
 800e2d6:	6878      	ldr	r0, [r7, #4]
 800e2d8:	f7f3 fc8c 	bl	8001bf4 <USBH_LL_Stop>
  
  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	791b      	ldrb	r3, [r3, #4]
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	f000 fd8d 	bl	800ee02 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);  
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	795b      	ldrb	r3, [r3, #5]
 800e2ec:	4619      	mov	r1, r3
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f000 fd87 	bl	800ee02 <USBH_FreePipe>
   
  phost->device.is_connected = 0; 
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	2200      	movs	r2, #0
 800e2f8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
   
  if(phost->pUser != NULL)
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e302:	2b00      	cmp	r3, #0
 800e304:	d005      	beq.n	800e312 <USBH_LL_Disconnect+0x44>
  {    
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e30c:	2105      	movs	r1, #5
 800e30e:	6878      	ldr	r0, [r7, #4]
 800e310:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected"); 
  
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800e312:	6878      	ldr	r0, [r7, #4]
 800e314:	f7f3 fc3c 	bl	8001b90 <USBH_LL_Start>
  
  phost->gState = HOST_DEV_DISCONNECTED;
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	2203      	movs	r2, #3
 800e31c:	701a      	strb	r2, [r3, #0]
  
#if (USBH_USE_OS == 1)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif 
  
  return USBH_OK;
 800e31e:	2300      	movs	r3, #0
}
 800e320:	4618      	mov	r0, r3
 800e322:	3708      	adds	r7, #8
 800e324:	46bd      	mov	sp, r7
 800e326:	bd80      	pop	{r7, pc}

0800e328 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b086      	sub	sp, #24
 800e32c:	af02      	add	r7, sp, #8
 800e32e:	6078      	str	r0, [r7, #4]
 800e330:	460b      	mov	r3, r1
 800e332:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;
  
  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                          
                                  USB_DESC_DEVICE, 
                                  phost->device.Data,
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800e33a:	78fb      	ldrb	r3, [r7, #3]
 800e33c:	b29b      	uxth	r3, r3
 800e33e:	9300      	str	r3, [sp, #0]
 800e340:	4613      	mov	r3, r2
 800e342:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e346:	2100      	movs	r1, #0
 800e348:	6878      	ldr	r0, [r7, #4]
 800e34a:	f000 f864 	bl	800e416 <USBH_GetDescriptor>
 800e34e:	4603      	mov	r3, r0
 800e350:	73fb      	strb	r3, [r7, #15]
 800e352:	7bfb      	ldrb	r3, [r7, #15]
 800e354:	2b00      	cmp	r3, #0
 800e356:	d10a      	bne.n	800e36e <USBH_Get_DevDesc+0x46>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */       
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data, length);
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	f503 7048 	add.w	r0, r3, #800	; 0x320
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e364:	78fa      	ldrb	r2, [r7, #3]
 800e366:	b292      	uxth	r2, r2
 800e368:	4619      	mov	r1, r3
 800e36a:	f000 f8f4 	bl	800e556 <USBH_ParseDevDesc>
  }
  return status;      
 800e36e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e370:	4618      	mov	r0, r3
 800e372:	3710      	adds	r7, #16
 800e374:	46bd      	mov	sp, r7
 800e376:	bd80      	pop	{r7, pc}

0800e378 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,                      
                             uint16_t length)

{
 800e378:	b580      	push	{r7, lr}
 800e37a:	b086      	sub	sp, #24
 800e37c:	af02      	add	r7, sp, #8
 800e37e:	6078      	str	r0, [r7, #4]
 800e380:	460b      	mov	r3, r1
 800e382:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1)  
  pData = phost->device.CfgDesc_Raw;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	331c      	adds	r3, #28
 800e388:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif  
  if((status = USBH_GetDescriptor(phost,
 800e38a:	887b      	ldrh	r3, [r7, #2]
 800e38c:	9300      	str	r3, [sp, #0]
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e394:	2100      	movs	r1, #0
 800e396:	6878      	ldr	r0, [r7, #4]
 800e398:	f000 f83d 	bl	800e416 <USBH_GetDescriptor>
 800e39c:	4603      	mov	r3, r0
 800e39e:	72fb      	strb	r3, [r7, #11]
 800e3a0:	7afb      	ldrb	r3, [r7, #11]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d107      	bne.n	800e3b6 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {
    
    /* Commands successfully sent and Response Received  */       
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	f203 3332 	addw	r3, r3, #818	; 0x332
 800e3ac:	887a      	ldrh	r2, [r7, #2]
 800e3ae:	68f9      	ldr	r1, [r7, #12]
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	f000 f940 	bl	800e636 <USBH_ParseCfgDesc>
                       pData,
                       length); 
    
  }
  return status;
 800e3b6:	7afb      	ldrb	r3, [r7, #11]
}
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	3710      	adds	r7, #16
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	bd80      	pop	{r7, pc}

0800e3c0 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index, 
                                uint8_t *buff, 
                                uint16_t length)
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b088      	sub	sp, #32
 800e3c4:	af02      	add	r7, sp, #8
 800e3c6:	60f8      	str	r0, [r7, #12]
 800e3c8:	607a      	str	r2, [r7, #4]
 800e3ca:	461a      	mov	r2, r3
 800e3cc:	460b      	mov	r3, r1
 800e3ce:	72fb      	strb	r3, [r7, #11]
 800e3d0:	4613      	mov	r3, r2
 800e3d2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800e3d4:	7afb      	ldrb	r3, [r7, #11]
 800e3d6:	b29b      	uxth	r3, r3
 800e3d8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800e3dc:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                                    
                                  USB_DESC_STRING | string_index, 
                                  phost->device.Data,
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800e3e4:	893b      	ldrh	r3, [r7, #8]
 800e3e6:	9300      	str	r3, [sp, #0]
 800e3e8:	460b      	mov	r3, r1
 800e3ea:	2100      	movs	r1, #0
 800e3ec:	68f8      	ldr	r0, [r7, #12]
 800e3ee:	f000 f812 	bl	800e416 <USBH_GetDescriptor>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	75fb      	strb	r3, [r7, #23]
 800e3f6:	7dfb      	ldrb	r3, [r7, #23]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d107      	bne.n	800e40c <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */       
    USBH_ParseStringDesc(phost->device.Data,buff, length);    
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e402:	893a      	ldrh	r2, [r7, #8]
 800e404:	6879      	ldr	r1, [r7, #4]
 800e406:	4618      	mov	r0, r3
 800e408:	f000 fa17 	bl	800e83a <USBH_ParseStringDesc>
  }
  return status;
 800e40c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e40e:	4618      	mov	r0, r3
 800e410:	3718      	adds	r7, #24
 800e412:	46bd      	mov	sp, r7
 800e414:	bd80      	pop	{r7, pc}

0800e416 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,                          
                               uint8_t  req_type,
                               uint16_t value_idx, 
                               uint8_t* buff, 
                               uint16_t length )
{ 
 800e416:	b580      	push	{r7, lr}
 800e418:	b084      	sub	sp, #16
 800e41a:	af00      	add	r7, sp, #0
 800e41c:	60f8      	str	r0, [r7, #12]
 800e41e:	607b      	str	r3, [r7, #4]
 800e420:	460b      	mov	r3, r1
 800e422:	72fb      	strb	r3, [r7, #11]
 800e424:	4613      	mov	r3, r2
 800e426:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	789b      	ldrb	r3, [r3, #2]
 800e42c:	2b01      	cmp	r3, #1
 800e42e:	d11c      	bne.n	800e46a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800e430:	7afb      	ldrb	r3, [r7, #11]
 800e432:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e436:	b2da      	uxtb	r2, r3
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	2206      	movs	r2, #6
 800e440:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	893a      	ldrh	r2, [r7, #8]
 800e446:	825a      	strh	r2, [r3, #18]
    
    if ((value_idx & 0xff00) == USB_DESC_STRING)
 800e448:	893b      	ldrh	r3, [r7, #8]
 800e44a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e44e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e452:	d104      	bne.n	800e45e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409;
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	f240 4209 	movw	r2, #1033	; 0x409
 800e45a:	829a      	strh	r2, [r3, #20]
 800e45c:	e002      	b.n	800e464 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	2200      	movs	r2, #0
 800e462:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length; 
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	8b3a      	ldrh	r2, [r7, #24]
 800e468:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff , length );     
 800e46a:	8b3b      	ldrh	r3, [r7, #24]
 800e46c:	461a      	mov	r2, r3
 800e46e:	6879      	ldr	r1, [r7, #4]
 800e470:	68f8      	ldr	r0, [r7, #12]
 800e472:	f000 fa30 	bl	800e8d6 <USBH_CtlReq>
 800e476:	4603      	mov	r3, r0
}
 800e478:	4618      	mov	r0, r3
 800e47a:	3710      	adds	r7, #16
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}

0800e480 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost, 
                                   uint8_t DeviceAddress)
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b082      	sub	sp, #8
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
 800e488:	460b      	mov	r3, r1
 800e48a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	789b      	ldrb	r3, [r3, #2]
 800e490:	2b01      	cmp	r3, #1
 800e492:	d10f      	bne.n	800e4b4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	2200      	movs	r2, #0
 800e498:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;
    
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	2205      	movs	r2, #5
 800e49e:	745a      	strb	r2, [r3, #17]
    
    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800e4a0:	78fb      	ldrb	r3, [r7, #3]
 800e4a2:	b29a      	uxth	r2, r3
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	2200      	movs	r2, #0
 800e4ac:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2200      	movs	r2, #0
 800e4b2:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0 , 0 );
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	2100      	movs	r1, #0
 800e4b8:	6878      	ldr	r0, [r7, #4]
 800e4ba:	f000 fa0c 	bl	800e8d6 <USBH_CtlReq>
 800e4be:	4603      	mov	r3, r0
}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3708      	adds	r7, #8
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <USBH_SetCfg>:
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, 
                               uint16_t cfg_idx)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b082      	sub	sp, #8
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
 800e4d0:	460b      	mov	r3, r1
 800e4d2:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	789b      	ldrb	r3, [r3, #2]
 800e4d8:	2b01      	cmp	r3, #1
 800e4da:	d10e      	bne.n	800e4fa <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE |\
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	2200      	movs	r2, #0
 800e4e0:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	2209      	movs	r2, #9
 800e4e6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	887a      	ldrh	r2, [r7, #2]
 800e4ec:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0; 
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	82da      	strh	r2, [r3, #22]
  }
  
  return USBH_CtlReq(phost, 0 , 0 );      
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	2100      	movs	r1, #0
 800e4fe:	6878      	ldr	r0, [r7, #4]
 800e500:	f000 f9e9 	bl	800e8d6 <USBH_CtlReq>
 800e504:	4603      	mov	r3, r0
}
 800e506:	4618      	mov	r0, r3
 800e508:	3708      	adds	r7, #8
 800e50a:	46bd      	mov	sp, r7
 800e50c:	bd80      	pop	{r7, pc}

0800e50e <USBH_ClrFeature>:
  * @param  hc_num: Host channel number 
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost,
                                   uint8_t ep_num) 
{
 800e50e:	b580      	push	{r7, lr}
 800e510:	b082      	sub	sp, #8
 800e512:	af00      	add	r7, sp, #0
 800e514:	6078      	str	r0, [r7, #4]
 800e516:	460b      	mov	r3, r1
 800e518:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	789b      	ldrb	r3, [r3, #2]
 800e51e:	2b01      	cmp	r3, #1
 800e520:	d10f      	bne.n	800e542 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | 
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	2202      	movs	r2, #2
 800e526:	741a      	strb	r2, [r3, #16]
      USB_REQ_RECIPIENT_ENDPOINT |
        USB_REQ_TYPE_STANDARD;
    
    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	2201      	movs	r2, #1
 800e52c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	2200      	movs	r2, #0
 800e532:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800e534:	78fb      	ldrb	r3, [r7, #3]
 800e536:	b29a      	uxth	r2, r3
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0;           
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	2200      	movs	r2, #0
 800e540:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0 , 0 );   
 800e542:	2200      	movs	r2, #0
 800e544:	2100      	movs	r1, #0
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f000 f9c5 	bl	800e8d6 <USBH_CtlReq>
 800e54c:	4603      	mov	r3, r0
}
 800e54e:	4618      	mov	r0, r3
 800e550:	3708      	adds	r7, #8
 800e552:	46bd      	mov	sp, r7
 800e554:	bd80      	pop	{r7, pc}

0800e556 <USBH_ParseDevDesc>:
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc,
                                uint8_t *buf, 
                                uint16_t length)
{
 800e556:	b480      	push	{r7}
 800e558:	b085      	sub	sp, #20
 800e55a:	af00      	add	r7, sp, #0
 800e55c:	60f8      	str	r0, [r7, #12]
 800e55e:	60b9      	str	r1, [r7, #8]
 800e560:	4613      	mov	r3, r2
 800e562:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800e564:	68bb      	ldr	r3, [r7, #8]
 800e566:	781a      	ldrb	r2, [r3, #0]
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800e56c:	68bb      	ldr	r3, [r7, #8]
 800e56e:	785a      	ldrb	r2, [r3, #1]
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800e574:	68bb      	ldr	r3, [r7, #8]
 800e576:	3302      	adds	r3, #2
 800e578:	781b      	ldrb	r3, [r3, #0]
 800e57a:	b29a      	uxth	r2, r3
 800e57c:	68bb      	ldr	r3, [r7, #8]
 800e57e:	3303      	adds	r3, #3
 800e580:	781b      	ldrb	r3, [r3, #0]
 800e582:	b29b      	uxth	r3, r3
 800e584:	021b      	lsls	r3, r3, #8
 800e586:	b29b      	uxth	r3, r3
 800e588:	4413      	add	r3, r2
 800e58a:	b29a      	uxth	r2, r3
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800e590:	68bb      	ldr	r3, [r7, #8]
 800e592:	791a      	ldrb	r2, [r3, #4]
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800e598:	68bb      	ldr	r3, [r7, #8]
 800e59a:	795a      	ldrb	r2, [r3, #5]
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800e5a0:	68bb      	ldr	r3, [r7, #8]
 800e5a2:	799a      	ldrb	r2, [r3, #6]
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800e5a8:	68bb      	ldr	r3, [r7, #8]
 800e5aa:	79da      	ldrb	r2, [r3, #7]
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	71da      	strb	r2, [r3, #7]
  
  if (length > 8)
 800e5b0:	88fb      	ldrh	r3, [r7, #6]
 800e5b2:	2b08      	cmp	r3, #8
 800e5b4:	d939      	bls.n	800e62a <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for 
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800e5b6:	68bb      	ldr	r3, [r7, #8]
 800e5b8:	3308      	adds	r3, #8
 800e5ba:	781b      	ldrb	r3, [r3, #0]
 800e5bc:	b29a      	uxth	r2, r3
 800e5be:	68bb      	ldr	r3, [r7, #8]
 800e5c0:	3309      	adds	r3, #9
 800e5c2:	781b      	ldrb	r3, [r3, #0]
 800e5c4:	b29b      	uxth	r3, r3
 800e5c6:	021b      	lsls	r3, r3, #8
 800e5c8:	b29b      	uxth	r3, r3
 800e5ca:	4413      	add	r3, r2
 800e5cc:	b29a      	uxth	r2, r3
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800e5d2:	68bb      	ldr	r3, [r7, #8]
 800e5d4:	330a      	adds	r3, #10
 800e5d6:	781b      	ldrb	r3, [r3, #0]
 800e5d8:	b29a      	uxth	r2, r3
 800e5da:	68bb      	ldr	r3, [r7, #8]
 800e5dc:	330b      	adds	r3, #11
 800e5de:	781b      	ldrb	r3, [r3, #0]
 800e5e0:	b29b      	uxth	r3, r3
 800e5e2:	021b      	lsls	r3, r3, #8
 800e5e4:	b29b      	uxth	r3, r3
 800e5e6:	4413      	add	r3, r2
 800e5e8:	b29a      	uxth	r2, r3
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800e5ee:	68bb      	ldr	r3, [r7, #8]
 800e5f0:	330c      	adds	r3, #12
 800e5f2:	781b      	ldrb	r3, [r3, #0]
 800e5f4:	b29a      	uxth	r2, r3
 800e5f6:	68bb      	ldr	r3, [r7, #8]
 800e5f8:	330d      	adds	r3, #13
 800e5fa:	781b      	ldrb	r3, [r3, #0]
 800e5fc:	b29b      	uxth	r3, r3
 800e5fe:	021b      	lsls	r3, r3, #8
 800e600:	b29b      	uxth	r3, r3
 800e602:	4413      	add	r3, r2
 800e604:	b29a      	uxth	r2, r3
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800e60a:	68bb      	ldr	r3, [r7, #8]
 800e60c:	7b9a      	ldrb	r2, [r3, #14]
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800e612:	68bb      	ldr	r3, [r7, #8]
 800e614:	7bda      	ldrb	r2, [r3, #15]
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800e61a:	68bb      	ldr	r3, [r7, #8]
 800e61c:	7c1a      	ldrb	r2, [r3, #16]
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800e622:	68bb      	ldr	r3, [r7, #8]
 800e624:	7c5a      	ldrb	r2, [r3, #17]
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	745a      	strb	r2, [r3, #17]
  }
}
 800e62a:	bf00      	nop
 800e62c:	3714      	adds	r7, #20
 800e62e:	46bd      	mov	sp, r7
 800e630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e634:	4770      	bx	lr

0800e636 <USBH_ParseCfgDesc>:
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc,
                               uint8_t *buf, 
                               uint16_t length)
{  
 800e636:	b580      	push	{r7, lr}
 800e638:	b08a      	sub	sp, #40	; 0x28
 800e63a:	af00      	add	r7, sp, #0
 800e63c:	60f8      	str	r0, [r7, #12]
 800e63e:	60b9      	str	r1, [r7, #8]
 800e640:	4613      	mov	r3, r2
 800e642:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;  
  USBH_DescHeader_t             *pdesc = (USBH_DescHeader_t *)buf;
 800e644:	68bb      	ldr	r3, [r7, #8]
 800e646:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                      ptr;
  int8_t                        if_ix = 0;
 800e648:	2300      	movs	r3, #0
 800e64a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  int8_t                        ep_ix = 0;  
 800e64e:	2300      	movs	r3, #0
 800e650:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  
  pdesc   = (USBH_DescHeader_t *)buf;
 800e654:	68bb      	ldr	r3, [r7, #8]
 800e656:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800e658:	68bb      	ldr	r3, [r7, #8]
 800e65a:	781a      	ldrb	r2, [r3, #0]
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800e660:	68bb      	ldr	r3, [r7, #8]
 800e662:	785a      	ldrb	r2, [r3, #1]
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800e668:	68bb      	ldr	r3, [r7, #8]
 800e66a:	3302      	adds	r3, #2
 800e66c:	781b      	ldrb	r3, [r3, #0]
 800e66e:	b29a      	uxth	r2, r3
 800e670:	68bb      	ldr	r3, [r7, #8]
 800e672:	3303      	adds	r3, #3
 800e674:	781b      	ldrb	r3, [r3, #0]
 800e676:	b29b      	uxth	r3, r3
 800e678:	021b      	lsls	r3, r3, #8
 800e67a:	b29b      	uxth	r3, r3
 800e67c:	4413      	add	r3, r2
 800e67e:	b29a      	uxth	r2, r3
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800e684:	68bb      	ldr	r3, [r7, #8]
 800e686:	791a      	ldrb	r2, [r3, #4]
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800e68c:	68bb      	ldr	r3, [r7, #8]
 800e68e:	795a      	ldrb	r2, [r3, #5]
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800e694:	68bb      	ldr	r3, [r7, #8]
 800e696:	799a      	ldrb	r2, [r3, #6]
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800e69c:	68bb      	ldr	r3, [r7, #8]
 800e69e:	79da      	ldrb	r2, [r3, #7]
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 800e6a4:	68bb      	ldr	r3, [r7, #8]
 800e6a6:	7a1a      	ldrb	r2, [r3, #8]
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	721a      	strb	r2, [r3, #8]
  
  
  if (length > USB_CONFIGURATION_DESC_SIZE)
 800e6ac:	88fb      	ldrh	r3, [r7, #6]
 800e6ae:	2b09      	cmp	r3, #9
 800e6b0:	d963      	bls.n	800e77a <USBH_ParseCfgDesc+0x144>
  {
    ptr = USB_LEN_CFG_DESC;
 800e6b2:	2309      	movs	r3, #9
 800e6b4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800e6b6:	2300      	movs	r3, #0
 800e6b8:	61fb      	str	r3, [r7, #28]
    
    
    while ((if_ix < USBH_MAX_NUM_INTERFACES ) && (ptr < cfg_desc->wTotalLength))
 800e6ba:	e055      	b.n	800e768 <USBH_ParseCfgDesc+0x132>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
 800e6bc:	f107 0316 	add.w	r3, r7, #22
 800e6c0:	4619      	mov	r1, r3
 800e6c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e6c4:	f000 f8ec 	bl	800e8a0 <USBH_GetNextDesc>
 800e6c8:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 800e6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6cc:	785b      	ldrb	r3, [r3, #1]
 800e6ce:	2b04      	cmp	r3, #4
 800e6d0:	d14a      	bne.n	800e768 <USBH_ParseCfgDesc+0x132>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800e6d2:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800e6d6:	221a      	movs	r2, #26
 800e6d8:	fb02 f303 	mul.w	r3, r2, r3
 800e6dc:	3308      	adds	r3, #8
 800e6de:	68fa      	ldr	r2, [r7, #12]
 800e6e0:	4413      	add	r3, r2
 800e6e2:	3302      	adds	r3, #2
 800e6e4:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)pdesc);            
 800e6e6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e6e8:	69f8      	ldr	r0, [r7, #28]
 800e6ea:	f000 f84a 	bl	800e782 <USBH_ParseInterfaceDesc>
        
        ep_ix = 0;
 800e6ee:	2300      	movs	r3, #0
 800e6f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;        
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e6f8:	e024      	b.n	800e744 <USBH_ParseCfgDesc+0x10e>
        {
          pdesc = USBH_GetNextDesc((uint8_t*) pdesc, &ptr);
 800e6fa:	f107 0316 	add.w	r3, r7, #22
 800e6fe:	4619      	mov	r1, r3
 800e700:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e702:	f000 f8cd 	bl	800e8a0 <USBH_GetNextDesc>
 800e706:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 800e708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e70a:	785b      	ldrb	r3, [r3, #1]
 800e70c:	2b05      	cmp	r3, #5
 800e70e:	d119      	bne.n	800e744 <USBH_ParseCfgDesc+0x10e>
          {  
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800e710:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800e714:	f997 2022 	ldrsb.w	r2, [r7, #34]	; 0x22
 800e718:	3201      	adds	r2, #1
 800e71a:	00d2      	lsls	r2, r2, #3
 800e71c:	211a      	movs	r1, #26
 800e71e:	fb01 f303 	mul.w	r3, r1, r3
 800e722:	4413      	add	r3, r2
 800e724:	3308      	adds	r3, #8
 800e726:	68fa      	ldr	r2, [r7, #12]
 800e728:	4413      	add	r3, r2
 800e72a:	3304      	adds	r3, #4
 800e72c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
 800e72e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e730:	69b8      	ldr	r0, [r7, #24]
 800e732:	f000 f855 	bl	800e7e0 <USBH_ParseEPDesc>
            ep_ix++;
 800e736:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 800e73a:	b2db      	uxtb	r3, r3
 800e73c:	3301      	adds	r3, #1
 800e73e:	b2db      	uxtb	r3, r3
 800e740:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e744:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 800e748:	69fa      	ldr	r2, [r7, #28]
 800e74a:	7912      	ldrb	r2, [r2, #4]
 800e74c:	4293      	cmp	r3, r2
 800e74e:	da04      	bge.n	800e75a <USBH_ParseCfgDesc+0x124>
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	885a      	ldrh	r2, [r3, #2]
 800e754:	8afb      	ldrh	r3, [r7, #22]
 800e756:	429a      	cmp	r2, r3
 800e758:	d8cf      	bhi.n	800e6fa <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800e75a:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800e75e:	b2db      	uxtb	r3, r3
 800e760:	3301      	adds	r3, #1
 800e762:	b2db      	uxtb	r3, r3
 800e764:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES ) && (ptr < cfg_desc->wTotalLength))
 800e768:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800e76c:	2b01      	cmp	r3, #1
 800e76e:	dc04      	bgt.n	800e77a <USBH_ParseCfgDesc+0x144>
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	885a      	ldrh	r2, [r3, #2]
 800e774:	8afb      	ldrh	r3, [r7, #22]
 800e776:	429a      	cmp	r2, r3
 800e778:	d8a0      	bhi.n	800e6bc <USBH_ParseCfgDesc+0x86>
      }
    }
  }  
}
 800e77a:	bf00      	nop
 800e77c:	3728      	adds	r7, #40	; 0x28
 800e77e:	46bd      	mov	sp, r7
 800e780:	bd80      	pop	{r7, pc}

0800e782 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor, 
                                      uint8_t *buf)
{
 800e782:	b480      	push	{r7}
 800e784:	b083      	sub	sp, #12
 800e786:	af00      	add	r7, sp, #0
 800e788:	6078      	str	r0, [r7, #4]
 800e78a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	781a      	ldrb	r2, [r3, #0]
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800e794:	683b      	ldr	r3, [r7, #0]
 800e796:	785a      	ldrb	r2, [r3, #1]
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	789a      	ldrb	r2, [r3, #2]
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	78da      	ldrb	r2, [r3, #3]
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	791a      	ldrb	r2, [r3, #4]
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800e7b4:	683b      	ldr	r3, [r7, #0]
 800e7b6:	795a      	ldrb	r2, [r3, #5]
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800e7bc:	683b      	ldr	r3, [r7, #0]
 800e7be:	799a      	ldrb	r2, [r3, #6]
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	79da      	ldrb	r2, [r3, #7]
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800e7cc:	683b      	ldr	r3, [r7, #0]
 800e7ce:	7a1a      	ldrb	r2, [r3, #8]
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	721a      	strb	r2, [r3, #8]
}
 800e7d4:	bf00      	nop
 800e7d6:	370c      	adds	r7, #12
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7de:	4770      	bx	lr

0800e7e0 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor, 
                               uint8_t *buf)
{
 800e7e0:	b480      	push	{r7}
 800e7e2:	b083      	sub	sp, #12
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]
 800e7e8:	6039      	str	r1, [r7, #0]
  
  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800e7ea:	683b      	ldr	r3, [r7, #0]
 800e7ec:	781a      	ldrb	r2, [r3, #0]
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	785a      	ldrb	r2, [r3, #1]
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	789a      	ldrb	r2, [r3, #2]
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800e802:	683b      	ldr	r3, [r7, #0]
 800e804:	78da      	ldrb	r2, [r3, #3]
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800e80a:	683b      	ldr	r3, [r7, #0]
 800e80c:	3304      	adds	r3, #4
 800e80e:	781b      	ldrb	r3, [r3, #0]
 800e810:	b29a      	uxth	r2, r3
 800e812:	683b      	ldr	r3, [r7, #0]
 800e814:	3305      	adds	r3, #5
 800e816:	781b      	ldrb	r3, [r3, #0]
 800e818:	b29b      	uxth	r3, r3
 800e81a:	021b      	lsls	r3, r3, #8
 800e81c:	b29b      	uxth	r3, r3
 800e81e:	4413      	add	r3, r2
 800e820:	b29a      	uxth	r2, r3
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	799a      	ldrb	r2, [r3, #6]
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	719a      	strb	r2, [r3, #6]
}
 800e82e:	bf00      	nop
 800e830:	370c      	adds	r7, #12
 800e832:	46bd      	mov	sp, r7
 800e834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e838:	4770      	bx	lr

0800e83a <USBH_ParseStringDesc>:
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, 
                                  uint8_t* pdest, 
                                  uint16_t length)
{
 800e83a:	b480      	push	{r7}
 800e83c:	b087      	sub	sp, #28
 800e83e:	af00      	add	r7, sp, #0
 800e840:	60f8      	str	r0, [r7, #12]
 800e842:	60b9      	str	r1, [r7, #8]
 800e844:	4613      	mov	r3, r2
 800e846:	80fb      	strh	r3, [r7, #6]
  */
  
  /* Check which is lower size, the Size of string or the length of bytes read 
  from the device */
  
  if ( psrc[1] == USB_DESC_TYPE_STRING)
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	3301      	adds	r3, #1
 800e84c:	781b      	ldrb	r3, [r3, #0]
 800e84e:	2b03      	cmp	r3, #3
 800e850:	d120      	bne.n	800e894 <USBH_ParseStringDesc+0x5a>
  { /* Make sure the Descriptor is String Type */
    
    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
    strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	781b      	ldrb	r3, [r3, #0]
 800e856:	1e9a      	subs	r2, r3, #2
 800e858:	88fb      	ldrh	r3, [r7, #6]
 800e85a:	4293      	cmp	r3, r2
 800e85c:	bfa8      	it	ge
 800e85e:	4613      	movge	r3, r2
 800e860:	82bb      	strh	r3, [r7, #20]
    psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	3302      	adds	r3, #2
 800e866:	60fb      	str	r3, [r7, #12]
    
    for (idx = 0; idx < strlength; idx+=2 )
 800e868:	2300      	movs	r3, #0
 800e86a:	82fb      	strh	r3, [r7, #22]
 800e86c:	e00b      	b.n	800e886 <USBH_ParseStringDesc+0x4c>
    {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800e86e:	8afb      	ldrh	r3, [r7, #22]
 800e870:	68fa      	ldr	r2, [r7, #12]
 800e872:	4413      	add	r3, r2
 800e874:	781a      	ldrb	r2, [r3, #0]
 800e876:	68bb      	ldr	r3, [r7, #8]
 800e878:	701a      	strb	r2, [r3, #0]
      pdest++;
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	3301      	adds	r3, #1
 800e87e:	60bb      	str	r3, [r7, #8]
    for (idx = 0; idx < strlength; idx+=2 )
 800e880:	8afb      	ldrh	r3, [r7, #22]
 800e882:	3302      	adds	r3, #2
 800e884:	82fb      	strh	r3, [r7, #22]
 800e886:	8afa      	ldrh	r2, [r7, #22]
 800e888:	8abb      	ldrh	r3, [r7, #20]
 800e88a:	429a      	cmp	r2, r3
 800e88c:	d3ef      	bcc.n	800e86e <USBH_ParseStringDesc+0x34>
    }  
    *pdest = 0; /* mark end of string */  
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	2200      	movs	r2, #0
 800e892:	701a      	strb	r2, [r3, #0]
  }
}
 800e894:	bf00      	nop
 800e896:	371c      	adds	r7, #28
 800e898:	46bd      	mov	sp, r7
 800e89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e89e:	4770      	bx	lr

0800e8a0 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 800e8a0:	b480      	push	{r7}
 800e8a2:	b085      	sub	sp, #20
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
 800e8a8:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 800e8aa:	683b      	ldr	r3, [r7, #0]
 800e8ac:	881a      	ldrh	r2, [r3, #0]
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	781b      	ldrb	r3, [r3, #0]
 800e8b2:	b29b      	uxth	r3, r3
 800e8b4:	4413      	add	r3, r2
 800e8b6:	b29a      	uxth	r2, r3
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
         ((USBH_DescHeader_t *)pbuf)->bLength);
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	781b      	ldrb	r3, [r3, #0]
 800e8c0:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	4413      	add	r3, r2
 800e8c6:	60fb      	str	r3, [r7, #12]
 
  return(pnext);
 800e8c8:	68fb      	ldr	r3, [r7, #12]
}
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	3714      	adds	r7, #20
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d4:	4770      	bx	lr

0800e8d6 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost, 
                             uint8_t             *buff,
                             uint16_t            length)
{
 800e8d6:	b580      	push	{r7, lr}
 800e8d8:	b086      	sub	sp, #24
 800e8da:	af00      	add	r7, sp, #0
 800e8dc:	60f8      	str	r0, [r7, #12]
 800e8de:	60b9      	str	r1, [r7, #8]
 800e8e0:	4613      	mov	r3, r2
 800e8e2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800e8e4:	2301      	movs	r3, #1
 800e8e6:	75fb      	strb	r3, [r7, #23]
  
  switch (phost->RequestState)
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	789b      	ldrb	r3, [r3, #2]
 800e8ec:	2b01      	cmp	r3, #1
 800e8ee:	d002      	beq.n	800e8f6 <USBH_CtlReq+0x20>
 800e8f0:	2b02      	cmp	r3, #2
 800e8f2:	d00f      	beq.n	800e914 <USBH_CtlReq+0x3e>
      status = USBH_FAIL;
    }   
    break;
    
  default:
    break; 
 800e8f4:	e028      	b.n	800e948 <USBH_CtlReq+0x72>
    phost->Control.buff = buff; 
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	68ba      	ldr	r2, [r7, #8]
 800e8fa:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	88fa      	ldrh	r2, [r7, #6]
 800e900:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;  
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	2201      	movs	r2, #1
 800e906:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	2202      	movs	r2, #2
 800e90c:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800e90e:	2301      	movs	r3, #1
 800e910:	75fb      	strb	r3, [r7, #23]
    break;
 800e912:	e019      	b.n	800e948 <USBH_CtlReq+0x72>
    status = USBH_HandleControl(phost);
 800e914:	68f8      	ldr	r0, [r7, #12]
 800e916:	f000 f81d 	bl	800e954 <USBH_HandleControl>
 800e91a:	4603      	mov	r3, r0
 800e91c:	75fb      	strb	r3, [r7, #23]
     if (status == USBH_OK) 
 800e91e:	7dfb      	ldrb	r3, [r7, #23]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d108      	bne.n	800e936 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	2201      	movs	r2, #1
 800e928:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;  
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	2200      	movs	r2, #0
 800e92e:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;      
 800e930:	2300      	movs	r3, #0
 800e932:	75fb      	strb	r3, [r7, #23]
    break;
 800e934:	e007      	b.n	800e946 <USBH_CtlReq+0x70>
    else if  (status == USBH_FAIL)
 800e936:	7dfb      	ldrb	r3, [r7, #23]
 800e938:	2b02      	cmp	r3, #2
 800e93a:	d104      	bne.n	800e946 <USBH_CtlReq+0x70>
      phost->RequestState = CMD_SEND;
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	2201      	movs	r2, #1
 800e940:	709a      	strb	r2, [r3, #2]
      status = USBH_FAIL;
 800e942:	2302      	movs	r3, #2
 800e944:	75fb      	strb	r3, [r7, #23]
    break;
 800e946:	bf00      	nop
  }
  return status;
 800e948:	7dfb      	ldrb	r3, [r7, #23]
}
 800e94a:	4618      	mov	r0, r3
 800e94c:	3718      	adds	r7, #24
 800e94e:	46bd      	mov	sp, r7
 800e950:	bd80      	pop	{r7, pc}
	...

0800e954 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800e954:	b580      	push	{r7, lr}
 800e956:	b086      	sub	sp, #24
 800e958:	af02      	add	r7, sp, #8
 800e95a:	6078      	str	r0, [r7, #4]
  uint8_t direction;  
  USBH_StatusTypeDef status = USBH_BUSY;
 800e95c:	2301      	movs	r3, #1
 800e95e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e960:	2300      	movs	r3, #0
 800e962:	73bb      	strb	r3, [r7, #14]
  
  switch (phost->Control.state)
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	7e1b      	ldrb	r3, [r3, #24]
 800e968:	3b01      	subs	r3, #1
 800e96a:	2b0a      	cmp	r3, #10
 800e96c:	f200 8149 	bhi.w	800ec02 <USBH_HandleControl+0x2ae>
 800e970:	a201      	add	r2, pc, #4	; (adr r2, 800e978 <USBH_HandleControl+0x24>)
 800e972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e976:	bf00      	nop
 800e978:	0800e9a5 	.word	0x0800e9a5
 800e97c:	0800e9bf 	.word	0x0800e9bf
 800e980:	0800ea23 	.word	0x0800ea23
 800e984:	0800ea49 	.word	0x0800ea49
 800e988:	0800ea81 	.word	0x0800ea81
 800e98c:	0800eaad 	.word	0x0800eaad
 800e990:	0800eaff 	.word	0x0800eaff
 800e994:	0800eb21 	.word	0x0800eb21
 800e998:	0800eb5d 	.word	0x0800eb5d
 800e99c:	0800eb85 	.word	0x0800eb85
 800e9a0:	0800ebc3 	.word	0x0800ebc3
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup     (phost, 
	                   (uint8_t *)phost->Control.setup.d8 , 
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	f103 0110 	add.w	r1, r3, #16
    USBH_CtlSendSetup     (phost, 
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	795b      	ldrb	r3, [r3, #5]
 800e9ae:	461a      	mov	r2, r3
 800e9b0:	6878      	ldr	r0, [r7, #4]
 800e9b2:	f000 f937 	bl	800ec24 <USBH_CtlSendSetup>
	                   phost->Control.pipe_out); 
    
    phost->Control.state = CTRL_SETUP_WAIT; 
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	2202      	movs	r2, #2
 800e9ba:	761a      	strb	r2, [r3, #24]
    break; 
 800e9bc:	e12c      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    
  case CTRL_SETUP_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out); 
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	795b      	ldrb	r3, [r3, #5]
 800e9c2:	4619      	mov	r1, r3
 800e9c4:	6878      	ldr	r0, [r7, #4]
 800e9c6:	f7f3 fa77 	bl	8001eb8 <USBH_LL_GetURBState>
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800e9ce:	7bbb      	ldrb	r3, [r7, #14]
 800e9d0:	2b01      	cmp	r3, #1
 800e9d2:	d11e      	bne.n	800ea12 <USBH_HandleControl+0xbe>
    { 
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	7c1b      	ldrb	r3, [r3, #16]
 800e9d8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e9dc:	737b      	strb	r3, [r7, #13]
      
      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0 )
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	8adb      	ldrh	r3, [r3, #22]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d00a      	beq.n	800e9fc <USBH_HandleControl+0xa8>
      {        
        if (direction == USB_D2H)
 800e9e6:	7b7b      	ldrb	r3, [r7, #13]
 800e9e8:	2b80      	cmp	r3, #128	; 0x80
 800e9ea:	d103      	bne.n	800e9f4 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	2203      	movs	r2, #3
 800e9f0:	761a      	strb	r2, [r3, #24]
      phost->Control.state = CTRL_ERROR;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }    
    break;
 800e9f2:	e108      	b.n	800ec06 <USBH_HandleControl+0x2b2>
          phost->Control.state = CTRL_DATA_OUT;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	2205      	movs	r2, #5
 800e9f8:	761a      	strb	r2, [r3, #24]
    break;
 800e9fa:	e104      	b.n	800ec06 <USBH_HandleControl+0x2b2>
        if (direction == USB_D2H)
 800e9fc:	7b7b      	ldrb	r3, [r7, #13]
 800e9fe:	2b80      	cmp	r3, #128	; 0x80
 800ea00:	d103      	bne.n	800ea0a <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	2209      	movs	r2, #9
 800ea06:	761a      	strb	r2, [r3, #24]
    break;
 800ea08:	e0fd      	b.n	800ec06 <USBH_HandleControl+0x2b2>
          phost->Control.state = CTRL_STATUS_IN;
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	2207      	movs	r2, #7
 800ea0e:	761a      	strb	r2, [r3, #24]
    break;
 800ea10:	e0f9      	b.n	800ec06 <USBH_HandleControl+0x2b2>
    else if(URB_Status == USBH_URB_ERROR)
 800ea12:	7bbb      	ldrb	r3, [r7, #14]
 800ea14:	2b04      	cmp	r3, #4
 800ea16:	f040 80f6 	bne.w	800ec06 <USBH_HandleControl+0x2b2>
      phost->Control.state = CTRL_ERROR;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	220b      	movs	r2, #11
 800ea1e:	761a      	strb	r2, [r3, #24]
    break;
 800ea20:	e0f1      	b.n	800ec06 <USBH_HandleControl+0x2b2>
    
  case CTRL_DATA_IN:  
    /* Issue an IN token */ 
     phost->Control.timer = phost->Timer;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 800ea28:	b29a      	uxth	r2, r3
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	6899      	ldr	r1, [r3, #8]
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	899a      	ldrh	r2, [r3, #12]
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	791b      	ldrb	r3, [r3, #4]
 800ea3a:	6878      	ldr	r0, [r7, #4]
 800ea3c:	f000 f931 	bl	800eca2 <USBH_CtlReceiveData>
                        phost->Control.buff, 
                        phost->Control.length,
                        phost->Control.pipe_in);
 
    phost->Control.state = CTRL_DATA_IN_WAIT;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	2204      	movs	r2, #4
 800ea44:	761a      	strb	r2, [r3, #24]
    break;    
 800ea46:	e0e7      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    
  case CTRL_DATA_IN_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	791b      	ldrb	r3, [r3, #4]
 800ea4c:	4619      	mov	r1, r3
 800ea4e:	6878      	ldr	r0, [r7, #4]
 800ea50:	f7f3 fa32 	bl	8001eb8 <USBH_LL_GetURBState>
 800ea54:	4603      	mov	r3, r0
 800ea56:	73bb      	strb	r3, [r7, #14]
    
    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800ea58:	7bbb      	ldrb	r3, [r7, #14]
 800ea5a:	2b01      	cmp	r3, #1
 800ea5c:	d102      	bne.n	800ea64 <USBH_HandleControl+0x110>
    { 
      phost->Control.state = CTRL_STATUS_OUT;
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	2209      	movs	r2, #9
 800ea62:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
   
    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL) 
 800ea64:	7bbb      	ldrb	r3, [r7, #14]
 800ea66:	2b05      	cmp	r3, #5
 800ea68:	d102      	bne.n	800ea70 <USBH_HandleControl+0x11c>
    { 
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800ea6a:	2303      	movs	r3, #3
 800ea6c:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_ERROR;  
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 800ea6e:	e0cc      	b.n	800ec0a <USBH_HandleControl+0x2b6>
    else if (URB_Status == USBH_URB_ERROR)
 800ea70:	7bbb      	ldrb	r3, [r7, #14]
 800ea72:	2b04      	cmp	r3, #4
 800ea74:	f040 80c9 	bne.w	800ec0a <USBH_HandleControl+0x2b6>
      phost->Control.state = CTRL_ERROR;  
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	220b      	movs	r2, #11
 800ea7c:	761a      	strb	r2, [r3, #24]
    break;
 800ea7e:	e0c4      	b.n	800ec0a <USBH_HandleControl+0x2b6>
    
  case CTRL_DATA_OUT:
    
    USBH_CtlSendData (phost,
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6899      	ldr	r1, [r3, #8]
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	899a      	ldrh	r2, [r3, #12]
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	7958      	ldrb	r0, [r3, #5]
 800ea8c:	2301      	movs	r3, #1
 800ea8e:	9300      	str	r3, [sp, #0]
 800ea90:	4603      	mov	r3, r0
 800ea92:	6878      	ldr	r0, [r7, #4]
 800ea94:	f000 f8e0 	bl	800ec58 <USBH_CtlSendData>
                      phost->Control.buff, 
                      phost->Control.length , 
                      phost->Control.pipe_out,
                      1);
     phost->Control.timer = phost->Timer;
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 800ea9e:	b29a      	uxth	r2, r3
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	2206      	movs	r2, #6
 800eaa8:	761a      	strb	r2, [r3, #24]
    break;
 800eaaa:	e0b5      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    
  case CTRL_DATA_OUT_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);     
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	795b      	ldrb	r3, [r3, #5]
 800eab0:	4619      	mov	r1, r3
 800eab2:	6878      	ldr	r0, [r7, #4]
 800eab4:	f7f3 fa00 	bl	8001eb8 <USBH_LL_GetURBState>
 800eab8:	4603      	mov	r3, r0
 800eaba:	73bb      	strb	r3, [r7, #14]
    
    if  (URB_Status == USBH_URB_DONE)
 800eabc:	7bbb      	ldrb	r3, [r7, #14]
 800eabe:	2b01      	cmp	r3, #1
 800eac0:	d103      	bne.n	800eaca <USBH_HandleControl+0x176>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	2207      	movs	r2, #7
 800eac6:	761a      	strb	r2, [r3, #24]
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    } 
    break;
 800eac8:	e0a1      	b.n	800ec0e <USBH_HandleControl+0x2ba>
    else if  (URB_Status == USBH_URB_STALL) 
 800eaca:	7bbb      	ldrb	r3, [r7, #14]
 800eacc:	2b05      	cmp	r3, #5
 800eace:	d105      	bne.n	800eadc <USBH_HandleControl+0x188>
      phost->Control.state = CTRL_STALLED; 
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	220c      	movs	r2, #12
 800ead4:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800ead6:	2303      	movs	r3, #3
 800ead8:	73fb      	strb	r3, [r7, #15]
    break;
 800eada:	e098      	b.n	800ec0e <USBH_HandleControl+0x2ba>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800eadc:	7bbb      	ldrb	r3, [r7, #14]
 800eade:	2b02      	cmp	r3, #2
 800eae0:	d103      	bne.n	800eaea <USBH_HandleControl+0x196>
      phost->Control.state = CTRL_DATA_OUT;
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	2205      	movs	r2, #5
 800eae6:	761a      	strb	r2, [r3, #24]
    break;
 800eae8:	e091      	b.n	800ec0e <USBH_HandleControl+0x2ba>
    else if (URB_Status == USBH_URB_ERROR)
 800eaea:	7bbb      	ldrb	r3, [r7, #14]
 800eaec:	2b04      	cmp	r3, #4
 800eaee:	f040 808e 	bne.w	800ec0e <USBH_HandleControl+0x2ba>
      phost->Control.state = CTRL_ERROR;  
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	220b      	movs	r2, #11
 800eaf6:	761a      	strb	r2, [r3, #24]
      status = USBH_FAIL;    
 800eaf8:	2302      	movs	r3, #2
 800eafa:	73fb      	strb	r3, [r7, #15]
    break;
 800eafc:	e087      	b.n	800ec0e <USBH_HandleControl+0x2ba>
    
    
  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	791b      	ldrb	r3, [r3, #4]
 800eb02:	2200      	movs	r2, #0
 800eb04:	2100      	movs	r1, #0
 800eb06:	6878      	ldr	r0, [r7, #4]
 800eb08:	f000 f8cb 	bl	800eca2 <USBH_CtlReceiveData>
                         0,
                         0,
                         phost->Control.pipe_in);
    phost->Control.timer = phost->Timer;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 800eb12:	b29a      	uxth	r2, r3
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2208      	movs	r2, #8
 800eb1c:	761a      	strb	r2, [r3, #24]
    
    break;
 800eb1e:	e07b      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    
  case CTRL_STATUS_IN_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	791b      	ldrb	r3, [r3, #4]
 800eb24:	4619      	mov	r1, r3
 800eb26:	6878      	ldr	r0, [r7, #4]
 800eb28:	f7f3 f9c6 	bl	8001eb8 <USBH_LL_GetURBState>
 800eb2c:	4603      	mov	r3, r0
 800eb2e:	73bb      	strb	r3, [r7, #14]
    
    if  ( URB_Status == USBH_URB_DONE)
 800eb30:	7bbb      	ldrb	r3, [r7, #14]
 800eb32:	2b01      	cmp	r3, #1
 800eb34:	d105      	bne.n	800eb42 <USBH_HandleControl+0x1ee>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	220d      	movs	r2, #13
 800eb3a:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	73fb      	strb	r3, [r7, #15]
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 800eb40:	e067      	b.n	800ec12 <USBH_HandleControl+0x2be>
    else if (URB_Status == USBH_URB_ERROR)
 800eb42:	7bbb      	ldrb	r3, [r7, #14]
 800eb44:	2b04      	cmp	r3, #4
 800eb46:	d103      	bne.n	800eb50 <USBH_HandleControl+0x1fc>
      phost->Control.state = CTRL_ERROR;
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	220b      	movs	r2, #11
 800eb4c:	761a      	strb	r2, [r3, #24]
    break;
 800eb4e:	e060      	b.n	800ec12 <USBH_HandleControl+0x2be>
     else if(URB_Status == USBH_URB_STALL)
 800eb50:	7bbb      	ldrb	r3, [r7, #14]
 800eb52:	2b05      	cmp	r3, #5
 800eb54:	d15d      	bne.n	800ec12 <USBH_HandleControl+0x2be>
      status = USBH_NOT_SUPPORTED;
 800eb56:	2303      	movs	r3, #3
 800eb58:	73fb      	strb	r3, [r7, #15]
    break;
 800eb5a:	e05a      	b.n	800ec12 <USBH_HandleControl+0x2be>
    
  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	795a      	ldrb	r2, [r3, #5]
 800eb60:	2301      	movs	r3, #1
 800eb62:	9300      	str	r3, [sp, #0]
 800eb64:	4613      	mov	r3, r2
 800eb66:	2200      	movs	r2, #0
 800eb68:	2100      	movs	r1, #0
 800eb6a:	6878      	ldr	r0, [r7, #4]
 800eb6c:	f000 f874 	bl	800ec58 <USBH_CtlSendData>
                      0,
                      0,
                      phost->Control.pipe_out,
                      1);
     phost->Control.timer = phost->Timer;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 800eb76:	b29a      	uxth	r2, r3
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	220a      	movs	r2, #10
 800eb80:	761a      	strb	r2, [r3, #24]
    break;
 800eb82:	e049      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    
  case CTRL_STATUS_OUT_WAIT: 
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);  
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	795b      	ldrb	r3, [r3, #5]
 800eb88:	4619      	mov	r1, r3
 800eb8a:	6878      	ldr	r0, [r7, #4]
 800eb8c:	f7f3 f994 	bl	8001eb8 <USBH_LL_GetURBState>
 800eb90:	4603      	mov	r3, r0
 800eb92:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800eb94:	7bbb      	ldrb	r3, [r7, #14]
 800eb96:	2b01      	cmp	r3, #1
 800eb98:	d105      	bne.n	800eba6 <USBH_HandleControl+0x252>
    { 
      status = USBH_OK;      
 800eb9a:	2300      	movs	r3, #0
 800eb9c:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE; 
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	220d      	movs	r2, #13
 800eba2:	761a      	strb	r2, [r3, #24]
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 800eba4:	e037      	b.n	800ec16 <USBH_HandleControl+0x2c2>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800eba6:	7bbb      	ldrb	r3, [r7, #14]
 800eba8:	2b02      	cmp	r3, #2
 800ebaa:	d103      	bne.n	800ebb4 <USBH_HandleControl+0x260>
      phost->Control.state = CTRL_STATUS_OUT;
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	2209      	movs	r2, #9
 800ebb0:	761a      	strb	r2, [r3, #24]
    break;
 800ebb2:	e030      	b.n	800ec16 <USBH_HandleControl+0x2c2>
    else if (URB_Status == USBH_URB_ERROR)
 800ebb4:	7bbb      	ldrb	r3, [r7, #14]
 800ebb6:	2b04      	cmp	r3, #4
 800ebb8:	d12d      	bne.n	800ec16 <USBH_HandleControl+0x2c2>
      phost->Control.state = CTRL_ERROR; 
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	220b      	movs	r2, #11
 800ebbe:	761a      	strb	r2, [r3, #24]
    break;
 800ebc0:	e029      	b.n	800ec16 <USBH_HandleControl+0x2c2>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be 
    required to clear the halt or error condition if the next Setup PID is not 
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	7e5b      	ldrb	r3, [r3, #25]
 800ebc6:	3301      	adds	r3, #1
 800ebc8:	b2da      	uxtb	r2, r3
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	765a      	strb	r2, [r3, #25]
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	7e5b      	ldrb	r3, [r3, #25]
 800ebd2:	2b02      	cmp	r3, #2
 800ebd4:	d809      	bhi.n	800ebea <USBH_HandleControl+0x296>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800ebd6:	6878      	ldr	r0, [r7, #4]
 800ebd8:	f7f3 f80c 	bl	8001bf4 <USBH_LL_Stop>
         
      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP; 
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	2201      	movs	r2, #1
 800ebe0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2201      	movs	r2, #1
 800ebe6:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800ebe8:	e016      	b.n	800ec18 <USBH_HandleControl+0x2c4>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ebf0:	2106      	movs	r1, #6
 800ebf2:	6878      	ldr	r0, [r7, #4]
 800ebf4:	4798      	blx	r3
      phost->Control.errorcount = 0;
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	2200      	movs	r2, #0
 800ebfa:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800ebfc:	2302      	movs	r3, #2
 800ebfe:	73fb      	strb	r3, [r7, #15]
    break;
 800ec00:	e00a      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    
  default:
    break;
 800ec02:	bf00      	nop
 800ec04:	e008      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    break;
 800ec06:	bf00      	nop
 800ec08:	e006      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    break;
 800ec0a:	bf00      	nop
 800ec0c:	e004      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    break;
 800ec0e:	bf00      	nop
 800ec10:	e002      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    break;
 800ec12:	bf00      	nop
 800ec14:	e000      	b.n	800ec18 <USBH_HandleControl+0x2c4>
    break;
 800ec16:	bf00      	nop
  }
  return status;
 800ec18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	3710      	adds	r7, #16
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	bd80      	pop	{r7, pc}
 800ec22:	bf00      	nop

0800ec24 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint8_t pipe_num)
{
 800ec24:	b580      	push	{r7, lr}
 800ec26:	b088      	sub	sp, #32
 800ec28:	af04      	add	r7, sp, #16
 800ec2a:	60f8      	str	r0, [r7, #12]
 800ec2c:	60b9      	str	r1, [r7, #8]
 800ec2e:	4613      	mov	r3, r2
 800ec30:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ec32:	79f9      	ldrb	r1, [r7, #7]
 800ec34:	2300      	movs	r3, #0
 800ec36:	9303      	str	r3, [sp, #12]
 800ec38:	2308      	movs	r3, #8
 800ec3a:	9302      	str	r3, [sp, #8]
 800ec3c:	68bb      	ldr	r3, [r7, #8]
 800ec3e:	9301      	str	r3, [sp, #4]
 800ec40:	2300      	movs	r3, #0
 800ec42:	9300      	str	r3, [sp, #0]
 800ec44:	2300      	movs	r3, #0
 800ec46:	2200      	movs	r2, #0
 800ec48:	68f8      	ldr	r0, [r7, #12]
 800ec4a:	f7f3 f8ed 	bl	8001e28 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */ 
                          0);
  return USBH_OK;  
 800ec4e:	2300      	movs	r3, #0
}
 800ec50:	4618      	mov	r0, r3
 800ec52:	3710      	adds	r7, #16
 800ec54:	46bd      	mov	sp, r7
 800ec56:	bd80      	pop	{r7, pc}

0800ec58 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	b088      	sub	sp, #32
 800ec5c:	af04      	add	r7, sp, #16
 800ec5e:	60f8      	str	r0, [r7, #12]
 800ec60:	60b9      	str	r1, [r7, #8]
 800ec62:	4611      	mov	r1, r2
 800ec64:	461a      	mov	r2, r3
 800ec66:	460b      	mov	r3, r1
 800ec68:	80fb      	strh	r3, [r7, #6]
 800ec6a:	4613      	mov	r3, r2
 800ec6c:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d001      	beq.n	800ec7c <USBH_CtlSendData+0x24>
  {
    do_ping = 0;
 800ec78:	2300      	movs	r3, #0
 800ec7a:	763b      	strb	r3, [r7, #24]
  }
  
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ec7c:	7979      	ldrb	r1, [r7, #5]
 800ec7e:	7e3b      	ldrb	r3, [r7, #24]
 800ec80:	9303      	str	r3, [sp, #12]
 800ec82:	88fb      	ldrh	r3, [r7, #6]
 800ec84:	9302      	str	r3, [sp, #8]
 800ec86:	68bb      	ldr	r3, [r7, #8]
 800ec88:	9301      	str	r3, [sp, #4]
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	9300      	str	r3, [sp, #0]
 800ec8e:	2300      	movs	r3, #0
 800ec90:	2200      	movs	r2, #0
 800ec92:	68f8      	ldr	r0, [r7, #12]
 800ec94:	f7f3 f8c8 	bl	8001e28 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */ 
                          do_ping);             /* do ping (HS Only)*/
  
  return USBH_OK;
 800ec98:	2300      	movs	r3, #0
}
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	3710      	adds	r7, #16
 800ec9e:	46bd      	mov	sp, r7
 800eca0:	bd80      	pop	{r7, pc}

0800eca2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost, 
                                uint8_t* buff, 
                                uint16_t length,
                                uint8_t pipe_num)
{
 800eca2:	b580      	push	{r7, lr}
 800eca4:	b088      	sub	sp, #32
 800eca6:	af04      	add	r7, sp, #16
 800eca8:	60f8      	str	r0, [r7, #12]
 800ecaa:	60b9      	str	r1, [r7, #8]
 800ecac:	4611      	mov	r1, r2
 800ecae:	461a      	mov	r2, r3
 800ecb0:	460b      	mov	r3, r1
 800ecb2:	80fb      	strh	r3, [r7, #6]
 800ecb4:	4613      	mov	r3, r2
 800ecb6:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ecb8:	7979      	ldrb	r1, [r7, #5]
 800ecba:	2300      	movs	r3, #0
 800ecbc:	9303      	str	r3, [sp, #12]
 800ecbe:	88fb      	ldrh	r3, [r7, #6]
 800ecc0:	9302      	str	r3, [sp, #8]
 800ecc2:	68bb      	ldr	r3, [r7, #8]
 800ecc4:	9301      	str	r3, [sp, #4]
 800ecc6:	2301      	movs	r3, #1
 800ecc8:	9300      	str	r3, [sp, #0]
 800ecca:	2300      	movs	r3, #0
 800eccc:	2201      	movs	r2, #1
 800ecce:	68f8      	ldr	r0, [r7, #12]
 800ecd0:	f7f3 f8aa 	bl	8001e28 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */ 
                          0);
  return USBH_OK;
 800ecd4:	2300      	movs	r3, #0
  
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	3710      	adds	r7, #16
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	bd80      	pop	{r7, pc}

0800ecde <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{ 
 800ecde:	b580      	push	{r7, lr}
 800ece0:	b088      	sub	sp, #32
 800ece2:	af04      	add	r7, sp, #16
 800ece4:	60f8      	str	r0, [r7, #12]
 800ece6:	60b9      	str	r1, [r7, #8]
 800ece8:	4611      	mov	r1, r2
 800ecea:	461a      	mov	r2, r3
 800ecec:	460b      	mov	r3, r1
 800ecee:	80fb      	strh	r3, [r7, #6]
 800ecf0:	4613      	mov	r3, r2
 800ecf2:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d001      	beq.n	800ed02 <USBH_BulkSendData+0x24>
  {
    do_ping = 0;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	763b      	strb	r3, [r7, #24]
  }
  
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ed02:	7979      	ldrb	r1, [r7, #5]
 800ed04:	7e3b      	ldrb	r3, [r7, #24]
 800ed06:	9303      	str	r3, [sp, #12]
 800ed08:	88fb      	ldrh	r3, [r7, #6]
 800ed0a:	9302      	str	r3, [sp, #8]
 800ed0c:	68bb      	ldr	r3, [r7, #8]
 800ed0e:	9301      	str	r3, [sp, #4]
 800ed10:	2301      	movs	r3, #1
 800ed12:	9300      	str	r3, [sp, #0]
 800ed14:	2302      	movs	r3, #2
 800ed16:	2200      	movs	r2, #0
 800ed18:	68f8      	ldr	r0, [r7, #12]
 800ed1a:	f7f3 f885 	bl	8001e28 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */  
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ed1e:	2300      	movs	r3, #0
}
 800ed20:	4618      	mov	r0, r3
 800ed22:	3710      	adds	r7, #16
 800ed24:	46bd      	mov	sp, r7
 800ed26:	bd80      	pop	{r7, pc}

0800ed28 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num)
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b088      	sub	sp, #32
 800ed2c:	af04      	add	r7, sp, #16
 800ed2e:	60f8      	str	r0, [r7, #12]
 800ed30:	60b9      	str	r1, [r7, #8]
 800ed32:	4611      	mov	r1, r2
 800ed34:	461a      	mov	r2, r3
 800ed36:	460b      	mov	r3, r1
 800ed38:	80fb      	strh	r3, [r7, #6]
 800ed3a:	4613      	mov	r3, r2
 800ed3c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ed3e:	7979      	ldrb	r1, [r7, #5]
 800ed40:	2300      	movs	r3, #0
 800ed42:	9303      	str	r3, [sp, #12]
 800ed44:	88fb      	ldrh	r3, [r7, #6]
 800ed46:	9302      	str	r3, [sp, #8]
 800ed48:	68bb      	ldr	r3, [r7, #8]
 800ed4a:	9301      	str	r3, [sp, #4]
 800ed4c:	2301      	movs	r3, #1
 800ed4e:	9300      	str	r3, [sp, #0]
 800ed50:	2302      	movs	r3, #2
 800ed52:	2201      	movs	r2, #1
 800ed54:	68f8      	ldr	r0, [r7, #12]
 800ed56:	f7f3 f867 	bl	8001e28 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */  
                          0);
  return USBH_OK;
 800ed5a:	2300      	movs	r3, #0
}
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	3710      	adds	r7, #16
 800ed60:	46bd      	mov	sp, r7
 800ed62:	bd80      	pop	{r7, pc}

0800ed64 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800ed64:	b580      	push	{r7, lr}
 800ed66:	b086      	sub	sp, #24
 800ed68:	af04      	add	r7, sp, #16
 800ed6a:	6078      	str	r0, [r7, #4]
 800ed6c:	4608      	mov	r0, r1
 800ed6e:	4611      	mov	r1, r2
 800ed70:	461a      	mov	r2, r3
 800ed72:	4603      	mov	r3, r0
 800ed74:	70fb      	strb	r3, [r7, #3]
 800ed76:	460b      	mov	r3, r1
 800ed78:	70bb      	strb	r3, [r7, #2]
 800ed7a:	4613      	mov	r3, r2
 800ed7c:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800ed7e:	7878      	ldrb	r0, [r7, #1]
 800ed80:	78ba      	ldrb	r2, [r7, #2]
 800ed82:	78f9      	ldrb	r1, [r7, #3]
 800ed84:	8b3b      	ldrh	r3, [r7, #24]
 800ed86:	9302      	str	r3, [sp, #8]
 800ed88:	7d3b      	ldrb	r3, [r7, #20]
 800ed8a:	9301      	str	r3, [sp, #4]
 800ed8c:	7c3b      	ldrb	r3, [r7, #16]
 800ed8e:	9300      	str	r3, [sp, #0]
 800ed90:	4603      	mov	r3, r0
 800ed92:	6878      	ldr	r0, [r7, #4]
 800ed94:	f7f2 ffcc 	bl	8001d30 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  
  return USBH_OK; 
 800ed98:	2300      	movs	r3, #0

}
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	3708      	adds	r7, #8
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	bd80      	pop	{r7, pc}

0800eda2 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800eda2:	b580      	push	{r7, lr}
 800eda4:	b082      	sub	sp, #8
 800eda6:	af00      	add	r7, sp, #0
 800eda8:	6078      	str	r0, [r7, #4]
 800edaa:	460b      	mov	r3, r1
 800edac:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800edae:	78fb      	ldrb	r3, [r7, #3]
 800edb0:	4619      	mov	r1, r3
 800edb2:	6878      	ldr	r0, [r7, #4]
 800edb4:	f7f3 f802 	bl	8001dbc <USBH_LL_ClosePipe>
  
  return USBH_OK; 
 800edb8:	2300      	movs	r3, #0

}
 800edba:	4618      	mov	r0, r3
 800edbc:	3708      	adds	r7, #8
 800edbe:	46bd      	mov	sp, r7
 800edc0:	bd80      	pop	{r7, pc}

0800edc2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800edc2:	b580      	push	{r7, lr}
 800edc4:	b084      	sub	sp, #16
 800edc6:	af00      	add	r7, sp, #0
 800edc8:	6078      	str	r0, [r7, #4]
 800edca:	460b      	mov	r3, r1
 800edcc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;
  
  pipe =  USBH_GetFreePipe(phost);
 800edce:	6878      	ldr	r0, [r7, #4]
 800edd0:	f000 f836 	bl	800ee40 <USBH_GetFreePipe>
 800edd4:	4603      	mov	r3, r0
 800edd6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFF)
 800edd8:	89fb      	ldrh	r3, [r7, #14]
 800edda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800edde:	4293      	cmp	r3, r2
 800ede0:	d009      	beq.n	800edf6 <USBH_AllocPipe+0x34>
  {
	phost->Pipes[pipe] = 0x8000 | ep_addr;
 800ede2:	89fb      	ldrh	r3, [r7, #14]
 800ede4:	78fa      	ldrb	r2, [r7, #3]
 800ede6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800edea:	4611      	mov	r1, r2
 800edec:	687a      	ldr	r2, [r7, #4]
 800edee:	33de      	adds	r3, #222	; 0xde
 800edf0:	009b      	lsls	r3, r3, #2
 800edf2:	4413      	add	r3, r2
 800edf4:	6059      	str	r1, [r3, #4]
  }
  return pipe;
 800edf6:	89fb      	ldrh	r3, [r7, #14]
 800edf8:	b2db      	uxtb	r3, r3
}
 800edfa:	4618      	mov	r0, r3
 800edfc:	3710      	adds	r7, #16
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}

0800ee02 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed 
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ee02:	b480      	push	{r7}
 800ee04:	b083      	sub	sp, #12
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	6078      	str	r0, [r7, #4]
 800ee0a:	460b      	mov	r3, r1
 800ee0c:	70fb      	strb	r3, [r7, #3]
   if(idx < 11)
 800ee0e:	78fb      	ldrb	r3, [r7, #3]
 800ee10:	2b0a      	cmp	r3, #10
 800ee12:	d80e      	bhi.n	800ee32 <USBH_FreePipe+0x30>
   {
	 phost->Pipes[idx] &= 0x7FFF;
 800ee14:	78f8      	ldrb	r0, [r7, #3]
 800ee16:	78fb      	ldrb	r3, [r7, #3]
 800ee18:	687a      	ldr	r2, [r7, #4]
 800ee1a:	33de      	adds	r3, #222	; 0xde
 800ee1c:	009b      	lsls	r3, r3, #2
 800ee1e:	4413      	add	r3, r2
 800ee20:	685b      	ldr	r3, [r3, #4]
 800ee22:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800ee26:	6879      	ldr	r1, [r7, #4]
 800ee28:	f100 03de 	add.w	r3, r0, #222	; 0xde
 800ee2c:	009b      	lsls	r3, r3, #2
 800ee2e:	440b      	add	r3, r1
 800ee30:	605a      	str	r2, [r3, #4]
   }
   return USBH_OK;
 800ee32:	2300      	movs	r3, #0
}
 800ee34:	4618      	mov	r0, r3
 800ee36:	370c      	adds	r7, #12
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee3e:	4770      	bx	lr

0800ee40 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800ee40:	b480      	push	{r7}
 800ee42:	b085      	sub	sp, #20
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0;
 800ee48:	2300      	movs	r3, #0
 800ee4a:	73fb      	strb	r3, [r7, #15]
  
  for (idx = 0 ; idx < 11 ; idx++)
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	73fb      	strb	r3, [r7, #15]
 800ee50:	e00f      	b.n	800ee72 <USBH_GetFreePipe+0x32>
  {
	if ((phost->Pipes[idx] & 0x8000) == 0)
 800ee52:	7bfb      	ldrb	r3, [r7, #15]
 800ee54:	687a      	ldr	r2, [r7, #4]
 800ee56:	33de      	adds	r3, #222	; 0xde
 800ee58:	009b      	lsls	r3, r3, #2
 800ee5a:	4413      	add	r3, r2
 800ee5c:	685b      	ldr	r3, [r3, #4]
 800ee5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d102      	bne.n	800ee6c <USBH_GetFreePipe+0x2c>
	{
	   return idx;
 800ee66:	7bfb      	ldrb	r3, [r7, #15]
 800ee68:	b29b      	uxth	r3, r3
 800ee6a:	e007      	b.n	800ee7c <USBH_GetFreePipe+0x3c>
  for (idx = 0 ; idx < 11 ; idx++)
 800ee6c:	7bfb      	ldrb	r3, [r7, #15]
 800ee6e:	3301      	adds	r3, #1
 800ee70:	73fb      	strb	r3, [r7, #15]
 800ee72:	7bfb      	ldrb	r3, [r7, #15]
 800ee74:	2b0a      	cmp	r3, #10
 800ee76:	d9ec      	bls.n	800ee52 <USBH_GetFreePipe+0x12>
	} 
  }
  return 0xFFFF;
 800ee78:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800ee7c:	4618      	mov	r0, r3
 800ee7e:	3714      	adds	r7, #20
 800ee80:	46bd      	mov	sp, r7
 800ee82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee86:	4770      	bx	lr

0800ee88 <__libc_init_array>:
 800ee88:	b570      	push	{r4, r5, r6, lr}
 800ee8a:	4e0d      	ldr	r6, [pc, #52]	; (800eec0 <__libc_init_array+0x38>)
 800ee8c:	4c0d      	ldr	r4, [pc, #52]	; (800eec4 <__libc_init_array+0x3c>)
 800ee8e:	1ba4      	subs	r4, r4, r6
 800ee90:	10a4      	asrs	r4, r4, #2
 800ee92:	2500      	movs	r5, #0
 800ee94:	42a5      	cmp	r5, r4
 800ee96:	d109      	bne.n	800eeac <__libc_init_array+0x24>
 800ee98:	4e0b      	ldr	r6, [pc, #44]	; (800eec8 <__libc_init_array+0x40>)
 800ee9a:	4c0c      	ldr	r4, [pc, #48]	; (800eecc <__libc_init_array+0x44>)
 800ee9c:	f000 fc5c 	bl	800f758 <_init>
 800eea0:	1ba4      	subs	r4, r4, r6
 800eea2:	10a4      	asrs	r4, r4, #2
 800eea4:	2500      	movs	r5, #0
 800eea6:	42a5      	cmp	r5, r4
 800eea8:	d105      	bne.n	800eeb6 <__libc_init_array+0x2e>
 800eeaa:	bd70      	pop	{r4, r5, r6, pc}
 800eeac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800eeb0:	4798      	blx	r3
 800eeb2:	3501      	adds	r5, #1
 800eeb4:	e7ee      	b.n	800ee94 <__libc_init_array+0xc>
 800eeb6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800eeba:	4798      	blx	r3
 800eebc:	3501      	adds	r5, #1
 800eebe:	e7f2      	b.n	800eea6 <__libc_init_array+0x1e>
 800eec0:	0800f964 	.word	0x0800f964
 800eec4:	0800f964 	.word	0x0800f964
 800eec8:	0800f964 	.word	0x0800f964
 800eecc:	0800f968 	.word	0x0800f968

0800eed0 <malloc>:
 800eed0:	4b02      	ldr	r3, [pc, #8]	; (800eedc <malloc+0xc>)
 800eed2:	4601      	mov	r1, r0
 800eed4:	6818      	ldr	r0, [r3, #0]
 800eed6:	f000 b86d 	b.w	800efb4 <_malloc_r>
 800eeda:	bf00      	nop
 800eedc:	20000060 	.word	0x20000060

0800eee0 <free>:
 800eee0:	4b02      	ldr	r3, [pc, #8]	; (800eeec <free+0xc>)
 800eee2:	4601      	mov	r1, r0
 800eee4:	6818      	ldr	r0, [r3, #0]
 800eee6:	f000 b817 	b.w	800ef18 <_free_r>
 800eeea:	bf00      	nop
 800eeec:	20000060 	.word	0x20000060

0800eef0 <memcpy>:
 800eef0:	b510      	push	{r4, lr}
 800eef2:	1e43      	subs	r3, r0, #1
 800eef4:	440a      	add	r2, r1
 800eef6:	4291      	cmp	r1, r2
 800eef8:	d100      	bne.n	800eefc <memcpy+0xc>
 800eefa:	bd10      	pop	{r4, pc}
 800eefc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef00:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ef04:	e7f7      	b.n	800eef6 <memcpy+0x6>

0800ef06 <memset>:
 800ef06:	4402      	add	r2, r0
 800ef08:	4603      	mov	r3, r0
 800ef0a:	4293      	cmp	r3, r2
 800ef0c:	d100      	bne.n	800ef10 <memset+0xa>
 800ef0e:	4770      	bx	lr
 800ef10:	f803 1b01 	strb.w	r1, [r3], #1
 800ef14:	e7f9      	b.n	800ef0a <memset+0x4>
	...

0800ef18 <_free_r>:
 800ef18:	b538      	push	{r3, r4, r5, lr}
 800ef1a:	4605      	mov	r5, r0
 800ef1c:	2900      	cmp	r1, #0
 800ef1e:	d045      	beq.n	800efac <_free_r+0x94>
 800ef20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef24:	1f0c      	subs	r4, r1, #4
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	bfb8      	it	lt
 800ef2a:	18e4      	addlt	r4, r4, r3
 800ef2c:	f000 f8d4 	bl	800f0d8 <__malloc_lock>
 800ef30:	4a1f      	ldr	r2, [pc, #124]	; (800efb0 <_free_r+0x98>)
 800ef32:	6813      	ldr	r3, [r2, #0]
 800ef34:	4610      	mov	r0, r2
 800ef36:	b933      	cbnz	r3, 800ef46 <_free_r+0x2e>
 800ef38:	6063      	str	r3, [r4, #4]
 800ef3a:	6014      	str	r4, [r2, #0]
 800ef3c:	4628      	mov	r0, r5
 800ef3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef42:	f000 b8ca 	b.w	800f0da <__malloc_unlock>
 800ef46:	42a3      	cmp	r3, r4
 800ef48:	d90c      	bls.n	800ef64 <_free_r+0x4c>
 800ef4a:	6821      	ldr	r1, [r4, #0]
 800ef4c:	1862      	adds	r2, r4, r1
 800ef4e:	4293      	cmp	r3, r2
 800ef50:	bf04      	itt	eq
 800ef52:	681a      	ldreq	r2, [r3, #0]
 800ef54:	685b      	ldreq	r3, [r3, #4]
 800ef56:	6063      	str	r3, [r4, #4]
 800ef58:	bf04      	itt	eq
 800ef5a:	1852      	addeq	r2, r2, r1
 800ef5c:	6022      	streq	r2, [r4, #0]
 800ef5e:	6004      	str	r4, [r0, #0]
 800ef60:	e7ec      	b.n	800ef3c <_free_r+0x24>
 800ef62:	4613      	mov	r3, r2
 800ef64:	685a      	ldr	r2, [r3, #4]
 800ef66:	b10a      	cbz	r2, 800ef6c <_free_r+0x54>
 800ef68:	42a2      	cmp	r2, r4
 800ef6a:	d9fa      	bls.n	800ef62 <_free_r+0x4a>
 800ef6c:	6819      	ldr	r1, [r3, #0]
 800ef6e:	1858      	adds	r0, r3, r1
 800ef70:	42a0      	cmp	r0, r4
 800ef72:	d10b      	bne.n	800ef8c <_free_r+0x74>
 800ef74:	6820      	ldr	r0, [r4, #0]
 800ef76:	4401      	add	r1, r0
 800ef78:	1858      	adds	r0, r3, r1
 800ef7a:	4282      	cmp	r2, r0
 800ef7c:	6019      	str	r1, [r3, #0]
 800ef7e:	d1dd      	bne.n	800ef3c <_free_r+0x24>
 800ef80:	6810      	ldr	r0, [r2, #0]
 800ef82:	6852      	ldr	r2, [r2, #4]
 800ef84:	605a      	str	r2, [r3, #4]
 800ef86:	4401      	add	r1, r0
 800ef88:	6019      	str	r1, [r3, #0]
 800ef8a:	e7d7      	b.n	800ef3c <_free_r+0x24>
 800ef8c:	d902      	bls.n	800ef94 <_free_r+0x7c>
 800ef8e:	230c      	movs	r3, #12
 800ef90:	602b      	str	r3, [r5, #0]
 800ef92:	e7d3      	b.n	800ef3c <_free_r+0x24>
 800ef94:	6820      	ldr	r0, [r4, #0]
 800ef96:	1821      	adds	r1, r4, r0
 800ef98:	428a      	cmp	r2, r1
 800ef9a:	bf04      	itt	eq
 800ef9c:	6811      	ldreq	r1, [r2, #0]
 800ef9e:	6852      	ldreq	r2, [r2, #4]
 800efa0:	6062      	str	r2, [r4, #4]
 800efa2:	bf04      	itt	eq
 800efa4:	1809      	addeq	r1, r1, r0
 800efa6:	6021      	streq	r1, [r4, #0]
 800efa8:	605c      	str	r4, [r3, #4]
 800efaa:	e7c7      	b.n	800ef3c <_free_r+0x24>
 800efac:	bd38      	pop	{r3, r4, r5, pc}
 800efae:	bf00      	nop
 800efb0:	20000184 	.word	0x20000184

0800efb4 <_malloc_r>:
 800efb4:	b570      	push	{r4, r5, r6, lr}
 800efb6:	1ccd      	adds	r5, r1, #3
 800efb8:	f025 0503 	bic.w	r5, r5, #3
 800efbc:	3508      	adds	r5, #8
 800efbe:	2d0c      	cmp	r5, #12
 800efc0:	bf38      	it	cc
 800efc2:	250c      	movcc	r5, #12
 800efc4:	2d00      	cmp	r5, #0
 800efc6:	4606      	mov	r6, r0
 800efc8:	db01      	blt.n	800efce <_malloc_r+0x1a>
 800efca:	42a9      	cmp	r1, r5
 800efcc:	d903      	bls.n	800efd6 <_malloc_r+0x22>
 800efce:	230c      	movs	r3, #12
 800efd0:	6033      	str	r3, [r6, #0]
 800efd2:	2000      	movs	r0, #0
 800efd4:	bd70      	pop	{r4, r5, r6, pc}
 800efd6:	f000 f87f 	bl	800f0d8 <__malloc_lock>
 800efda:	4a23      	ldr	r2, [pc, #140]	; (800f068 <_malloc_r+0xb4>)
 800efdc:	6814      	ldr	r4, [r2, #0]
 800efde:	4621      	mov	r1, r4
 800efe0:	b991      	cbnz	r1, 800f008 <_malloc_r+0x54>
 800efe2:	4c22      	ldr	r4, [pc, #136]	; (800f06c <_malloc_r+0xb8>)
 800efe4:	6823      	ldr	r3, [r4, #0]
 800efe6:	b91b      	cbnz	r3, 800eff0 <_malloc_r+0x3c>
 800efe8:	4630      	mov	r0, r6
 800efea:	f000 f841 	bl	800f070 <_sbrk_r>
 800efee:	6020      	str	r0, [r4, #0]
 800eff0:	4629      	mov	r1, r5
 800eff2:	4630      	mov	r0, r6
 800eff4:	f000 f83c 	bl	800f070 <_sbrk_r>
 800eff8:	1c43      	adds	r3, r0, #1
 800effa:	d126      	bne.n	800f04a <_malloc_r+0x96>
 800effc:	230c      	movs	r3, #12
 800effe:	6033      	str	r3, [r6, #0]
 800f000:	4630      	mov	r0, r6
 800f002:	f000 f86a 	bl	800f0da <__malloc_unlock>
 800f006:	e7e4      	b.n	800efd2 <_malloc_r+0x1e>
 800f008:	680b      	ldr	r3, [r1, #0]
 800f00a:	1b5b      	subs	r3, r3, r5
 800f00c:	d41a      	bmi.n	800f044 <_malloc_r+0x90>
 800f00e:	2b0b      	cmp	r3, #11
 800f010:	d90f      	bls.n	800f032 <_malloc_r+0x7e>
 800f012:	600b      	str	r3, [r1, #0]
 800f014:	50cd      	str	r5, [r1, r3]
 800f016:	18cc      	adds	r4, r1, r3
 800f018:	4630      	mov	r0, r6
 800f01a:	f000 f85e 	bl	800f0da <__malloc_unlock>
 800f01e:	f104 000b 	add.w	r0, r4, #11
 800f022:	1d23      	adds	r3, r4, #4
 800f024:	f020 0007 	bic.w	r0, r0, #7
 800f028:	1ac3      	subs	r3, r0, r3
 800f02a:	d01b      	beq.n	800f064 <_malloc_r+0xb0>
 800f02c:	425a      	negs	r2, r3
 800f02e:	50e2      	str	r2, [r4, r3]
 800f030:	bd70      	pop	{r4, r5, r6, pc}
 800f032:	428c      	cmp	r4, r1
 800f034:	bf0d      	iteet	eq
 800f036:	6863      	ldreq	r3, [r4, #4]
 800f038:	684b      	ldrne	r3, [r1, #4]
 800f03a:	6063      	strne	r3, [r4, #4]
 800f03c:	6013      	streq	r3, [r2, #0]
 800f03e:	bf18      	it	ne
 800f040:	460c      	movne	r4, r1
 800f042:	e7e9      	b.n	800f018 <_malloc_r+0x64>
 800f044:	460c      	mov	r4, r1
 800f046:	6849      	ldr	r1, [r1, #4]
 800f048:	e7ca      	b.n	800efe0 <_malloc_r+0x2c>
 800f04a:	1cc4      	adds	r4, r0, #3
 800f04c:	f024 0403 	bic.w	r4, r4, #3
 800f050:	42a0      	cmp	r0, r4
 800f052:	d005      	beq.n	800f060 <_malloc_r+0xac>
 800f054:	1a21      	subs	r1, r4, r0
 800f056:	4630      	mov	r0, r6
 800f058:	f000 f80a 	bl	800f070 <_sbrk_r>
 800f05c:	3001      	adds	r0, #1
 800f05e:	d0cd      	beq.n	800effc <_malloc_r+0x48>
 800f060:	6025      	str	r5, [r4, #0]
 800f062:	e7d9      	b.n	800f018 <_malloc_r+0x64>
 800f064:	bd70      	pop	{r4, r5, r6, pc}
 800f066:	bf00      	nop
 800f068:	20000184 	.word	0x20000184
 800f06c:	20000188 	.word	0x20000188

0800f070 <_sbrk_r>:
 800f070:	b538      	push	{r3, r4, r5, lr}
 800f072:	4c06      	ldr	r4, [pc, #24]	; (800f08c <_sbrk_r+0x1c>)
 800f074:	2300      	movs	r3, #0
 800f076:	4605      	mov	r5, r0
 800f078:	4608      	mov	r0, r1
 800f07a:	6023      	str	r3, [r4, #0]
 800f07c:	f000 fb5e 	bl	800f73c <_sbrk>
 800f080:	1c43      	adds	r3, r0, #1
 800f082:	d102      	bne.n	800f08a <_sbrk_r+0x1a>
 800f084:	6823      	ldr	r3, [r4, #0]
 800f086:	b103      	cbz	r3, 800f08a <_sbrk_r+0x1a>
 800f088:	602b      	str	r3, [r5, #0]
 800f08a:	bd38      	pop	{r3, r4, r5, pc}
 800f08c:	20001ce8 	.word	0x20001ce8

0800f090 <siprintf>:
 800f090:	b40e      	push	{r1, r2, r3}
 800f092:	b500      	push	{lr}
 800f094:	b09c      	sub	sp, #112	; 0x70
 800f096:	f44f 7102 	mov.w	r1, #520	; 0x208
 800f09a:	ab1d      	add	r3, sp, #116	; 0x74
 800f09c:	f8ad 1014 	strh.w	r1, [sp, #20]
 800f0a0:	9002      	str	r0, [sp, #8]
 800f0a2:	9006      	str	r0, [sp, #24]
 800f0a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f0a8:	480a      	ldr	r0, [pc, #40]	; (800f0d4 <siprintf+0x44>)
 800f0aa:	9104      	str	r1, [sp, #16]
 800f0ac:	9107      	str	r1, [sp, #28]
 800f0ae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800f0b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0b6:	f8ad 1016 	strh.w	r1, [sp, #22]
 800f0ba:	6800      	ldr	r0, [r0, #0]
 800f0bc:	9301      	str	r3, [sp, #4]
 800f0be:	a902      	add	r1, sp, #8
 800f0c0:	f000 f868 	bl	800f194 <_svfiprintf_r>
 800f0c4:	9b02      	ldr	r3, [sp, #8]
 800f0c6:	2200      	movs	r2, #0
 800f0c8:	701a      	strb	r2, [r3, #0]
 800f0ca:	b01c      	add	sp, #112	; 0x70
 800f0cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800f0d0:	b003      	add	sp, #12
 800f0d2:	4770      	bx	lr
 800f0d4:	20000060 	.word	0x20000060

0800f0d8 <__malloc_lock>:
 800f0d8:	4770      	bx	lr

0800f0da <__malloc_unlock>:
 800f0da:	4770      	bx	lr

0800f0dc <__ssputs_r>:
 800f0dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0e0:	688e      	ldr	r6, [r1, #8]
 800f0e2:	429e      	cmp	r6, r3
 800f0e4:	4682      	mov	sl, r0
 800f0e6:	460c      	mov	r4, r1
 800f0e8:	4691      	mov	r9, r2
 800f0ea:	4698      	mov	r8, r3
 800f0ec:	d835      	bhi.n	800f15a <__ssputs_r+0x7e>
 800f0ee:	898a      	ldrh	r2, [r1, #12]
 800f0f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f0f4:	d031      	beq.n	800f15a <__ssputs_r+0x7e>
 800f0f6:	6825      	ldr	r5, [r4, #0]
 800f0f8:	6909      	ldr	r1, [r1, #16]
 800f0fa:	1a6f      	subs	r7, r5, r1
 800f0fc:	6965      	ldr	r5, [r4, #20]
 800f0fe:	2302      	movs	r3, #2
 800f100:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f104:	fb95 f5f3 	sdiv	r5, r5, r3
 800f108:	f108 0301 	add.w	r3, r8, #1
 800f10c:	443b      	add	r3, r7
 800f10e:	429d      	cmp	r5, r3
 800f110:	bf38      	it	cc
 800f112:	461d      	movcc	r5, r3
 800f114:	0553      	lsls	r3, r2, #21
 800f116:	d531      	bpl.n	800f17c <__ssputs_r+0xa0>
 800f118:	4629      	mov	r1, r5
 800f11a:	f7ff ff4b 	bl	800efb4 <_malloc_r>
 800f11e:	4606      	mov	r6, r0
 800f120:	b950      	cbnz	r0, 800f138 <__ssputs_r+0x5c>
 800f122:	230c      	movs	r3, #12
 800f124:	f8ca 3000 	str.w	r3, [sl]
 800f128:	89a3      	ldrh	r3, [r4, #12]
 800f12a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f12e:	81a3      	strh	r3, [r4, #12]
 800f130:	f04f 30ff 	mov.w	r0, #4294967295
 800f134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f138:	463a      	mov	r2, r7
 800f13a:	6921      	ldr	r1, [r4, #16]
 800f13c:	f7ff fed8 	bl	800eef0 <memcpy>
 800f140:	89a3      	ldrh	r3, [r4, #12]
 800f142:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f146:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f14a:	81a3      	strh	r3, [r4, #12]
 800f14c:	6126      	str	r6, [r4, #16]
 800f14e:	6165      	str	r5, [r4, #20]
 800f150:	443e      	add	r6, r7
 800f152:	1bed      	subs	r5, r5, r7
 800f154:	6026      	str	r6, [r4, #0]
 800f156:	60a5      	str	r5, [r4, #8]
 800f158:	4646      	mov	r6, r8
 800f15a:	4546      	cmp	r6, r8
 800f15c:	bf28      	it	cs
 800f15e:	4646      	movcs	r6, r8
 800f160:	4632      	mov	r2, r6
 800f162:	4649      	mov	r1, r9
 800f164:	6820      	ldr	r0, [r4, #0]
 800f166:	f000 fa9f 	bl	800f6a8 <memmove>
 800f16a:	68a3      	ldr	r3, [r4, #8]
 800f16c:	1b9b      	subs	r3, r3, r6
 800f16e:	60a3      	str	r3, [r4, #8]
 800f170:	6823      	ldr	r3, [r4, #0]
 800f172:	441e      	add	r6, r3
 800f174:	6026      	str	r6, [r4, #0]
 800f176:	2000      	movs	r0, #0
 800f178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f17c:	462a      	mov	r2, r5
 800f17e:	f000 faad 	bl	800f6dc <_realloc_r>
 800f182:	4606      	mov	r6, r0
 800f184:	2800      	cmp	r0, #0
 800f186:	d1e1      	bne.n	800f14c <__ssputs_r+0x70>
 800f188:	6921      	ldr	r1, [r4, #16]
 800f18a:	4650      	mov	r0, sl
 800f18c:	f7ff fec4 	bl	800ef18 <_free_r>
 800f190:	e7c7      	b.n	800f122 <__ssputs_r+0x46>
	...

0800f194 <_svfiprintf_r>:
 800f194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f198:	b09d      	sub	sp, #116	; 0x74
 800f19a:	4680      	mov	r8, r0
 800f19c:	9303      	str	r3, [sp, #12]
 800f19e:	898b      	ldrh	r3, [r1, #12]
 800f1a0:	061c      	lsls	r4, r3, #24
 800f1a2:	460d      	mov	r5, r1
 800f1a4:	4616      	mov	r6, r2
 800f1a6:	d50f      	bpl.n	800f1c8 <_svfiprintf_r+0x34>
 800f1a8:	690b      	ldr	r3, [r1, #16]
 800f1aa:	b96b      	cbnz	r3, 800f1c8 <_svfiprintf_r+0x34>
 800f1ac:	2140      	movs	r1, #64	; 0x40
 800f1ae:	f7ff ff01 	bl	800efb4 <_malloc_r>
 800f1b2:	6028      	str	r0, [r5, #0]
 800f1b4:	6128      	str	r0, [r5, #16]
 800f1b6:	b928      	cbnz	r0, 800f1c4 <_svfiprintf_r+0x30>
 800f1b8:	230c      	movs	r3, #12
 800f1ba:	f8c8 3000 	str.w	r3, [r8]
 800f1be:	f04f 30ff 	mov.w	r0, #4294967295
 800f1c2:	e0c5      	b.n	800f350 <_svfiprintf_r+0x1bc>
 800f1c4:	2340      	movs	r3, #64	; 0x40
 800f1c6:	616b      	str	r3, [r5, #20]
 800f1c8:	2300      	movs	r3, #0
 800f1ca:	9309      	str	r3, [sp, #36]	; 0x24
 800f1cc:	2320      	movs	r3, #32
 800f1ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f1d2:	2330      	movs	r3, #48	; 0x30
 800f1d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f1d8:	f04f 0b01 	mov.w	fp, #1
 800f1dc:	4637      	mov	r7, r6
 800f1de:	463c      	mov	r4, r7
 800f1e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d13c      	bne.n	800f262 <_svfiprintf_r+0xce>
 800f1e8:	ebb7 0a06 	subs.w	sl, r7, r6
 800f1ec:	d00b      	beq.n	800f206 <_svfiprintf_r+0x72>
 800f1ee:	4653      	mov	r3, sl
 800f1f0:	4632      	mov	r2, r6
 800f1f2:	4629      	mov	r1, r5
 800f1f4:	4640      	mov	r0, r8
 800f1f6:	f7ff ff71 	bl	800f0dc <__ssputs_r>
 800f1fa:	3001      	adds	r0, #1
 800f1fc:	f000 80a3 	beq.w	800f346 <_svfiprintf_r+0x1b2>
 800f200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f202:	4453      	add	r3, sl
 800f204:	9309      	str	r3, [sp, #36]	; 0x24
 800f206:	783b      	ldrb	r3, [r7, #0]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	f000 809c 	beq.w	800f346 <_svfiprintf_r+0x1b2>
 800f20e:	2300      	movs	r3, #0
 800f210:	f04f 32ff 	mov.w	r2, #4294967295
 800f214:	9304      	str	r3, [sp, #16]
 800f216:	9307      	str	r3, [sp, #28]
 800f218:	9205      	str	r2, [sp, #20]
 800f21a:	9306      	str	r3, [sp, #24]
 800f21c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f220:	931a      	str	r3, [sp, #104]	; 0x68
 800f222:	2205      	movs	r2, #5
 800f224:	7821      	ldrb	r1, [r4, #0]
 800f226:	4850      	ldr	r0, [pc, #320]	; (800f368 <_svfiprintf_r+0x1d4>)
 800f228:	f7f0 ffd2 	bl	80001d0 <memchr>
 800f22c:	1c67      	adds	r7, r4, #1
 800f22e:	9b04      	ldr	r3, [sp, #16]
 800f230:	b9d8      	cbnz	r0, 800f26a <_svfiprintf_r+0xd6>
 800f232:	06d9      	lsls	r1, r3, #27
 800f234:	bf44      	itt	mi
 800f236:	2220      	movmi	r2, #32
 800f238:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f23c:	071a      	lsls	r2, r3, #28
 800f23e:	bf44      	itt	mi
 800f240:	222b      	movmi	r2, #43	; 0x2b
 800f242:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f246:	7822      	ldrb	r2, [r4, #0]
 800f248:	2a2a      	cmp	r2, #42	; 0x2a
 800f24a:	d016      	beq.n	800f27a <_svfiprintf_r+0xe6>
 800f24c:	9a07      	ldr	r2, [sp, #28]
 800f24e:	2100      	movs	r1, #0
 800f250:	200a      	movs	r0, #10
 800f252:	4627      	mov	r7, r4
 800f254:	3401      	adds	r4, #1
 800f256:	783b      	ldrb	r3, [r7, #0]
 800f258:	3b30      	subs	r3, #48	; 0x30
 800f25a:	2b09      	cmp	r3, #9
 800f25c:	d951      	bls.n	800f302 <_svfiprintf_r+0x16e>
 800f25e:	b1c9      	cbz	r1, 800f294 <_svfiprintf_r+0x100>
 800f260:	e011      	b.n	800f286 <_svfiprintf_r+0xf2>
 800f262:	2b25      	cmp	r3, #37	; 0x25
 800f264:	d0c0      	beq.n	800f1e8 <_svfiprintf_r+0x54>
 800f266:	4627      	mov	r7, r4
 800f268:	e7b9      	b.n	800f1de <_svfiprintf_r+0x4a>
 800f26a:	4a3f      	ldr	r2, [pc, #252]	; (800f368 <_svfiprintf_r+0x1d4>)
 800f26c:	1a80      	subs	r0, r0, r2
 800f26e:	fa0b f000 	lsl.w	r0, fp, r0
 800f272:	4318      	orrs	r0, r3
 800f274:	9004      	str	r0, [sp, #16]
 800f276:	463c      	mov	r4, r7
 800f278:	e7d3      	b.n	800f222 <_svfiprintf_r+0x8e>
 800f27a:	9a03      	ldr	r2, [sp, #12]
 800f27c:	1d11      	adds	r1, r2, #4
 800f27e:	6812      	ldr	r2, [r2, #0]
 800f280:	9103      	str	r1, [sp, #12]
 800f282:	2a00      	cmp	r2, #0
 800f284:	db01      	blt.n	800f28a <_svfiprintf_r+0xf6>
 800f286:	9207      	str	r2, [sp, #28]
 800f288:	e004      	b.n	800f294 <_svfiprintf_r+0x100>
 800f28a:	4252      	negs	r2, r2
 800f28c:	f043 0302 	orr.w	r3, r3, #2
 800f290:	9207      	str	r2, [sp, #28]
 800f292:	9304      	str	r3, [sp, #16]
 800f294:	783b      	ldrb	r3, [r7, #0]
 800f296:	2b2e      	cmp	r3, #46	; 0x2e
 800f298:	d10e      	bne.n	800f2b8 <_svfiprintf_r+0x124>
 800f29a:	787b      	ldrb	r3, [r7, #1]
 800f29c:	2b2a      	cmp	r3, #42	; 0x2a
 800f29e:	f107 0101 	add.w	r1, r7, #1
 800f2a2:	d132      	bne.n	800f30a <_svfiprintf_r+0x176>
 800f2a4:	9b03      	ldr	r3, [sp, #12]
 800f2a6:	1d1a      	adds	r2, r3, #4
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	9203      	str	r2, [sp, #12]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	bfb8      	it	lt
 800f2b0:	f04f 33ff 	movlt.w	r3, #4294967295
 800f2b4:	3702      	adds	r7, #2
 800f2b6:	9305      	str	r3, [sp, #20]
 800f2b8:	4c2c      	ldr	r4, [pc, #176]	; (800f36c <_svfiprintf_r+0x1d8>)
 800f2ba:	7839      	ldrb	r1, [r7, #0]
 800f2bc:	2203      	movs	r2, #3
 800f2be:	4620      	mov	r0, r4
 800f2c0:	f7f0 ff86 	bl	80001d0 <memchr>
 800f2c4:	b138      	cbz	r0, 800f2d6 <_svfiprintf_r+0x142>
 800f2c6:	2340      	movs	r3, #64	; 0x40
 800f2c8:	1b00      	subs	r0, r0, r4
 800f2ca:	fa03 f000 	lsl.w	r0, r3, r0
 800f2ce:	9b04      	ldr	r3, [sp, #16]
 800f2d0:	4303      	orrs	r3, r0
 800f2d2:	9304      	str	r3, [sp, #16]
 800f2d4:	3701      	adds	r7, #1
 800f2d6:	7839      	ldrb	r1, [r7, #0]
 800f2d8:	4825      	ldr	r0, [pc, #148]	; (800f370 <_svfiprintf_r+0x1dc>)
 800f2da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f2de:	2206      	movs	r2, #6
 800f2e0:	1c7e      	adds	r6, r7, #1
 800f2e2:	f7f0 ff75 	bl	80001d0 <memchr>
 800f2e6:	2800      	cmp	r0, #0
 800f2e8:	d035      	beq.n	800f356 <_svfiprintf_r+0x1c2>
 800f2ea:	4b22      	ldr	r3, [pc, #136]	; (800f374 <_svfiprintf_r+0x1e0>)
 800f2ec:	b9fb      	cbnz	r3, 800f32e <_svfiprintf_r+0x19a>
 800f2ee:	9b03      	ldr	r3, [sp, #12]
 800f2f0:	3307      	adds	r3, #7
 800f2f2:	f023 0307 	bic.w	r3, r3, #7
 800f2f6:	3308      	adds	r3, #8
 800f2f8:	9303      	str	r3, [sp, #12]
 800f2fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2fc:	444b      	add	r3, r9
 800f2fe:	9309      	str	r3, [sp, #36]	; 0x24
 800f300:	e76c      	b.n	800f1dc <_svfiprintf_r+0x48>
 800f302:	fb00 3202 	mla	r2, r0, r2, r3
 800f306:	2101      	movs	r1, #1
 800f308:	e7a3      	b.n	800f252 <_svfiprintf_r+0xbe>
 800f30a:	2300      	movs	r3, #0
 800f30c:	9305      	str	r3, [sp, #20]
 800f30e:	4618      	mov	r0, r3
 800f310:	240a      	movs	r4, #10
 800f312:	460f      	mov	r7, r1
 800f314:	3101      	adds	r1, #1
 800f316:	783a      	ldrb	r2, [r7, #0]
 800f318:	3a30      	subs	r2, #48	; 0x30
 800f31a:	2a09      	cmp	r2, #9
 800f31c:	d903      	bls.n	800f326 <_svfiprintf_r+0x192>
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d0ca      	beq.n	800f2b8 <_svfiprintf_r+0x124>
 800f322:	9005      	str	r0, [sp, #20]
 800f324:	e7c8      	b.n	800f2b8 <_svfiprintf_r+0x124>
 800f326:	fb04 2000 	mla	r0, r4, r0, r2
 800f32a:	2301      	movs	r3, #1
 800f32c:	e7f1      	b.n	800f312 <_svfiprintf_r+0x17e>
 800f32e:	ab03      	add	r3, sp, #12
 800f330:	9300      	str	r3, [sp, #0]
 800f332:	462a      	mov	r2, r5
 800f334:	4b10      	ldr	r3, [pc, #64]	; (800f378 <_svfiprintf_r+0x1e4>)
 800f336:	a904      	add	r1, sp, #16
 800f338:	4640      	mov	r0, r8
 800f33a:	f3af 8000 	nop.w
 800f33e:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f342:	4681      	mov	r9, r0
 800f344:	d1d9      	bne.n	800f2fa <_svfiprintf_r+0x166>
 800f346:	89ab      	ldrh	r3, [r5, #12]
 800f348:	065b      	lsls	r3, r3, #25
 800f34a:	f53f af38 	bmi.w	800f1be <_svfiprintf_r+0x2a>
 800f34e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f350:	b01d      	add	sp, #116	; 0x74
 800f352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f356:	ab03      	add	r3, sp, #12
 800f358:	9300      	str	r3, [sp, #0]
 800f35a:	462a      	mov	r2, r5
 800f35c:	4b06      	ldr	r3, [pc, #24]	; (800f378 <_svfiprintf_r+0x1e4>)
 800f35e:	a904      	add	r1, sp, #16
 800f360:	4640      	mov	r0, r8
 800f362:	f000 f881 	bl	800f468 <_printf_i>
 800f366:	e7ea      	b.n	800f33e <_svfiprintf_r+0x1aa>
 800f368:	0800f928 	.word	0x0800f928
 800f36c:	0800f92e 	.word	0x0800f92e
 800f370:	0800f932 	.word	0x0800f932
 800f374:	00000000 	.word	0x00000000
 800f378:	0800f0dd 	.word	0x0800f0dd

0800f37c <_printf_common>:
 800f37c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f380:	4691      	mov	r9, r2
 800f382:	461f      	mov	r7, r3
 800f384:	688a      	ldr	r2, [r1, #8]
 800f386:	690b      	ldr	r3, [r1, #16]
 800f388:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f38c:	4293      	cmp	r3, r2
 800f38e:	bfb8      	it	lt
 800f390:	4613      	movlt	r3, r2
 800f392:	f8c9 3000 	str.w	r3, [r9]
 800f396:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f39a:	4606      	mov	r6, r0
 800f39c:	460c      	mov	r4, r1
 800f39e:	b112      	cbz	r2, 800f3a6 <_printf_common+0x2a>
 800f3a0:	3301      	adds	r3, #1
 800f3a2:	f8c9 3000 	str.w	r3, [r9]
 800f3a6:	6823      	ldr	r3, [r4, #0]
 800f3a8:	0699      	lsls	r1, r3, #26
 800f3aa:	bf42      	ittt	mi
 800f3ac:	f8d9 3000 	ldrmi.w	r3, [r9]
 800f3b0:	3302      	addmi	r3, #2
 800f3b2:	f8c9 3000 	strmi.w	r3, [r9]
 800f3b6:	6825      	ldr	r5, [r4, #0]
 800f3b8:	f015 0506 	ands.w	r5, r5, #6
 800f3bc:	d107      	bne.n	800f3ce <_printf_common+0x52>
 800f3be:	f104 0a19 	add.w	sl, r4, #25
 800f3c2:	68e3      	ldr	r3, [r4, #12]
 800f3c4:	f8d9 2000 	ldr.w	r2, [r9]
 800f3c8:	1a9b      	subs	r3, r3, r2
 800f3ca:	429d      	cmp	r5, r3
 800f3cc:	db29      	blt.n	800f422 <_printf_common+0xa6>
 800f3ce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800f3d2:	6822      	ldr	r2, [r4, #0]
 800f3d4:	3300      	adds	r3, #0
 800f3d6:	bf18      	it	ne
 800f3d8:	2301      	movne	r3, #1
 800f3da:	0692      	lsls	r2, r2, #26
 800f3dc:	d42e      	bmi.n	800f43c <_printf_common+0xc0>
 800f3de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f3e2:	4639      	mov	r1, r7
 800f3e4:	4630      	mov	r0, r6
 800f3e6:	47c0      	blx	r8
 800f3e8:	3001      	adds	r0, #1
 800f3ea:	d021      	beq.n	800f430 <_printf_common+0xb4>
 800f3ec:	6823      	ldr	r3, [r4, #0]
 800f3ee:	68e5      	ldr	r5, [r4, #12]
 800f3f0:	f8d9 2000 	ldr.w	r2, [r9]
 800f3f4:	f003 0306 	and.w	r3, r3, #6
 800f3f8:	2b04      	cmp	r3, #4
 800f3fa:	bf08      	it	eq
 800f3fc:	1aad      	subeq	r5, r5, r2
 800f3fe:	68a3      	ldr	r3, [r4, #8]
 800f400:	6922      	ldr	r2, [r4, #16]
 800f402:	bf0c      	ite	eq
 800f404:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f408:	2500      	movne	r5, #0
 800f40a:	4293      	cmp	r3, r2
 800f40c:	bfc4      	itt	gt
 800f40e:	1a9b      	subgt	r3, r3, r2
 800f410:	18ed      	addgt	r5, r5, r3
 800f412:	f04f 0900 	mov.w	r9, #0
 800f416:	341a      	adds	r4, #26
 800f418:	454d      	cmp	r5, r9
 800f41a:	d11b      	bne.n	800f454 <_printf_common+0xd8>
 800f41c:	2000      	movs	r0, #0
 800f41e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f422:	2301      	movs	r3, #1
 800f424:	4652      	mov	r2, sl
 800f426:	4639      	mov	r1, r7
 800f428:	4630      	mov	r0, r6
 800f42a:	47c0      	blx	r8
 800f42c:	3001      	adds	r0, #1
 800f42e:	d103      	bne.n	800f438 <_printf_common+0xbc>
 800f430:	f04f 30ff 	mov.w	r0, #4294967295
 800f434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f438:	3501      	adds	r5, #1
 800f43a:	e7c2      	b.n	800f3c2 <_printf_common+0x46>
 800f43c:	18e1      	adds	r1, r4, r3
 800f43e:	1c5a      	adds	r2, r3, #1
 800f440:	2030      	movs	r0, #48	; 0x30
 800f442:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f446:	4422      	add	r2, r4
 800f448:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f44c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f450:	3302      	adds	r3, #2
 800f452:	e7c4      	b.n	800f3de <_printf_common+0x62>
 800f454:	2301      	movs	r3, #1
 800f456:	4622      	mov	r2, r4
 800f458:	4639      	mov	r1, r7
 800f45a:	4630      	mov	r0, r6
 800f45c:	47c0      	blx	r8
 800f45e:	3001      	adds	r0, #1
 800f460:	d0e6      	beq.n	800f430 <_printf_common+0xb4>
 800f462:	f109 0901 	add.w	r9, r9, #1
 800f466:	e7d7      	b.n	800f418 <_printf_common+0x9c>

0800f468 <_printf_i>:
 800f468:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f46c:	4617      	mov	r7, r2
 800f46e:	7e0a      	ldrb	r2, [r1, #24]
 800f470:	b085      	sub	sp, #20
 800f472:	2a6e      	cmp	r2, #110	; 0x6e
 800f474:	4698      	mov	r8, r3
 800f476:	4606      	mov	r6, r0
 800f478:	460c      	mov	r4, r1
 800f47a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f47c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800f480:	f000 80bc 	beq.w	800f5fc <_printf_i+0x194>
 800f484:	d81a      	bhi.n	800f4bc <_printf_i+0x54>
 800f486:	2a63      	cmp	r2, #99	; 0x63
 800f488:	d02e      	beq.n	800f4e8 <_printf_i+0x80>
 800f48a:	d80a      	bhi.n	800f4a2 <_printf_i+0x3a>
 800f48c:	2a00      	cmp	r2, #0
 800f48e:	f000 80c8 	beq.w	800f622 <_printf_i+0x1ba>
 800f492:	2a58      	cmp	r2, #88	; 0x58
 800f494:	f000 808a 	beq.w	800f5ac <_printf_i+0x144>
 800f498:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f49c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800f4a0:	e02a      	b.n	800f4f8 <_printf_i+0x90>
 800f4a2:	2a64      	cmp	r2, #100	; 0x64
 800f4a4:	d001      	beq.n	800f4aa <_printf_i+0x42>
 800f4a6:	2a69      	cmp	r2, #105	; 0x69
 800f4a8:	d1f6      	bne.n	800f498 <_printf_i+0x30>
 800f4aa:	6821      	ldr	r1, [r4, #0]
 800f4ac:	681a      	ldr	r2, [r3, #0]
 800f4ae:	f011 0f80 	tst.w	r1, #128	; 0x80
 800f4b2:	d023      	beq.n	800f4fc <_printf_i+0x94>
 800f4b4:	1d11      	adds	r1, r2, #4
 800f4b6:	6019      	str	r1, [r3, #0]
 800f4b8:	6813      	ldr	r3, [r2, #0]
 800f4ba:	e027      	b.n	800f50c <_printf_i+0xa4>
 800f4bc:	2a73      	cmp	r2, #115	; 0x73
 800f4be:	f000 80b4 	beq.w	800f62a <_printf_i+0x1c2>
 800f4c2:	d808      	bhi.n	800f4d6 <_printf_i+0x6e>
 800f4c4:	2a6f      	cmp	r2, #111	; 0x6f
 800f4c6:	d02a      	beq.n	800f51e <_printf_i+0xb6>
 800f4c8:	2a70      	cmp	r2, #112	; 0x70
 800f4ca:	d1e5      	bne.n	800f498 <_printf_i+0x30>
 800f4cc:	680a      	ldr	r2, [r1, #0]
 800f4ce:	f042 0220 	orr.w	r2, r2, #32
 800f4d2:	600a      	str	r2, [r1, #0]
 800f4d4:	e003      	b.n	800f4de <_printf_i+0x76>
 800f4d6:	2a75      	cmp	r2, #117	; 0x75
 800f4d8:	d021      	beq.n	800f51e <_printf_i+0xb6>
 800f4da:	2a78      	cmp	r2, #120	; 0x78
 800f4dc:	d1dc      	bne.n	800f498 <_printf_i+0x30>
 800f4de:	2278      	movs	r2, #120	; 0x78
 800f4e0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800f4e4:	496e      	ldr	r1, [pc, #440]	; (800f6a0 <_printf_i+0x238>)
 800f4e6:	e064      	b.n	800f5b2 <_printf_i+0x14a>
 800f4e8:	681a      	ldr	r2, [r3, #0]
 800f4ea:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800f4ee:	1d11      	adds	r1, r2, #4
 800f4f0:	6019      	str	r1, [r3, #0]
 800f4f2:	6813      	ldr	r3, [r2, #0]
 800f4f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f4f8:	2301      	movs	r3, #1
 800f4fa:	e0a3      	b.n	800f644 <_printf_i+0x1dc>
 800f4fc:	f011 0f40 	tst.w	r1, #64	; 0x40
 800f500:	f102 0104 	add.w	r1, r2, #4
 800f504:	6019      	str	r1, [r3, #0]
 800f506:	d0d7      	beq.n	800f4b8 <_printf_i+0x50>
 800f508:	f9b2 3000 	ldrsh.w	r3, [r2]
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	da03      	bge.n	800f518 <_printf_i+0xb0>
 800f510:	222d      	movs	r2, #45	; 0x2d
 800f512:	425b      	negs	r3, r3
 800f514:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800f518:	4962      	ldr	r1, [pc, #392]	; (800f6a4 <_printf_i+0x23c>)
 800f51a:	220a      	movs	r2, #10
 800f51c:	e017      	b.n	800f54e <_printf_i+0xe6>
 800f51e:	6820      	ldr	r0, [r4, #0]
 800f520:	6819      	ldr	r1, [r3, #0]
 800f522:	f010 0f80 	tst.w	r0, #128	; 0x80
 800f526:	d003      	beq.n	800f530 <_printf_i+0xc8>
 800f528:	1d08      	adds	r0, r1, #4
 800f52a:	6018      	str	r0, [r3, #0]
 800f52c:	680b      	ldr	r3, [r1, #0]
 800f52e:	e006      	b.n	800f53e <_printf_i+0xd6>
 800f530:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f534:	f101 0004 	add.w	r0, r1, #4
 800f538:	6018      	str	r0, [r3, #0]
 800f53a:	d0f7      	beq.n	800f52c <_printf_i+0xc4>
 800f53c:	880b      	ldrh	r3, [r1, #0]
 800f53e:	4959      	ldr	r1, [pc, #356]	; (800f6a4 <_printf_i+0x23c>)
 800f540:	2a6f      	cmp	r2, #111	; 0x6f
 800f542:	bf14      	ite	ne
 800f544:	220a      	movne	r2, #10
 800f546:	2208      	moveq	r2, #8
 800f548:	2000      	movs	r0, #0
 800f54a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800f54e:	6865      	ldr	r5, [r4, #4]
 800f550:	60a5      	str	r5, [r4, #8]
 800f552:	2d00      	cmp	r5, #0
 800f554:	f2c0 809c 	blt.w	800f690 <_printf_i+0x228>
 800f558:	6820      	ldr	r0, [r4, #0]
 800f55a:	f020 0004 	bic.w	r0, r0, #4
 800f55e:	6020      	str	r0, [r4, #0]
 800f560:	2b00      	cmp	r3, #0
 800f562:	d13f      	bne.n	800f5e4 <_printf_i+0x17c>
 800f564:	2d00      	cmp	r5, #0
 800f566:	f040 8095 	bne.w	800f694 <_printf_i+0x22c>
 800f56a:	4675      	mov	r5, lr
 800f56c:	2a08      	cmp	r2, #8
 800f56e:	d10b      	bne.n	800f588 <_printf_i+0x120>
 800f570:	6823      	ldr	r3, [r4, #0]
 800f572:	07da      	lsls	r2, r3, #31
 800f574:	d508      	bpl.n	800f588 <_printf_i+0x120>
 800f576:	6923      	ldr	r3, [r4, #16]
 800f578:	6862      	ldr	r2, [r4, #4]
 800f57a:	429a      	cmp	r2, r3
 800f57c:	bfde      	ittt	le
 800f57e:	2330      	movle	r3, #48	; 0x30
 800f580:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f584:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f588:	ebae 0305 	sub.w	r3, lr, r5
 800f58c:	6123      	str	r3, [r4, #16]
 800f58e:	f8cd 8000 	str.w	r8, [sp]
 800f592:	463b      	mov	r3, r7
 800f594:	aa03      	add	r2, sp, #12
 800f596:	4621      	mov	r1, r4
 800f598:	4630      	mov	r0, r6
 800f59a:	f7ff feef 	bl	800f37c <_printf_common>
 800f59e:	3001      	adds	r0, #1
 800f5a0:	d155      	bne.n	800f64e <_printf_i+0x1e6>
 800f5a2:	f04f 30ff 	mov.w	r0, #4294967295
 800f5a6:	b005      	add	sp, #20
 800f5a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f5ac:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800f5b0:	493c      	ldr	r1, [pc, #240]	; (800f6a4 <_printf_i+0x23c>)
 800f5b2:	6822      	ldr	r2, [r4, #0]
 800f5b4:	6818      	ldr	r0, [r3, #0]
 800f5b6:	f012 0f80 	tst.w	r2, #128	; 0x80
 800f5ba:	f100 0504 	add.w	r5, r0, #4
 800f5be:	601d      	str	r5, [r3, #0]
 800f5c0:	d001      	beq.n	800f5c6 <_printf_i+0x15e>
 800f5c2:	6803      	ldr	r3, [r0, #0]
 800f5c4:	e002      	b.n	800f5cc <_printf_i+0x164>
 800f5c6:	0655      	lsls	r5, r2, #25
 800f5c8:	d5fb      	bpl.n	800f5c2 <_printf_i+0x15a>
 800f5ca:	8803      	ldrh	r3, [r0, #0]
 800f5cc:	07d0      	lsls	r0, r2, #31
 800f5ce:	bf44      	itt	mi
 800f5d0:	f042 0220 	orrmi.w	r2, r2, #32
 800f5d4:	6022      	strmi	r2, [r4, #0]
 800f5d6:	b91b      	cbnz	r3, 800f5e0 <_printf_i+0x178>
 800f5d8:	6822      	ldr	r2, [r4, #0]
 800f5da:	f022 0220 	bic.w	r2, r2, #32
 800f5de:	6022      	str	r2, [r4, #0]
 800f5e0:	2210      	movs	r2, #16
 800f5e2:	e7b1      	b.n	800f548 <_printf_i+0xe0>
 800f5e4:	4675      	mov	r5, lr
 800f5e6:	fbb3 f0f2 	udiv	r0, r3, r2
 800f5ea:	fb02 3310 	mls	r3, r2, r0, r3
 800f5ee:	5ccb      	ldrb	r3, [r1, r3]
 800f5f0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f5f4:	4603      	mov	r3, r0
 800f5f6:	2800      	cmp	r0, #0
 800f5f8:	d1f5      	bne.n	800f5e6 <_printf_i+0x17e>
 800f5fa:	e7b7      	b.n	800f56c <_printf_i+0x104>
 800f5fc:	6808      	ldr	r0, [r1, #0]
 800f5fe:	681a      	ldr	r2, [r3, #0]
 800f600:	6949      	ldr	r1, [r1, #20]
 800f602:	f010 0f80 	tst.w	r0, #128	; 0x80
 800f606:	d004      	beq.n	800f612 <_printf_i+0x1aa>
 800f608:	1d10      	adds	r0, r2, #4
 800f60a:	6018      	str	r0, [r3, #0]
 800f60c:	6813      	ldr	r3, [r2, #0]
 800f60e:	6019      	str	r1, [r3, #0]
 800f610:	e007      	b.n	800f622 <_printf_i+0x1ba>
 800f612:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f616:	f102 0004 	add.w	r0, r2, #4
 800f61a:	6018      	str	r0, [r3, #0]
 800f61c:	6813      	ldr	r3, [r2, #0]
 800f61e:	d0f6      	beq.n	800f60e <_printf_i+0x1a6>
 800f620:	8019      	strh	r1, [r3, #0]
 800f622:	2300      	movs	r3, #0
 800f624:	6123      	str	r3, [r4, #16]
 800f626:	4675      	mov	r5, lr
 800f628:	e7b1      	b.n	800f58e <_printf_i+0x126>
 800f62a:	681a      	ldr	r2, [r3, #0]
 800f62c:	1d11      	adds	r1, r2, #4
 800f62e:	6019      	str	r1, [r3, #0]
 800f630:	6815      	ldr	r5, [r2, #0]
 800f632:	6862      	ldr	r2, [r4, #4]
 800f634:	2100      	movs	r1, #0
 800f636:	4628      	mov	r0, r5
 800f638:	f7f0 fdca 	bl	80001d0 <memchr>
 800f63c:	b108      	cbz	r0, 800f642 <_printf_i+0x1da>
 800f63e:	1b40      	subs	r0, r0, r5
 800f640:	6060      	str	r0, [r4, #4]
 800f642:	6863      	ldr	r3, [r4, #4]
 800f644:	6123      	str	r3, [r4, #16]
 800f646:	2300      	movs	r3, #0
 800f648:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f64c:	e79f      	b.n	800f58e <_printf_i+0x126>
 800f64e:	6923      	ldr	r3, [r4, #16]
 800f650:	462a      	mov	r2, r5
 800f652:	4639      	mov	r1, r7
 800f654:	4630      	mov	r0, r6
 800f656:	47c0      	blx	r8
 800f658:	3001      	adds	r0, #1
 800f65a:	d0a2      	beq.n	800f5a2 <_printf_i+0x13a>
 800f65c:	6823      	ldr	r3, [r4, #0]
 800f65e:	079b      	lsls	r3, r3, #30
 800f660:	d507      	bpl.n	800f672 <_printf_i+0x20a>
 800f662:	2500      	movs	r5, #0
 800f664:	f104 0919 	add.w	r9, r4, #25
 800f668:	68e3      	ldr	r3, [r4, #12]
 800f66a:	9a03      	ldr	r2, [sp, #12]
 800f66c:	1a9b      	subs	r3, r3, r2
 800f66e:	429d      	cmp	r5, r3
 800f670:	db05      	blt.n	800f67e <_printf_i+0x216>
 800f672:	68e0      	ldr	r0, [r4, #12]
 800f674:	9b03      	ldr	r3, [sp, #12]
 800f676:	4298      	cmp	r0, r3
 800f678:	bfb8      	it	lt
 800f67a:	4618      	movlt	r0, r3
 800f67c:	e793      	b.n	800f5a6 <_printf_i+0x13e>
 800f67e:	2301      	movs	r3, #1
 800f680:	464a      	mov	r2, r9
 800f682:	4639      	mov	r1, r7
 800f684:	4630      	mov	r0, r6
 800f686:	47c0      	blx	r8
 800f688:	3001      	adds	r0, #1
 800f68a:	d08a      	beq.n	800f5a2 <_printf_i+0x13a>
 800f68c:	3501      	adds	r5, #1
 800f68e:	e7eb      	b.n	800f668 <_printf_i+0x200>
 800f690:	2b00      	cmp	r3, #0
 800f692:	d1a7      	bne.n	800f5e4 <_printf_i+0x17c>
 800f694:	780b      	ldrb	r3, [r1, #0]
 800f696:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f69a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f69e:	e765      	b.n	800f56c <_printf_i+0x104>
 800f6a0:	0800f94a 	.word	0x0800f94a
 800f6a4:	0800f939 	.word	0x0800f939

0800f6a8 <memmove>:
 800f6a8:	4288      	cmp	r0, r1
 800f6aa:	b510      	push	{r4, lr}
 800f6ac:	eb01 0302 	add.w	r3, r1, r2
 800f6b0:	d803      	bhi.n	800f6ba <memmove+0x12>
 800f6b2:	1e42      	subs	r2, r0, #1
 800f6b4:	4299      	cmp	r1, r3
 800f6b6:	d10c      	bne.n	800f6d2 <memmove+0x2a>
 800f6b8:	bd10      	pop	{r4, pc}
 800f6ba:	4298      	cmp	r0, r3
 800f6bc:	d2f9      	bcs.n	800f6b2 <memmove+0xa>
 800f6be:	1881      	adds	r1, r0, r2
 800f6c0:	1ad2      	subs	r2, r2, r3
 800f6c2:	42d3      	cmn	r3, r2
 800f6c4:	d100      	bne.n	800f6c8 <memmove+0x20>
 800f6c6:	bd10      	pop	{r4, pc}
 800f6c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f6cc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f6d0:	e7f7      	b.n	800f6c2 <memmove+0x1a>
 800f6d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f6d6:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f6da:	e7eb      	b.n	800f6b4 <memmove+0xc>

0800f6dc <_realloc_r>:
 800f6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6de:	4607      	mov	r7, r0
 800f6e0:	4614      	mov	r4, r2
 800f6e2:	460e      	mov	r6, r1
 800f6e4:	b921      	cbnz	r1, 800f6f0 <_realloc_r+0x14>
 800f6e6:	4611      	mov	r1, r2
 800f6e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f6ec:	f7ff bc62 	b.w	800efb4 <_malloc_r>
 800f6f0:	b922      	cbnz	r2, 800f6fc <_realloc_r+0x20>
 800f6f2:	f7ff fc11 	bl	800ef18 <_free_r>
 800f6f6:	4625      	mov	r5, r4
 800f6f8:	4628      	mov	r0, r5
 800f6fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6fc:	f000 f814 	bl	800f728 <_malloc_usable_size_r>
 800f700:	4284      	cmp	r4, r0
 800f702:	d90f      	bls.n	800f724 <_realloc_r+0x48>
 800f704:	4621      	mov	r1, r4
 800f706:	4638      	mov	r0, r7
 800f708:	f7ff fc54 	bl	800efb4 <_malloc_r>
 800f70c:	4605      	mov	r5, r0
 800f70e:	2800      	cmp	r0, #0
 800f710:	d0f2      	beq.n	800f6f8 <_realloc_r+0x1c>
 800f712:	4631      	mov	r1, r6
 800f714:	4622      	mov	r2, r4
 800f716:	f7ff fbeb 	bl	800eef0 <memcpy>
 800f71a:	4631      	mov	r1, r6
 800f71c:	4638      	mov	r0, r7
 800f71e:	f7ff fbfb 	bl	800ef18 <_free_r>
 800f722:	e7e9      	b.n	800f6f8 <_realloc_r+0x1c>
 800f724:	4635      	mov	r5, r6
 800f726:	e7e7      	b.n	800f6f8 <_realloc_r+0x1c>

0800f728 <_malloc_usable_size_r>:
 800f728:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800f72c:	2800      	cmp	r0, #0
 800f72e:	f1a0 0004 	sub.w	r0, r0, #4
 800f732:	bfbc      	itt	lt
 800f734:	580b      	ldrlt	r3, [r1, r0]
 800f736:	18c0      	addlt	r0, r0, r3
 800f738:	4770      	bx	lr
	...

0800f73c <_sbrk>:
 800f73c:	4b04      	ldr	r3, [pc, #16]	; (800f750 <_sbrk+0x14>)
 800f73e:	6819      	ldr	r1, [r3, #0]
 800f740:	4602      	mov	r2, r0
 800f742:	b909      	cbnz	r1, 800f748 <_sbrk+0xc>
 800f744:	4903      	ldr	r1, [pc, #12]	; (800f754 <_sbrk+0x18>)
 800f746:	6019      	str	r1, [r3, #0]
 800f748:	6818      	ldr	r0, [r3, #0]
 800f74a:	4402      	add	r2, r0
 800f74c:	601a      	str	r2, [r3, #0]
 800f74e:	4770      	bx	lr
 800f750:	2000018c 	.word	0x2000018c
 800f754:	200000ec 	.word	0x200000ec

0800f758 <_init>:
 800f758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f75a:	bf00      	nop
 800f75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f75e:	bc08      	pop	{r3}
 800f760:	469e      	mov	lr, r3
 800f762:	4770      	bx	lr

0800f764 <_fini>:
 800f764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f766:	bf00      	nop
 800f768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f76a:	bc08      	pop	{r3}
 800f76c:	469e      	mov	lr, r3
 800f76e:	4770      	bx	lr
