$date
	Mon Jan 12 16:14:01 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_lane_bitslip_1lane $end
$var wire 1 ! out_rise $end
$var wire 1 " out_fall $end
$var parameter 32 # LANES $end
$var reg 1 $ bitslip_pulse $end
$var reg 1 % dco_clk $end
$var reg 1 & in_fall $end
$var reg 1 ' in_rise $end
$var reg 1 ( prev_fall $end
$var reg 1 ) rst_n $end
$var integer 32 * k [31:0] $end
$scope module dut $end
$var wire 1 $ bitslip_pulse $end
$var wire 1 % dco_clk $end
$var wire 1 & in_fall $end
$var wire 1 ' in_rise $end
$var wire 1 ) rst_n $end
$var parameter 32 + LANES $end
$var reg 1 " out_fall $end
$var reg 1 ! out_rise $end
$var reg 1 , prev_fall $end
$var reg 1 - rise_hold $end
$var reg 1 . slip_offset $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 +
b1 #
$end
#0
$dumpvars
0.
0-
0,
b0 *
0)
0(
0'
0&
0%
0$
0"
0!
$end
#5000
1%
#10000
0%
#15000
1&
1)
1%
#20000
1,
1"
0%
#25000
1%
#30000
0%
#30001
0&
1'
b1 *
1(
#35000
1!
1-
1%
#40000
0,
0"
0%
#40001
1&
0'
b10 *
0(
#45000
0!
0-
1%
#50000
1,
1"
0%
#50001
0&
1'
b11 *
1(
#55000
1!
1-
1%
#60000
0,
0"
0%
#60001
1$
1&
0'
b100 *
0(
#65000
0!
0-
1.
1%
#65001
0$
#70000
1,
0%
#70001
0&
1'
b101 *
1(
#75000
1!
1-
1%
#80000
0,
1"
0%
#85000
0!
1%
#90000
0%
#95000
1%
#100000
0%
#100001
