{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653986111253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653986111253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 10:35:11 2022 " "Processing started: Tue May 31 10:35:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653986111253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986111253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_dsp_design_top -c DE2_115_dsp_design_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_dsp_design_top -c DE2_115_dsp_design_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986111253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653986112166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653986112166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_1mhz_st.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_1mhz_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_1MHz_st " "Found entity 1: NCO_1MHz_st" {  } { { "NCO_1MHz_st.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/NCO_1MHz_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_1mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_1MHz " "Found entity 1: NCO_1MHz" {  } { { "NCO_1MHz.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/NCO_1MHz.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_10mhz_st.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_10mhz_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_10MHz_st " "Found entity 1: NCO_10MHz_st" {  } { { "NCO_10MHz_st.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/NCO_10MHz_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_10mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_10mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_10MHz " "Found entity 1: NCO_10MHz" {  } { { "NCO_10MHz.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/NCO_10MHz.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/add.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_110 " "Found design unit 1: auk_dspip_lib_pkg_fir_110" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_110 " "Found design unit 1: auk_dspip_math_pkg_fir_110" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119810 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_110-body " "Found design unit 2: auk_dspip_math_pkg_fir_110-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_3mhz_low_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_3mhz_low_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHz_low_st " "Found entity 1: FIR_3MHz_low_st" {  } { { "fir_3mhz_low_st.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_3mhz_low_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_3mhz_low_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_3MHz_low_ast-struct " "Found design unit 1: FIR_3MHz_low_ast-struct" {  } { { "fir_3mhz_low_ast.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119821 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHz_low_ast " "Found entity 1: FIR_3MHz_low_ast" {  } { { "fir_3mhz_low_ast.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_3mhz_low.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_3mhz_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_3MHz_low " "Found entity 1: FIR_3MHz_low" {  } { { "fir_3mhz_low.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_1 " "Found entity 1: sine_1" {  } { { "sine_1.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/sine_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_10.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_10 " "Found entity 1: sine_10" {  } { { "sine_10.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/sine_10.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file p_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_sine " "Found entity 1: p_sine" {  } { { "p_sine.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/p_sine.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_a " "Found entity 1: a2d_data_a" {  } { { "a2d_data_a.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/a2d_data_a.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_b.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_b " "Found entity 1: a2d_data_b" {  } { { "a2d_data_b.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/a2d_data_b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_out " "Found entity 1: fir_out" {  } { { "fir_out.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_out.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_audio/synthesis/sram_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_audio/synthesis/sram_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_audio " "Found entity 1: sram_audio" {  } { { "sram_audio/synthesis/sram_audio.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/sram_audio/synthesis/sram_audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_audio/synthesis/submodules/sram_audio_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_audio/synthesis/submodules/sram_audio_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_audio_sram_0 " "Found entity 1: sram_audio_sram_0" {  } { { "sram_audio/synthesis/submodules/sram_audio_sram_0.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/sram_audio/synthesis/submodules/sram_audio_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986119836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115_dsp_design_top.v(538) " "Verilog HDL warning at de2_115_dsp_design_top.v(538): extended using \"x\" or \"z\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 538 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1653986119936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_dsp_design_top.v 1 1 " "Using design file de2_115_dsp_design_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_dsp_design_top " "Found entity 1: DE2_115_dsp_design_top" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986119937 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653986119937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_dsp_design_top " "Elaborating entity \"DE2_115_dsp_design_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653986119945 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "o_sine de2_115_dsp_design_top.v(504) " "Verilog HDL warning at de2_115_dsp_design_top.v(504): object o_sine used but never assigned" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 504 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1653986119946 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 1 de2_115_dsp_design_top.v(530) " "Verilog HDL assignment warning at de2_115_dsp_design_top.v(530): truncated value with size 14 to match size of target (1)" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653986119947 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "o_sine 0 de2_115_dsp_design_top.v(504) " "Net \"o_sine\" at de2_115_dsp_design_top.v(504) has no driver or initial value, using a default initial value '0'" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 504 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653986119951 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] de2_115_dsp_design_top.v(290) " "Output port \"LEDG\[8\]\" at de2_115_dsp_design_top.v(290) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119951 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de2_115_dsp_design_top.v(291) " "Output port \"LEDR\" at de2_115_dsp_design_top.v(291) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119951 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4_D de2_115_dsp_design_top.v(304) " "Output port \"HEX4_D\" at de2_115_dsp_design_top.v(304) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119951 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5_D de2_115_dsp_design_top.v(305) " "Output port \"HEX5_D\" at de2_115_dsp_design_top.v(305) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119951 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6_D de2_115_dsp_design_top.v(306) " "Output port \"HEX6_D\" at de2_115_dsp_design_top.v(306) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119951 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7_D de2_115_dsp_design_top.v(307) " "Output port \"HEX7_D\" at de2_115_dsp_design_top.v(307) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 307 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119951 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de2_115_dsp_design_top.v(336) " "Output port \"VGA_B\" at de2_115_dsp_design_top.v(336) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119951 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de2_115_dsp_design_top.v(339) " "Output port \"VGA_G\" at de2_115_dsp_design_top.v(339) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 339 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de2_115_dsp_design_top.v(341) " "Output port \"VGA_R\" at de2_115_dsp_design_top.v(341) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET0_TX_DATA de2_115_dsp_design_top.v(375) " "Output port \"NET0_TX_DATA\" at de2_115_dsp_design_top.v(375) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET1_TX_DATA de2_115_dsp_design_top.v(394) " "Output port \"NET1_TX_DATA\" at de2_115_dsp_design_top.v(394) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 394 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_n de2_115_dsp_design_top.v(408) " "Output port \"OTG_DACK_n\" at de2_115_dsp_design_top.v(408) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 408 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de2_115_dsp_design_top.v(422) " "Output port \"DRAM_ADDR\" at de2_115_dsp_design_top.v(422) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de2_115_dsp_design_top.v(423) " "Output port \"DRAM_BA\" at de2_115_dsp_design_top.v(423) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 423 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de2_115_dsp_design_top.v(429) " "Output port \"DRAM_DQM\" at de2_115_dsp_design_top.v(429) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 429 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR de2_115_dsp_design_top.v(434) " "Output port \"SRAM_ADDR\" at de2_115_dsp_design_top.v(434) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_ADDR de2_115_dsp_design_top.v(443) " "Output port \"FLASH_ADDR\" at de2_115_dsp_design_top.v(443) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT de2_115_dsp_design_top.v(287) " "Output port \"SMA_CLKOUT\" at de2_115_dsp_design_top.v(287) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de2_115_dsp_design_top.v(312) " "Output port \"LCD_EN\" at de2_115_dsp_design_top.v(312) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 312 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de2_115_dsp_design_top.v(314) " "Output port \"LCD_RS\" at de2_115_dsp_design_top.v(314) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 314 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de2_115_dsp_design_top.v(315) " "Output port \"LCD_RW\" at de2_115_dsp_design_top.v(315) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS de2_115_dsp_design_top.v(318) " "Output port \"UART_CTS\" at de2_115_dsp_design_top.v(318) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 318 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD de2_115_dsp_design_top.v(321) " "Output port \"UART_TXD\" at de2_115_dsp_design_top.v(321) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_n de2_115_dsp_design_top.v(337) " "Output port \"VGA_BLANK_n\" at de2_115_dsp_design_top.v(337) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de2_115_dsp_design_top.v(338) " "Output port \"VGA_CLK\" at de2_115_dsp_design_top.v(338) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119952 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de2_115_dsp_design_top.v(340) " "Output port \"VGA_HS\" at de2_115_dsp_design_top.v(340) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_n de2_115_dsp_design_top.v(342) " "Output port \"VGA_SYNC_n\" at de2_115_dsp_design_top.v(342) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de2_115_dsp_design_top.v(343) " "Output port \"VGA_VS\" at de2_115_dsp_design_top.v(343) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 343 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET0_GTX_CLK de2_115_dsp_design_top.v(362) " "Output port \"NET0_GTX_CLK\" at de2_115_dsp_design_top.v(362) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET0_MDC de2_115_dsp_design_top.v(365) " "Output port \"NET0_MDC\" at de2_115_dsp_design_top.v(365) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 365 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET0_RESET_n de2_115_dsp_design_top.v(367) " "Output port \"NET0_RESET_n\" at de2_115_dsp_design_top.v(367) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 367 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET0_TX_EN de2_115_dsp_design_top.v(376) " "Output port \"NET0_TX_EN\" at de2_115_dsp_design_top.v(376) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 376 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET0_TX_ER de2_115_dsp_design_top.v(377) " "Output port \"NET0_TX_ER\" at de2_115_dsp_design_top.v(377) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET1_GTX_CLK de2_115_dsp_design_top.v(381) " "Output port \"NET1_GTX_CLK\" at de2_115_dsp_design_top.v(381) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET1_MDC de2_115_dsp_design_top.v(384) " "Output port \"NET1_MDC\" at de2_115_dsp_design_top.v(384) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET1_RESET_n de2_115_dsp_design_top.v(386) " "Output port \"NET1_RESET_n\" at de2_115_dsp_design_top.v(386) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET1_TX_EN de2_115_dsp_design_top.v(395) " "Output port \"NET1_TX_EN\" at de2_115_dsp_design_top.v(395) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET1_TX_ER de2_115_dsp_design_top.v(396) " "Output port \"NET1_TX_ER\" at de2_115_dsp_design_top.v(396) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD0_RESET_n de2_115_dsp_design_top.v(402) " "Output port \"TD0_RESET_n\" at de2_115_dsp_design_top.v(402) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_n de2_115_dsp_design_top.v(407) " "Output port \"OTG_CS_n\" at de2_115_dsp_design_top.v(407) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_OE_n de2_115_dsp_design_top.v(414) " "Output port \"OTG_OE_n\" at de2_115_dsp_design_top.v(414) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 414 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RESET_n de2_115_dsp_design_top.v(415) " "Output port \"OTG_RESET_n\" at de2_115_dsp_design_top.v(415) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 415 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119953 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_n de2_115_dsp_design_top.v(416) " "Output port \"OTG_WE_n\" at de2_115_dsp_design_top.v(416) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 416 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_n de2_115_dsp_design_top.v(424) " "Output port \"DRAM_CAS_n\" at de2_115_dsp_design_top.v(424) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 424 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de2_115_dsp_design_top.v(425) " "Output port \"DRAM_CKE\" at de2_115_dsp_design_top.v(425) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 425 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de2_115_dsp_design_top.v(426) " "Output port \"DRAM_CLK\" at de2_115_dsp_design_top.v(426) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 426 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_n de2_115_dsp_design_top.v(427) " "Output port \"DRAM_CS_n\" at de2_115_dsp_design_top.v(427) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 427 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_n de2_115_dsp_design_top.v(430) " "Output port \"DRAM_RAS_n\" at de2_115_dsp_design_top.v(430) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 430 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_n de2_115_dsp_design_top.v(431) " "Output port \"DRAM_WE_n\" at de2_115_dsp_design_top.v(431) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 431 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_n de2_115_dsp_design_top.v(435) " "Output port \"SRAM_CE_n\" at de2_115_dsp_design_top.v(435) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 435 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_n de2_115_dsp_design_top.v(437) " "Output port \"SRAM_LB_n\" at de2_115_dsp_design_top.v(437) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 437 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_n de2_115_dsp_design_top.v(438) " "Output port \"SRAM_OE_n\" at de2_115_dsp_design_top.v(438) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 438 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_n de2_115_dsp_design_top.v(439) " "Output port \"SRAM_UB_n\" at de2_115_dsp_design_top.v(439) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 439 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_n de2_115_dsp_design_top.v(440) " "Output port \"SRAM_WE_n\" at de2_115_dsp_design_top.v(440) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 440 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_CE_n de2_115_dsp_design_top.v(444) " "Output port \"FLASH_CE_n\" at de2_115_dsp_design_top.v(444) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 444 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_OE_n de2_115_dsp_design_top.v(446) " "Output port \"FLASH_OE_n\" at de2_115_dsp_design_top.v(446) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 446 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_RESET_n de2_115_dsp_design_top.v(447) " "Output port \"FLASH_RESET_n\" at de2_115_dsp_design_top.v(447) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 447 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_WE_n de2_115_dsp_design_top.v(449) " "Output port \"FLASH_WE_n\" at de2_115_dsp_design_top.v(449) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 449 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_WP_n de2_115_dsp_design_top.v(450) " "Output port \"FLASH_WP_n\" at de2_115_dsp_design_top.v(450) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 450 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_DIN de2_115_dsp_design_top.v(466) " "Output port \"AIC_DIN\" at de2_115_dsp_design_top.v(466) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 466 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_SPI_CS de2_115_dsp_design_top.v(470) " "Output port \"AIC_SPI_CS\" at de2_115_dsp_design_top.v(470) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 470 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119954 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_XCLK de2_115_dsp_design_top.v(471) " "Output port \"AIC_XCLK\" at de2_115_dsp_design_top.v(471) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 471 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119955 "|DE2_115_dsp_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLKOUT0 de2_115_dsp_design_top.v(473) " "Output port \"CLKOUT0\" at de2_115_dsp_design_top.v(473) has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 473 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653986119955 "|DE2_115_dsp_design_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "de2_115_dsp_design_top.v" "pll_inst" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986119986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2500 " "Parameter \"clk1_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 5000 " "Parameter \"clk2_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 7500 " "Parameter \"clk3_phase_shift\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986120075 ""}  } { { "pll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653986120075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986120128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986120128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_3MHz_low FIR_3MHz_low:FIR_3MHz_low_inst " "Elaborating entity \"FIR_3MHz_low\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\"" {  } { { "de2_115_dsp_design_top.v" "FIR_3MHz_low_inst" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_3MHz_low_ast FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst " "Elaborating entity \"FIR_3MHz_low_ast\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\"" {  } { { "fir_3mhz_low.v" "FIR_3MHz_low_ast_inst" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_110.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_110-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_110-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_110.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986120285 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_110 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_110" {  } { { "auk_dspip_avalon_streaming_sink_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_110.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986120285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986120285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_110 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_110\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\"" {  } { { "fir_3mhz_low_ast.vhd" "sink" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_110.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_110.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b6j1 " "Found entity 1: scfifo_b6j1" {  } { { "db/scfifo_b6j1.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/scfifo_b6j1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986120675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986120675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b6j1 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated " "Elaborating entity \"scfifo_b6j1\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_vf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vf81 " "Found entity 1: a_dpfifo_vf81" {  } { { "db/a_dpfifo_vf81.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/a_dpfifo_vf81.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986120698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986120698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vf81 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo " "Elaborating entity \"a_dpfifo_vf81\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\"" {  } { { "db/scfifo_b6j1.tdf" "dpfifo" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/scfifo_b6j1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8j1 " "Found entity 1: altsyncram_m8j1" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/altsyncram_m8j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986120754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986120754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m8j1 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|altsyncram_m8j1:FIFOram " "Elaborating entity \"altsyncram_m8j1\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|altsyncram_m8j1:FIFOram\"" {  } { { "db/a_dpfifo_vf81.tdf" "FIFOram" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/a_dpfifo_vf81.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cmpr_gs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986120817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986120817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_vf81.tdf" "almost_full_comparer" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/a_dpfifo_vf81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_vf81.tdf" "two_comparison" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/a_dpfifo_vf81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986120876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986120876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_vf81.tdf" "rd_ptr_msb" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/a_dpfifo_vf81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986120929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986120929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_vf81.tdf" "usedw_counter" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/a_dpfifo_vf81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986120983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986120983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_sink_fir_110:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b6j1:auto_generated\|a_dpfifo_vf81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_vf81.tdf" "wr_ptr" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/a_dpfifo_vf81.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986120983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_source_fir_110.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_110-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_110-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_110.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986121101 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_110 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_110" {  } { { "auk_dspip_avalon_streaming_source_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_110.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986121101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986121101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_110 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_source_fir_110:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_110\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_source_fir_110:source\"" {  } { { "fir_3mhz_low_ast.vhd" "source" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986121136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_110-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_110-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986121271 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_110 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_110" {  } { { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986121271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986121271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_110 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_110\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl\"" {  } { { "fir_3mhz_low_ast.vhd" "intf_ctrl" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_ast.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986121305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_3MHz_low_st FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore " "Elaborating entity \"FIR_3MHz_low_st\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\"" {  } { { "fir_3mhz_low_ast.vhd" "fircore" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986121350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/tdl_da_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Found entity 1: tdl_da_lc" {  } { { "tdl_da_lc.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986121552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986121552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|tdl_da_lc:Utdldalc0n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|tdl_da_lc:Utdldalc0n\"" {  } { { "fir_3mhz_low_st.v" "Utdldalc0n" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986121588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_cen " "Found entity 1: sadd_cen" {  } { { "sadd_cen.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/sadd_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986122979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986122979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_cen:U_0_sym_add " "Elaborating entity \"sadd_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_cen:U_0_sym_add\"" {  } { { "fir_3mhz_low_st.v" "U_0_sym_add" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986123014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/rom_lut_r_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_lut_r_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lut_r_cen " "Found entity 1: rom_lut_r_cen" {  } { { "rom_lut_r_cen.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/rom_lut_r_cen.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986123778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986123778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur0_n_0_pp" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986123814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur0_n_14_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur0_n_14_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur0_n_14_pp" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986124358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur1_n_0_pp" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986124406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur1_n_14_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur1_n_14_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur1_n_14_pp" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986124906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur2_n_0_pp" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986124947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur2_n_14_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur2_n_14_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur2_n_14_pp" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986125454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur3_n_0_pp" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986125502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur3_n_14_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur3_n_14_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur3_n_14_pp" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986126006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur4_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur4_n_0_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur4_n_0_pp" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986126063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur4_n_14_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rom_lut_r_cen:Ur4_n_14_pp\"" {  } { { "fir_3mhz_low_st.v" "Ur4_n_14_pp" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986126574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_lpm_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_lpm_cen " "Found entity 1: sadd_lpm_cen" {  } { { "sadd_lpm_cen.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/sadd_lpm_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986126670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986126670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_0_lut_l_0_n_0_n" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986126705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_0_lut_l_1_n_0_n" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986127040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_0_lut_l_2_n_0_n" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986127196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_0_lut_l_3_n_0_n" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986127274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_cen_l_0_n_0_n" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986129406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_cen_l_1_n_0_n" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986129515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|sadd_lpm_cen:Uadd_cen_l_2_n_0_n\"" {  } { { "fir_3mhz_low_st.v" "Uadd_cen_l_2_n_0_n" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986129595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mac_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Found entity 1: mac_tl" {  } { { "mac_tl.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986129684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986129684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|mac_tl:Umtl " "Elaborating entity \"mac_tl\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|mac_tl:Umtl\"" {  } { { "fir_3mhz_low_st.v" "Umtl" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986129716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/rnd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/rnd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 rnd_dat " "Found entity 1: rnd_dat" {  } { { "rnd_dat.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/rnd_dat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986129908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986129908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rnd_dat FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rnd_dat:Urnd " "Elaborating entity \"rnd_dat\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|rnd_dat:Urnd\"" {  } { { "fir_3mhz_low_st.v" "Urnd" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986129941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/par_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_ctrl " "Found entity 1: par_ctrl" {  } { { "par_ctrl.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/par_ctrl.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986130073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986130073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_ctrl FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|par_ctrl:Uctrl " "Elaborating entity \"par_ctrl\" for hierarchy \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|FIR_3MHz_low_st:fircore\|par_ctrl:Uctrl\"" {  } { { "fir_3mhz_low_st.v" "Uctrl" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_3mhz_low_st.v" 2423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2d_data_a a2d_data_a:a2d_data_a_inst " "Elaborating entity \"a2d_data_a\" for hierarchy \"a2d_data_a:a2d_data_a_inst\"" {  } { { "de2_115_dsp_design_top.v" "a2d_data_a_inst" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_a.v" "altsource_probe_component" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/a2d_data_a.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_a.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/a2d_data_a.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id a2da " "Parameter \"instance_id\" = \"a2da\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Parameter \"probe_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130190 ""}  } { { "a2d_data_a.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/a2d_data_a.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653986130190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2d_data_b a2d_data_b:a2d_data_b_inst " "Elaborating entity \"a2d_data_b\" for hierarchy \"a2d_data_b:a2d_data_b_inst\"" {  } { { "de2_115_dsp_design_top.v" "a2d_data_b_inst" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_b.v" "altsource_probe_component" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/a2d_data_b.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_b.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/a2d_data_b.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id a2db " "Parameter \"instance_id\" = \"a2db\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Parameter \"probe_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130678 ""}  } { { "a2d_data_b.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/a2d_data_b.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653986130678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"a2d_data_b:a2d_data_b_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_out fir_out:fir_out_inst " "Elaborating entity \"fir_out\" for hierarchy \"fir_out:fir_out_inst\"" {  } { { "de2_115_dsp_design_top.v" "fir_out_inst" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe fir_out:fir_out_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\"" {  } { { "fir_out.v" "altsource_probe_component" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_out.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_out:fir_out_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\"" {  } { { "fir_out.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_out.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_out:fir_out_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id fir0 " "Parameter \"instance_id\" = \"fir0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Parameter \"probe_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986130730 ""}  } { { "fir_out.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_out.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653986130730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"fir_out:fir_out_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986130744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ua24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ua24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ua24 " "Found entity 1: altsyncram_ua24" {  } { { "db/altsyncram_ua24.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/altsyncram_ua24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986132784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986132784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986132981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986132981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986133077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986133077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986133197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986133197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986133250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986133250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986133324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986133324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986133414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986133414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986133467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986133467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986133536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986133536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986133593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986133593 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986133692 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1653986133815 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.31.10:35:36 Progress: Loading sld30835074/alt_sld_fab_wrapper_hw.tcl " "2022.05.31.10:35:36 Progress: Loading sld30835074/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986136603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986138471 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986138580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986140735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986140839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986140958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986141094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986141103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986141104 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1653986141778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30835074/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld30835074/alt_sld_fab.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/ip/sld30835074/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986141991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986141991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986142112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986142112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986142115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986142115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986142179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986142179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986142278 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986142278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986142278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/ip/sld30835074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653986142363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986142363 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FIR_Compiler (6AF7_0012) " "\"FIR_Compiler (6AF7_0012)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1653986146787 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1653986146787 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "FIR MegaCore v6.1 " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature FIR MegaCore v6.1" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signal datao will go low when the evaluation time expires " "The output signal datao will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1653986146831 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals data_out will go low when the evaluation time expires " "The output signals data_out will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1653986146831 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1653986146831 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1653986146831 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1653986146832 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1653986146832 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_SCLK " "Inserted always-enabled tri-state buffer between \"AD_SCLK\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 453 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653986147000 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_SDIO " "Inserted always-enabled tri-state buffer between \"AD_SDIO\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 454 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653986147000 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 476 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653986147000 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 477 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653986147000 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 478 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653986147000 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 479 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1653986147000 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1653986147000 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "bidirectional pin \"PS2_KBCLK\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 324 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "bidirectional pin \"PS2_KBDAT\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "bidirectional pin \"PS2_MSCLK\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 326 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "bidirectional pin \"PS2_MSDAT\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 327 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "NET0_MDIO " "bidirectional pin \"NET0_MDIO\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 366 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "NET1_MDIO " "bidirectional pin \"NET1_MDIO\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "bidirectional pin \"OTG_FSPEED\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 411 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "bidirectional pin \"OTG_LSPEED\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 413 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_BCLK " "bidirectional pin \"AIC_BCLK\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 465 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_LRCIN " "bidirectional pin \"AIC_LRCIN\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 468 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_LRCOUT " "bidirectional pin \"AIC_LRCOUT\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 469 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "J1_152 " "bidirectional pin \"J1_152\" has no driver" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 480 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1653986147001 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1653986147001 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 71 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 72 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1653986147032 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1653986147032 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 453 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986147641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_SDIO~synth " "Node \"AD_SDIO~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 454 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986147641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 476 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986147641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 477 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986147641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 478 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986147641 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 479 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986147641 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653986147641 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[4\] GND " "Pin \"HEX0_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[5\] GND " "Pin \"HEX0_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[6\] VCC " "Pin \"HEX0_D\[6\]\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[4\] GND " "Pin \"HEX1_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[5\] GND " "Pin \"HEX1_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[6\] VCC " "Pin \"HEX1_D\[6\]\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[4\] GND " "Pin \"HEX2_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[5\] GND " "Pin \"HEX2_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[6\] VCC " "Pin \"HEX2_D\[6\]\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[0\] GND " "Pin \"HEX4_D\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX4_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[1\] GND " "Pin \"HEX4_D\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[2\] GND " "Pin \"HEX4_D\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX4_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[3\] GND " "Pin \"HEX4_D\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX4_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[4\] GND " "Pin \"HEX4_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX4_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[5\] GND " "Pin \"HEX4_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX4_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[6\] GND " "Pin \"HEX4_D\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX4_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[0\] GND " "Pin \"HEX5_D\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[1\] GND " "Pin \"HEX5_D\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[2\] GND " "Pin \"HEX5_D\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[3\] GND " "Pin \"HEX5_D\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[4\] GND " "Pin \"HEX5_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[5\] GND " "Pin \"HEX5_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[6\] GND " "Pin \"HEX5_D\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[0\] GND " "Pin \"HEX6_D\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX6_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[1\] GND " "Pin \"HEX6_D\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX6_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[2\] GND " "Pin \"HEX6_D\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX6_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[3\] GND " "Pin \"HEX6_D\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX6_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[4\] GND " "Pin \"HEX6_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX6_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[5\] GND " "Pin \"HEX6_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX6_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[6\] GND " "Pin \"HEX6_D\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX6_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[0\] GND " "Pin \"HEX7_D\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[1\] GND " "Pin \"HEX7_D\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[2\] GND " "Pin \"HEX7_D\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[3\] GND " "Pin \"HEX7_D\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[4\] GND " "Pin \"HEX7_D\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[5\] GND " "Pin \"HEX7_D\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[6\] GND " "Pin \"HEX7_D\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|HEX7_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 312 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 313 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_n GND " "Pin \"VGA_BLANK_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_BLANK_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_n GND " "Pin \"VGA_SYNC_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_SYNC_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 343 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET0_GTX_CLK GND " "Pin \"NET0_GTX_CLK\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET0_MDC GND " "Pin \"NET0_MDC\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET0_RESET_n GND " "Pin \"NET0_RESET_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET0_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET0_TX_DATA\[0\] GND " "Pin \"NET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET0_TX_DATA\[1\] GND " "Pin \"NET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET0_TX_DATA\[2\] GND " "Pin \"NET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET0_TX_DATA\[3\] GND " "Pin \"NET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET0_TX_EN GND " "Pin \"NET0_TX_EN\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET0_TX_ER GND " "Pin \"NET0_TX_ER\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET1_GTX_CLK GND " "Pin \"NET1_GTX_CLK\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET1_MDC GND " "Pin \"NET1_MDC\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET1_RESET_n GND " "Pin \"NET1_RESET_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET1_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET1_TX_DATA\[0\] GND " "Pin \"NET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET1_TX_DATA\[1\] GND " "Pin \"NET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET1_TX_DATA\[2\] GND " "Pin \"NET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET1_TX_DATA\[3\] GND " "Pin \"NET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET1_TX_EN GND " "Pin \"NET1_TX_EN\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET1_TX_ER GND " "Pin \"NET1_TX_ER\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|NET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD0_RESET_n GND " "Pin \"TD0_RESET_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|TD0_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_n GND " "Pin \"OTG_CS_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|OTG_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_n\[0\] GND " "Pin \"OTG_DACK_n\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|OTG_DACK_n[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_n\[1\] GND " "Pin \"OTG_DACK_n\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|OTG_DACK_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_OE_n GND " "Pin \"OTG_OE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 414 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|OTG_OE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RESET_n GND " "Pin \"OTG_RESET_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|OTG_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_n GND " "Pin \"OTG_WE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 416 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|OTG_WE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 423 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 423 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_n GND " "Pin \"DRAM_CAS_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 424 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_CAS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 425 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 426 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_n GND " "Pin \"DRAM_CS_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 427 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 429 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 429 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 429 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 429 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_n GND " "Pin \"DRAM_RAS_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 430 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_RAS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_n GND " "Pin \"DRAM_WE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DRAM_WE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_n GND " "Pin \"SRAM_CE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 435 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_CE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_n GND " "Pin \"SRAM_LB_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_LB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_n GND " "Pin \"SRAM_OE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 438 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_OE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_n GND " "Pin \"SRAM_UB_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 439 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_UB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_n GND " "Pin \"SRAM_WE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|SRAM_WE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[0\] GND " "Pin \"FLASH_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[1\] GND " "Pin \"FLASH_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[2\] GND " "Pin \"FLASH_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[3\] GND " "Pin \"FLASH_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[4\] GND " "Pin \"FLASH_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[5\] GND " "Pin \"FLASH_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[6\] GND " "Pin \"FLASH_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[7\] GND " "Pin \"FLASH_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[8\] GND " "Pin \"FLASH_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[9\] GND " "Pin \"FLASH_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[10\] GND " "Pin \"FLASH_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[11\] GND " "Pin \"FLASH_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[12\] GND " "Pin \"FLASH_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[13\] GND " "Pin \"FLASH_ADDR\[13\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[14\] GND " "Pin \"FLASH_ADDR\[14\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[15\] GND " "Pin \"FLASH_ADDR\[15\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[16\] GND " "Pin \"FLASH_ADDR\[16\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[17\] GND " "Pin \"FLASH_ADDR\[17\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[18\] GND " "Pin \"FLASH_ADDR\[18\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[19\] GND " "Pin \"FLASH_ADDR\[19\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[20\] GND " "Pin \"FLASH_ADDR\[20\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[21\] GND " "Pin \"FLASH_ADDR\[21\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_ADDR\[22\] GND " "Pin \"FLASH_ADDR\[22\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_CE_n GND " "Pin \"FLASH_CE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 444 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_CE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_OE_n GND " "Pin \"FLASH_OE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 446 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_OE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_RESET_n GND " "Pin \"FLASH_RESET_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 447 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_WE_n GND " "Pin \"FLASH_WE_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 449 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_WE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_WP_n GND " "Pin \"FLASH_WP_n\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|FLASH_WP_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 457 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 459 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 462 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 464 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_DIN GND " "Pin \"AIC_DIN\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 466 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|AIC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_SPI_CS GND " "Pin \"AIC_SPI_CS\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 470 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|AIC_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_XCLK GND " "Pin \"AIC_XCLK\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 471 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|AIC_XCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLKOUT0 GND " "Pin \"CLKOUT0\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 473 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[0\] GND " "Pin \"DA\[0\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[1\] GND " "Pin \"DA\[1\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[2\] GND " "Pin \"DA\[2\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[3\] GND " "Pin \"DA\[3\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[4\] GND " "Pin \"DA\[4\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[5\] GND " "Pin \"DA\[5\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[6\] GND " "Pin \"DA\[6\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[7\] GND " "Pin \"DA\[7\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[8\] GND " "Pin \"DA\[8\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[9\] GND " "Pin \"DA\[9\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[10\] GND " "Pin \"DA\[10\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[11\] GND " "Pin \"DA\[11\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[12\] GND " "Pin \"DA\[12\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[13\] GND " "Pin \"DA\[13\]\" is stuck at GND" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653986147643 "|DE2_115_dsp_design_top|DA[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653986147643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986147849 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl\|stall_reg " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"FIR_3MHz_low:FIR_3MHz_low_inst\|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst\|auk_dspip_avalon_streaming_controller_fir_110:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_110.vhd" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_110.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1653986149104 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1653986149104 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653986149166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986149412 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sram_audio 19 " "Ignored 19 assignments for entity \"sram_audio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1653986149776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/DE2_115_dsp_design_top.map.smsg " "Generated suppressed messages file C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/DE2_115_dsp_design_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986150450 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 117 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1653986152097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653986152189 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653986152189 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/pll.v" 107 0 0 } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 585 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1653986152476 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "86 " "Design contains 86 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50\[1\] " "No output dependent on input pin \"OSC_50\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 283 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|OSC_50[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50\[2\] " "No output dependent on input pin \"OSC_50\[2\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 283 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|OSC_50[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 319 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 320 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_n " "No output dependent on input pin \"SD_WP_n\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 333 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|SD_WP_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_INT_n " "No output dependent on input pin \"NET0_INT_n\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_INT_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_LINK100 " "No output dependent on input pin \"NET0_LINK100\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_RX_CLK " "No output dependent on input pin \"NET0_RX_CLK\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_RX_COL " "No output dependent on input pin \"NET0_RX_COL\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 369 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_RX_CRS " "No output dependent on input pin \"NET0_RX_CRS\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_RX_DATA\[0\] " "No output dependent on input pin \"NET0_RX_DATA\[0\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_RX_DATA\[1\] " "No output dependent on input pin \"NET0_RX_DATA\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_RX_DATA\[2\] " "No output dependent on input pin \"NET0_RX_DATA\[2\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_RX_DATA\[3\] " "No output dependent on input pin \"NET0_RX_DATA\[3\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_RX_DV " "No output dependent on input pin \"NET0_RX_DV\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 372 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_RX_ER " "No output dependent on input pin \"NET0_RX_ER\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 373 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET0_TX_CLK " "No output dependent on input pin \"NET0_TX_CLK\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NETCLK_25 " "No output dependent on input pin \"NETCLK_25\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_INT_n " "No output dependent on input pin \"NET1_INT_n\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 382 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_INT_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_LINK100 " "No output dependent on input pin \"NET1_LINK100\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 383 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_RX_CLK " "No output dependent on input pin \"NET1_RX_CLK\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_RX_COL " "No output dependent on input pin \"NET1_RX_COL\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 388 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_RX_CRS " "No output dependent on input pin \"NET1_RX_CRS\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 389 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_RX_DATA\[0\] " "No output dependent on input pin \"NET1_RX_DATA\[0\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_RX_DATA\[1\] " "No output dependent on input pin \"NET1_RX_DATA\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_RX_DATA\[2\] " "No output dependent on input pin \"NET1_RX_DATA\[2\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_RX_DATA\[3\] " "No output dependent on input pin \"NET1_RX_DATA\[3\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_RX_DV " "No output dependent on input pin \"NET1_RX_DV\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 391 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_RX_ER " "No output dependent on input pin \"NET1_RX_ER\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 392 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET1_TX_CLK " "No output dependent on input pin \"NET1_TX_CLK\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 393 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|NET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_CLK27 " "No output dependent on input pin \"TD0_CLK27\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 399 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_DATA\[0\] " "No output dependent on input pin \"TD0_DATA\[0\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_DATA\[1\] " "No output dependent on input pin \"TD0_DATA\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_DATA\[2\] " "No output dependent on input pin \"TD0_DATA\[2\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_DATA\[3\] " "No output dependent on input pin \"TD0_DATA\[3\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_DATA\[4\] " "No output dependent on input pin \"TD0_DATA\[4\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_DATA\[5\] " "No output dependent on input pin \"TD0_DATA\[5\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_DATA\[6\] " "No output dependent on input pin \"TD0_DATA\[6\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_DATA\[7\] " "No output dependent on input pin \"TD0_DATA\[7\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_HS " "No output dependent on input pin \"TD0_HS\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 401 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD0_VS " "No output dependent on input pin \"TD0_VS\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 403 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|TD0_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_A\[0\] " "No output dependent on input pin \"OTG_A\[0\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 406 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|OTG_A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_A\[1\] " "No output dependent on input pin \"OTG_A\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 406 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|OTG_A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 410 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 410 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLASH_RY " "No output dependent on input pin \"FLASH_RY\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 448 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|FLASH_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[0\] " "No output dependent on input pin \"ADB_D\[0\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[1\] " "No output dependent on input pin \"ADB_D\[1\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[2\] " "No output dependent on input pin \"ADB_D\[2\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[3\] " "No output dependent on input pin \"ADB_D\[3\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[4\] " "No output dependent on input pin \"ADB_D\[4\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[5\] " "No output dependent on input pin \"ADB_D\[5\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[6\] " "No output dependent on input pin \"ADB_D\[6\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[7\] " "No output dependent on input pin \"ADB_D\[7\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[8\] " "No output dependent on input pin \"ADB_D\[8\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[9\] " "No output dependent on input pin \"ADB_D\[9\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[10\] " "No output dependent on input pin \"ADB_D\[10\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[11\] " "No output dependent on input pin \"ADB_D\[11\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[12\] " "No output dependent on input pin \"ADB_D\[12\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_D\[13\] " "No output dependent on input pin \"ADB_D\[13\]\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_DCO " "No output dependent on input pin \"ADB_DCO\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 461 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|ADB_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIC_DOUT " "No output dependent on input pin \"AIC_DOUT\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|AIC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKIN1 " "No output dependent on input pin \"CLKIN1\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 472 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|CLKIN1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XT_IN_N " "No output dependent on input pin \"XT_IN_N\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 481 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|XT_IN_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XT_IN_P " "No output dependent on input pin \"XT_IN_P\"" {  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 482 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653986152769 "|DE2_115_dsp_design_top|XT_IN_P"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653986152769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5219 " "Implemented 5219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "113 " "Implemented 113 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653986152772 ""} { "Info" "ICUT_CUT_TM_OPINS" "265 " "Implemented 265 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653986152772 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "108 " "Implemented 108 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653986152772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4675 " "Implemented 4675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653986152772 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653986152772 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1653986152772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653986152772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 437 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 437 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653986152840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 10:35:52 2022 " "Processing ended: Tue May 31 10:35:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653986152840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653986152840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653986152840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653986152840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653986154165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653986154166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 10:35:53 2022 " "Processing started: Tue May 31 10:35:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653986154166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653986154166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_dsp_design_top -c DE2_115_dsp_design_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_dsp_design_top -c DE2_115_dsp_design_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653986154166 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653986154270 ""}
{ "Info" "0" "" "Project  = DE2_115_dsp_design_top" {  } {  } 0 0 "Project  = DE2_115_dsp_design_top" 0 0 "Fitter" 0 0 1653986154271 ""}
{ "Info" "0" "" "Revision = DE2_115_dsp_design_top" {  } {  } 0 0 "Revision = DE2_115_dsp_design_top" 0 0 "Fitter" 0 0 1653986154271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653986154387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653986154388 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_dsp_design_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_dsp_design_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653986154428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653986154474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653986154474 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653986154526 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 180 5000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 180 degrees (5000 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 1650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653986154526 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 270 7500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 270 degrees (7500 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653986154526 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1653986154526 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653986154793 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653986154798 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653986155391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653986155391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653986155391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653986155391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653986155391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653986155391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653986155391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653986155391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653986155391 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653986155391 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 14419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653986155414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 14421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653986155414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 14423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653986155414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 14425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653986155414 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653986155414 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653986155423 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653986156859 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653986158925 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1653986158925 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_dsp_design_top.SDC " "Reading SDC File: 'DE2_115_dsp_design_top.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1653986158982 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653986158989 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653986158989 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653986158989 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1653986158989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1653986158989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653986159061 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1653986159063 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      ADA_DCO " "  10.000      ADA_DCO" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      ADB_DCO " "  10.000      ADB_DCO" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FPGA_CLK_A_N " "  10.000 FPGA_CLK_A_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FPGA_CLK_A_P " "  10.000 FPGA_CLK_A_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FPGA_CLK_B_N " "  10.000 FPGA_CLK_B_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FPGA_CLK_B_P " "  10.000 FPGA_CLK_B_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    OSC_50\[0\] " "  20.000    OSC_50\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    OSC_50\[1\] " "  20.000    OSC_50\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    OSC_50\[2\] " "  20.000    OSC_50\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653986159063 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1653986159063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653986159582 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653986159582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653986159582 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653986159582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653986159582 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653986159582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADA_DCO~input (placed in PIN Y27 (CLK6, DIFFCLK_3p)) " "Automatically promoted node ADA_DCO~input (placed in PIN Y27 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653986159583 ""}  } { { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 14387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653986159583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653986159583 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 9804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653986159583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653986159583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 10051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653986159583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653986159583 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 9889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653986159583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653986159583 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd" 957 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 9911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653986159583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653986159583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 12563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653986159583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 12587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653986159583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 11083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653986159583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653986159583 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 11774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653986159583 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653986160443 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653986160456 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653986160456 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653986160472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653986160499 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653986160522 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653986160522 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653986160534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653986160809 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653986160821 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653986160821 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] FPGA_CLK_A_P~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"FPGA_CLK_A_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/pll.v" 107 0 0 } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 585 0 0 } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 477 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1653986161470 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] FPGA_CLK_A_N~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"FPGA_CLK_A_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/pll.v" 107 0 0 } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 585 0 0 } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 476 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1653986161472 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] FPGA_CLK_B_P~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"FPGA_CLK_B_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/pll.v" 107 0 0 } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 585 0 0 } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 479 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1653986161472 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] FPGA_CLK_B_N~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"FPGA_CLK_B_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/pll.v" 107 0 0 } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 585 0 0 } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 478 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1653986161472 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653986162957 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653986162957 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653986162957 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653986162957 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653986162957 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653986162957 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653986162957 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1653986162957 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653986162957 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653986162970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653986165109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653986165974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653986166051 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653986168643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653986168643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653986169784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653986174118 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653986174118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653986174590 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1653986174590 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653986174590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653986174592 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.10 " "Total time spent on timing analysis during the Fitter is 2.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653986174789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653986174839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653986175424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653986175427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653986176002 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653986177330 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1653986179754 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "127 Cyclone IV E " "127 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50\[1\] 3.3-V LVTTL AG14 " "Pin OSC_50\[1\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OSC_50[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50\[2\] 3.3-V LVTTL AG15 " "Pin OSC_50\[2\] uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OSC_50[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 319 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_n 3.3-V LVTTL AF14 " "Pin SD_WP_n uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_WP_n } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_n" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 333 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 346 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NET0_LINK100 3.3-V LVTTL C14 " "Pin NET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { NET0_LINK100 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_LINK100" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NETCLK_25 3.3-V LVTTL A14 " "Pin NETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { NETCLK_25 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NET1_LINK100 3.3-V LVTTL D13 " "Pin NET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { NET1_LINK100 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_LINK100" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 383 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_CLK27 3.3-V LVTTL B14 " "Pin TD0_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_CLK27 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_CLK27" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD0_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_DATA\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD0_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_DATA\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD0_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_DATA\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD0_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_DATA\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD0_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_DATA[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_DATA\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD0_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_DATA[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_DATA\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD0_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_DATA[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_DATA\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD0_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_DATA[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_DATA\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_HS 3.3-V LVTTL E5 " "Pin TD0_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_HS } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_HS" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD0_VS 3.3-V LVTTL E4 " "Pin TD0_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD0_VS } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD0_VS" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_A\[0\] 3.3-V LVTTL H7 " "Pin OTG_A\[0\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_A[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_A\[1\] 3.3-V LVTTL C3 " "Pin OTG_A\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_A[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_A\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 419 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_RY 3.3-V LVTTL Y1 " "Pin FLASH_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_RY } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RY" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 448 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLKIN1 2.5 V AH15 " "Pin CLKIN1 uses I/O standard 2.5 V at AH15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLKIN1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKIN1" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 472 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL G6 " "Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 324 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL H5 " "Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSCLK 3.3-V LVTTL G5 " "Pin PS2_MSCLK uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSDAT 3.3-V LVTTL F5 " "Pin PS2_MSDAT uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 327 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 413 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 350 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDA 3.3-V LVTTL E14 " "Pin EEP_I2C_SDA uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDA } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDA" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDA 3.3-V LVTTL A8 " "Pin I2C_SDA uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { I2C_SDA } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 359 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FLASH_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FLASH_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FLASH_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FLASH_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FLASH_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FLASH_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FLASH_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FLASH_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50\[0\] 3.3-V LVTTL Y2 " "Pin OSC_50\[0\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OSC_50[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653986180018 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1653986180018 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "108 " "Following 108 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 324 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 327 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "NET0_MDIO a permanently disabled " "Pin NET0_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { NET0_MDIO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_MDIO" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 366 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "NET1_MDIO a permanently disabled " "Pin NET1_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { NET1_MDIO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_MDIO" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 413 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 436 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_BCLK a permanently disabled " "Pin AIC_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AIC_BCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_BCLK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 465 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_LRCIN a permanently disabled " "Pin AIC_LRCIN has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AIC_LRCIN } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCIN" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 468 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_LRCOUT a permanently disabled " "Pin AIC_LRCOUT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AIC_LRCOUT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCOUT" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 469 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "J1_152 a permanently disabled " "Pin J1_152 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { J1_152 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J1_152" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 480 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 350 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDA a permanently disabled " "Pin EEP_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDA } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDA" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDA a permanently disabled " "Pin I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { I2C_SDA } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 359 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[0\] a permanently disabled " "Pin FLASH_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[1\] a permanently disabled " "Pin FLASH_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[2\] a permanently disabled " "Pin FLASH_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[3\] a permanently disabled " "Pin FLASH_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[4\] a permanently disabled " "Pin FLASH_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[5\] a permanently disabled " "Pin FLASH_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[6\] a permanently disabled " "Pin FLASH_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[7\] a permanently disabled " "Pin FLASH_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 453 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 454 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_N a permanently enabled " "Pin FPGA_CLK_A_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 476 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_P a permanently enabled " "Pin FPGA_CLK_A_P has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_P } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 477 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_N a permanently enabled " "Pin FPGA_CLK_B_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 478 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_P a permanently enabled " "Pin FPGA_CLK_B_P has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_P } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } } { "de2_115_dsp_design_top.v" "" { Text "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/de2_115_dsp_design_top.v" 479 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653986180025 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1653986180025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/DE2_115_dsp_design_top.fit.smsg " "Generated suppressed messages file C:/Users/Robin/Documents/NHLStenden/FPGA/QuartusPrimeProjects/DCC_CDRom/Examples/DE2_115_dsp_example_ChAB/DE2_115_dsp_design_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653986180471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6405 " "Peak virtual memory: 6405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653986181577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 10:36:21 2022 " "Processing ended: Tue May 31 10:36:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653986181577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653986181577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653986181577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653986181577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653986182650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653986182650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 10:36:22 2022 " "Processing started: Tue May 31 10:36:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653986182650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653986182650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_dsp_design_top -c DE2_115_dsp_design_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_dsp_design_top -c DE2_115_dsp_design_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653986182650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653986183114 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653986187012 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653986187097 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1653986187150 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1653986187389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653986187461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 10:36:27 2022 " "Processing ended: Tue May 31 10:36:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653986187461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653986187461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653986187461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653986187461 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653986188131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653986188717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653986188718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 10:36:28 2022 " "Processing started: Tue May 31 10:36:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653986188718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653986188718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_dsp_design_top -c DE2_115_dsp_design_top " "Command: quartus_sta DE2_115_dsp_design_top -c DE2_115_dsp_design_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653986188718 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653986188837 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sram_audio 19 " "Ignored 19 assignments for entity \"sram_audio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1653986189021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653986189155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653986189155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986189201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986189201 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653986189780 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1653986189780 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_dsp_design_top.SDC " "Reading SDC File: 'DE2_115_dsp_design_top.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1653986189847 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653986189851 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653986189851 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653986189851 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653986189851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1653986189851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653986189895 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653986189898 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653986189915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.824 " "Worst-case setup slack is 2.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986189998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986189998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.824               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.824               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986189998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.442               0.000 altera_reserved_tck  " "   42.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986189998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986189998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.320               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986190015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.352 " "Worst-case recovery slack is 94.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.352               0.000 altera_reserved_tck  " "   94.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986190020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 altera_reserved_tck  " "    1.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986190039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.707 " "Worst-case minimum pulse width slack is 4.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.707               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.707               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.765               0.000 ADA_DCO  " "    4.765               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.950               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.950               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.955               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.955               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 FPGA_CLK_A_N  " "    5.790               0.000 FPGA_CLK_A_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 FPGA_CLK_A_P  " "    5.790               0.000 FPGA_CLK_A_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 FPGA_CLK_B_N  " "    5.790               0.000 FPGA_CLK_B_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 FPGA_CLK_B_P  " "    5.790               0.000 FPGA_CLK_B_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ADB_DCO  " "    6.000               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 OSC_50\[0\]  " "    9.819               0.000 OSC_50\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 OSC_50\[1\]  " "   16.000               0.000 OSC_50\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 OSC_50\[2\]  " "   16.000               0.000 OSC_50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986190044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986190044 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1653986190119 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986190156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986190156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986190156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986190156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.848 ns " "Worst Case Available Settling Time: 8.848 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986190156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986190156 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653986190156 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653986190161 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653986190189 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653986190783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653986190985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.509 " "Worst-case setup slack is 3.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.509               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.509               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.124               0.000 altera_reserved_tck  " "   43.124               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986191036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.329               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986191053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.853 " "Worst-case recovery slack is 94.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.853               0.000 altera_reserved_tck  " "   94.853               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986191059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.905 " "Worst-case removal slack is 0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 altera_reserved_tck  " "    0.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986191064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.709 " "Worst-case minimum pulse width slack is 4.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.709               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.709               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.782               0.000 ADA_DCO  " "    4.782               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.936               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.936               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.937               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.937               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 FPGA_CLK_A_N  " "    5.790               0.000 FPGA_CLK_A_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 FPGA_CLK_A_P  " "    5.790               0.000 FPGA_CLK_A_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 FPGA_CLK_B_N  " "    5.790               0.000 FPGA_CLK_B_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 FPGA_CLK_B_P  " "    5.790               0.000 FPGA_CLK_B_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ADB_DCO  " "    6.000               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 OSC_50\[0\]  " "    9.799               0.000 OSC_50\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 OSC_50\[1\]  " "   16.000               0.000 OSC_50\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 OSC_50\[2\]  " "   16.000               0.000 OSC_50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.402               0.000 altera_reserved_tck  " "   49.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986191069 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1653986191151 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.932 ns " "Worst Case Available Settling Time: 8.932 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191188 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653986191188 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653986191195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653986191368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.147 " "Worst-case setup slack is 6.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.147               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.147               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.451               0.000 altera_reserved_tck  " "   46.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986191388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.123               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986191406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.932 " "Worst-case recovery slack is 96.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.932               0.000 altera_reserved_tck  " "   96.932               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986191412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 altera_reserved_tck  " "    0.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986191420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.443 " "Worst-case minimum pulse width slack is 4.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.443               0.000 ADA_DCO  " "    4.443               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.752               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.752               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.948               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.948               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.950               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.950               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ADB_DCO  " "    6.000               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 FPGA_CLK_A_N  " "    6.000               0.000 FPGA_CLK_A_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 FPGA_CLK_A_P  " "    6.000               0.000 FPGA_CLK_A_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 FPGA_CLK_B_N  " "    6.000               0.000 FPGA_CLK_B_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 FPGA_CLK_B_P  " "    6.000               0.000 FPGA_CLK_B_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 OSC_50\[0\]  " "    9.400               0.000 OSC_50\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 OSC_50\[1\]  " "   16.000               0.000 OSC_50\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 OSC_50\[2\]  " "   16.000               0.000 OSC_50\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.284               0.000 altera_reserved_tck  " "   49.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653986191427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653986191427 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1653986191510 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.367 ns " "Worst Case Available Settling Time: 9.367 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653986191547 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653986191547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653986192166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653986192169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653986192336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 10:36:32 2022 " "Processing ended: Tue May 31 10:36:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653986192336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653986192336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653986192336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653986192336 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 462 s " "Quartus Prime Full Compilation was successful. 0 errors, 462 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653986193128 ""}
