#ifndef RV3032_H
#define RV3032_H

#define RV3032_ADR (0x51)

#define BIT(x) (1<<(x))

enum RV3032Reg {
    RV3032_SUBSEC, // 0x00
    RV3032_SEC,  // 0x01
    RV3032_MIN,  // 0x02
    RV3032_HOUR, // 0x03
    RV3032_WDAY, // 0x04
    RV3032_DAY,  // 0x05
    RV3032_MONTH, // 0x06
    RV3032_YEAR, // 0x07
    RV3032_ALARM_MIN, // 0x08
    RV3032_ALARM_HOUR, // 0x09
    RV3032_ALARM_DAY, // 0xA0
    RV3032_STATUS = 0x0D, // 0x0E
    RV3032_TEMP_LSB = 0x0E,
    RV3032_CTRL1 = 0x10,
    RV3032_CTRL2 = 0x11, // 0x10
    RV3032_CTRL3 = 0x12,
    RV3032_TS_CTRL = 0x13, // 0x13
    RV3032_CLK_INT_MASK = 0x14,// 0x14
    RV3032_EVI_CTRL = 0x15, // 0x15
    RV3032_EEPROM_ADDR = 0x3D,  
    RV3032_EEPROM_DATA = 0x3E,  
    RV3032_EEPROM_CMD =  0x3F,  
// EEPROM RAM mirror
    RV3032_EEPROM_PMU     = 0xC0,
    RV3032_OFFSET  = 0xC1,
    RV3032_CLKOUT1 = 0xC2,
    RV3032_CLKOUT2 = 0xC3,
};

#define RV3032_STATUS_VLF BIT(0)
#define RV3032_STATUS_PORF BIT(1)
#define RV3032_STATUS_EVF BIT(2)
#define RV3032_STATUS_AF BIT(3)
#define RV3032_STATUS_TF BIT(4)
#define RV3032_STATUS_UF BIT(5)
#define RV3032_STATUS_TLF BIT(6)
#define RV3032_STATUS_THF BIT(7)

#define RV3032_TEMP_LSB_EEF BIT(3)
#define RV3032_TEMP_LSB_EEBUSY BIT(2)
#define RV3032_TEMP_LSB_CLKF BIT(1)
#define RV3032_TEMP_LSB_BSF BIT(0)


#define RV3032_CTRL1_EERD BIT(2)

#define RV3032_CTRL2_STOP BIT(0)
#define RV3032_CTRL2_EIE BIT(2)
#define RV3032_CTRL2_AIE BIT(3)
#define RV3032_CTRL2_TIE BIT(4)
#define RV3032_CTRL2_UIE BIT(5)
#define RV3032_CTRL2_CLKIE BIT(7)

#define RV3032_EEPROM_CMD_WRITE		0x21
#define RV3032_EEPROM_CMD_READ		0x22
#define RV3032_EEPROM_CMD_REFRESH   0x12

#define RV3032_CLKOUT_VAL (1<<5)

#endif