# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RF_read.gen/sources_1/ip/axi_uartlite_0/sim/axi_uartlite_0.vhd" \

# Do not sort compile order
nosort
