$date
	Sat Oct 22 23:41:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#468102
b100 &
b100 %
1$
b100 !
1"
#468103
0"
#468106
b10 &
b10 %
#468110
b1 &
1#
b1 %
#468114
b0 &
b0 %
0#
0$
#1417841
b10100 !
1"
#1417842
b10100 &
b10100 %
1$
#1417843
0"
#1417846
b1010 &
b1010 %
#1417850
b101 &
b101 %
#1417854
b10000 &
b10000 %
#1417858
b1000 &
b1000 %
#1417862
b100 &
b100 %
#1417866
b10 &
b10 %
#1417870
b1 &
1#
b1 %
#1417874
b0 &
b0 %
0#
0$
#2510431
b10101 !
1"
#2510434
b10101 &
b10101 %
1$
#2510435
0"
#2510438
b1000000 &
b1000000 %
#2510442
b100000 &
b100000 %
#2510446
b10000 &
b10000 %
#2510450
b1000 &
b1000 %
#2510454
b100 &
b100 %
#2510458
b10 &
b10 %
#2510462
b1 &
1#
b1 %
#2510466
b0 &
b0 %
0#
0$
#4500012
