Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 21 17:26:49 2025
| Host         : SNPOR161 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_to_led_pc_timing_summary_routed.rpt -pb mic_to_led_pc_timing_summary_routed.pb -rpx mic_to_led_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_to_led_pc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.711        0.000                      0                   89        0.179        0.000                      0                   89       41.160        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.711        0.000                      0                   89        0.179        0.000                      0                   89       41.160        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.711ns  (required time - arrival time)
  Source:                 dig_uart/sample_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.833ns (29.421%)  route 1.998ns (70.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     5.178    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     5.597 r  dig_uart/sample_delay_reg[7]/Q
                         net (fo=5, routed)           0.891     6.488    dig_uart/sample_delay_reg[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.784 f  dig_uart/sample_delay[10]_i_4/O
                         net (fo=4, routed)           0.417     7.201    dig_uart/uart_inst/tx_byte_reg[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.118     7.319 r  dig_uart/uart_inst/sample_delay[10]_i_1/O
                         net (fo=12, routed)          0.691     8.009    dig_uart/uart_inst_n_2
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.514    88.209    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[0]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.726    87.721    dig_uart/sample_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         87.721    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 79.711    

Slack (MET) :             79.711ns  (required time - arrival time)
  Source:                 dig_uart/sample_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.833ns (29.421%)  route 1.998ns (70.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     5.178    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     5.597 r  dig_uart/sample_delay_reg[7]/Q
                         net (fo=5, routed)           0.891     6.488    dig_uart/sample_delay_reg[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.784 f  dig_uart/sample_delay[10]_i_4/O
                         net (fo=4, routed)           0.417     7.201    dig_uart/uart_inst/tx_byte_reg[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.118     7.319 r  dig_uart/uart_inst/sample_delay[10]_i_1/O
                         net (fo=12, routed)          0.691     8.009    dig_uart/uart_inst_n_2
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.514    88.209    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[10]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.726    87.721    dig_uart/sample_delay_reg[10]
  -------------------------------------------------------------------
                         required time                         87.721    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 79.711    

Slack (MET) :             79.711ns  (required time - arrival time)
  Source:                 dig_uart/sample_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.833ns (29.421%)  route 1.998ns (70.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     5.178    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     5.597 r  dig_uart/sample_delay_reg[7]/Q
                         net (fo=5, routed)           0.891     6.488    dig_uart/sample_delay_reg[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.784 f  dig_uart/sample_delay[10]_i_4/O
                         net (fo=4, routed)           0.417     7.201    dig_uart/uart_inst/tx_byte_reg[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.118     7.319 r  dig_uart/uart_inst/sample_delay[10]_i_1/O
                         net (fo=12, routed)          0.691     8.009    dig_uart/uart_inst_n_2
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.514    88.209    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[1]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.726    87.721    dig_uart/sample_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         87.721    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 79.711    

Slack (MET) :             79.711ns  (required time - arrival time)
  Source:                 dig_uart/sample_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.833ns (29.421%)  route 1.998ns (70.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     5.178    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     5.597 r  dig_uart/sample_delay_reg[7]/Q
                         net (fo=5, routed)           0.891     6.488    dig_uart/sample_delay_reg[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.784 f  dig_uart/sample_delay[10]_i_4/O
                         net (fo=4, routed)           0.417     7.201    dig_uart/uart_inst/tx_byte_reg[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.118     7.319 r  dig_uart/uart_inst/sample_delay[10]_i_1/O
                         net (fo=12, routed)          0.691     8.009    dig_uart/uart_inst_n_2
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.514    88.209    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[2]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.726    87.721    dig_uart/sample_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         87.721    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 79.711    

Slack (MET) :             79.711ns  (required time - arrival time)
  Source:                 dig_uart/sample_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.833ns (29.421%)  route 1.998ns (70.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     5.178    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     5.597 r  dig_uart/sample_delay_reg[7]/Q
                         net (fo=5, routed)           0.891     6.488    dig_uart/sample_delay_reg[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.784 f  dig_uart/sample_delay[10]_i_4/O
                         net (fo=4, routed)           0.417     7.201    dig_uart/uart_inst/tx_byte_reg[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.118     7.319 r  dig_uart/uart_inst/sample_delay[10]_i_1/O
                         net (fo=12, routed)          0.691     8.009    dig_uart/uart_inst_n_2
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.514    88.209    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[3]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.726    87.721    dig_uart/sample_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         87.721    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 79.711    

Slack (MET) :             79.711ns  (required time - arrival time)
  Source:                 dig_uart/sample_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.833ns (29.421%)  route 1.998ns (70.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     5.178    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     5.597 r  dig_uart/sample_delay_reg[7]/Q
                         net (fo=5, routed)           0.891     6.488    dig_uart/sample_delay_reg[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.784 f  dig_uart/sample_delay[10]_i_4/O
                         net (fo=4, routed)           0.417     7.201    dig_uart/uart_inst/tx_byte_reg[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.118     7.319 r  dig_uart/uart_inst/sample_delay[10]_i_1/O
                         net (fo=12, routed)          0.691     8.009    dig_uart/uart_inst_n_2
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.514    88.209    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[4]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.726    87.721    dig_uart/sample_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         87.721    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 79.711    

Slack (MET) :             79.969ns  (required time - arrival time)
  Source:                 dig_uart/sample_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.897ns (33.590%)  route 1.773ns (66.410%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.177    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  dig_uart/sample_delay_reg[4]/Q
                         net (fo=4, routed)           0.849     6.504    dig_uart/sample_delay_reg[4]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.301     6.805 f  dig_uart/sample_delay[10]_i_4/O
                         net (fo=4, routed)           0.417     7.222    dig_uart/uart_inst/tx_byte_reg[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.118     7.340 r  dig_uart/uart_inst/sample_delay[10]_i_1/O
                         net (fo=12, routed)          0.507     7.847    dig_uart/uart_inst_n_2
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    88.210    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[5]/C
                         clock pessimism              0.273    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.631    87.817    dig_uart/sample_delay_reg[5]
  -------------------------------------------------------------------
                         required time                         87.817    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                 79.969    

Slack (MET) :             79.969ns  (required time - arrival time)
  Source:                 dig_uart/sample_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.897ns (33.590%)  route 1.773ns (66.410%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.177    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  dig_uart/sample_delay_reg[4]/Q
                         net (fo=4, routed)           0.849     6.504    dig_uart/sample_delay_reg[4]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.301     6.805 f  dig_uart/sample_delay[10]_i_4/O
                         net (fo=4, routed)           0.417     7.222    dig_uart/uart_inst/tx_byte_reg[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.118     7.340 r  dig_uart/uart_inst/sample_delay[10]_i_1/O
                         net (fo=12, routed)          0.507     7.847    dig_uart/uart_inst_n_2
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    88.210    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[6]/C
                         clock pessimism              0.273    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.631    87.817    dig_uart/sample_delay_reg[6]
  -------------------------------------------------------------------
                         required time                         87.817    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                 79.969    

Slack (MET) :             79.969ns  (required time - arrival time)
  Source:                 dig_uart/sample_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.897ns (33.590%)  route 1.773ns (66.410%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.177    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  dig_uart/sample_delay_reg[4]/Q
                         net (fo=4, routed)           0.849     6.504    dig_uart/sample_delay_reg[4]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.301     6.805 f  dig_uart/sample_delay[10]_i_4/O
                         net (fo=4, routed)           0.417     7.222    dig_uart/uart_inst/tx_byte_reg[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.118     7.340 r  dig_uart/uart_inst/sample_delay[10]_i_1/O
                         net (fo=12, routed)          0.507     7.847    dig_uart/uart_inst_n_2
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    88.210    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[7]/C
                         clock pessimism              0.273    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.631    87.817    dig_uart/sample_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         87.817    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                 79.969    

Slack (MET) :             79.969ns  (required time - arrival time)
  Source:                 dig_uart/sample_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.897ns (33.590%)  route 1.773ns (66.410%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.633     5.177    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.478     5.655 r  dig_uart/sample_delay_reg[4]/Q
                         net (fo=4, routed)           0.849     6.504    dig_uart/sample_delay_reg[4]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.301     6.805 f  dig_uart/sample_delay[10]_i_4/O
                         net (fo=4, routed)           0.417     7.222    dig_uart/uart_inst/tx_byte_reg[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.118     7.340 r  dig_uart/uart_inst/sample_delay[10]_i_1/O
                         net (fo=12, routed)          0.507     7.847    dig_uart/uart_inst_n_2
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.515    88.210    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[8]/C
                         clock pessimism              0.273    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.631    87.817    dig_uart/sample_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         87.817    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                 79.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dig_uart/uart_inst/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/uart_inst/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.386%)  route 0.098ns (34.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.496    dig_uart/uart_inst/CLK
    SLICE_X0Y37          FDRE                                         r  dig_uart/uart_inst/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  dig_uart/uart_inst/clk_count_reg[6]/Q
                         net (fo=6, routed)           0.098     1.735    dig_uart/uart_inst/clk_count_reg[6]
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  dig_uart/uart_inst/tx_i_3/O
                         net (fo=1, routed)           0.000     1.780    dig_uart/uart_inst/tx_i_3_n_0
    SLICE_X1Y37          FDRE                                         r  dig_uart/uart_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.011    dig_uart/uart_inst/CLK
    SLICE_X1Y37          FDRE                                         r  dig_uart/uart_inst/tx_reg/C
                         clock pessimism             -0.502     1.509    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.092     1.601    dig_uart/uart_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dig_uart/uart_inst/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/uart_inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.496    dig_uart/uart_inst/CLK
    SLICE_X0Y37          FDRE                                         r  dig_uart/uart_inst/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.128     1.624 r  dig_uart/uart_inst/clk_count_reg[4]/Q
                         net (fo=4, routed)           0.091     1.715    dig_uart/uart_inst/clk_count_reg[4]
    SLICE_X0Y37          LUT6 (Prop_lut6_I4_O)        0.099     1.814 r  dig_uart/uart_inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    dig_uart/uart_inst/p_0_in__0[5]
    SLICE_X0Y37          FDRE                                         r  dig_uart/uart_inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.011    dig_uart/uart_inst/CLK
    SLICE_X0Y37          FDRE                                         r  dig_uart/uart_inst/clk_count_reg[5]/C
                         clock pessimism             -0.515     1.496    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.092     1.588    dig_uart/uart_inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dig_uart/send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/uart_inst/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.887%)  route 0.106ns (30.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.496    dig_uart/CLK
    SLICE_X2Y37          FDRE                                         r  dig_uart/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148     1.644 r  dig_uart/send_reg/Q
                         net (fo=11, routed)          0.106     1.750    dig_uart/uart_inst/send
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.098     1.848 r  dig_uart/uart_inst/sending_i_1/O
                         net (fo=1, routed)           0.000     1.848    dig_uart/uart_inst/sending_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  dig_uart/uart_inst/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.011    dig_uart/uart_inst/CLK
    SLICE_X2Y37          FDRE                                         r  dig_uart/uart_inst/sending_reg/C
                         clock pessimism             -0.515     1.496    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120     1.616    dig_uart/uart_inst/sending_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dig_uart/sample_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.495    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  dig_uart/sample_delay_reg[3]/Q
                         net (fo=4, routed)           0.164     1.822    dig_uart/sample_delay_reg_n_0_[3]
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.048     1.870 r  dig_uart/sample_delay[4]_i_1/O
                         net (fo=1, routed)           0.000     1.870    dig_uart/p_0_in__2[4]
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.010    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[4]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.131     1.626    dig_uart/sample_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dig_uart/sample_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.495    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  dig_uart/sample_delay_reg[10]/Q
                         net (fo=5, routed)           0.161     1.820    dig_uart/sample_delay_reg[10]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  dig_uart/sample_delay[10]_i_3/O
                         net (fo=1, routed)           0.000     1.865    dig_uart/p_0_in__2[10]
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.010    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[10]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121     1.616    dig_uart/sample_delay_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dig_uart/sample_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.495    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  dig_uart/sample_delay_reg[3]/Q
                         net (fo=4, routed)           0.164     1.822    dig_uart/sample_delay_reg_n_0_[3]
    SLICE_X2Y36          LUT4 (Prop_lut4_I3_O)        0.045     1.867 r  dig_uart/sample_delay[3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    dig_uart/p_0_in__2[3]
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.010    dig_uart/CLK
    SLICE_X2Y36          FDRE                                         r  dig_uart/sample_delay_reg[3]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121     1.616    dig_uart/sample_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dig_uart/sample_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.048%)  route 0.130ns (35.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.496    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     1.624 r  dig_uart/sample_delay_reg[7]/Q
                         net (fo=5, routed)           0.130     1.754    dig_uart/sample_delay_reg[7]
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.104     1.858 r  dig_uart/sample_delay[9]_i_1/O
                         net (fo=1, routed)           0.000     1.858    dig_uart/p_0_in__2[9]
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.011    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[9]/C
                         clock pessimism             -0.515     1.496    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.107     1.603    dig_uart/sample_delay_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dig_uart/uart_inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/uart_inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.212ns (52.030%)  route 0.195ns (47.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.496    dig_uart/uart_inst/CLK
    SLICE_X2Y37          FDRE                                         r  dig_uart/uart_inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  dig_uart/uart_inst/sending_reg/Q
                         net (fo=24, routed)          0.195     1.855    dig_uart/uart_inst/sending
    SLICE_X2Y38          LUT3 (Prop_lut3_I1_O)        0.048     1.903 r  dig_uart/uart_inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.903    dig_uart/uart_inst/shift_reg[3]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  dig_uart/uart_inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     2.013    dig_uart/uart_inst/CLK
    SLICE_X2Y38          FDRE                                         r  dig_uart/uart_inst/shift_reg_reg[3]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131     1.644    dig_uart/uart_inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dig_uart/sample_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/sample_delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.443%)  route 0.130ns (36.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.496    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     1.624 r  dig_uart/sample_delay_reg[7]/Q
                         net (fo=5, routed)           0.130     1.754    dig_uart/sample_delay_reg[7]
    SLICE_X3Y37          LUT4 (Prop_lut4_I2_O)        0.098     1.852 r  dig_uart/sample_delay[8]_i_1/O
                         net (fo=1, routed)           0.000     1.852    dig_uart/p_0_in__2[8]
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.011    dig_uart/CLK
    SLICE_X3Y37          FDRE                                         r  dig_uart/sample_delay_reg[8]/C
                         clock pessimism             -0.515     1.496    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.092     1.588    dig_uart/sample_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dig_uart/tx_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dig_uart/tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.497    dig_uart/CLK
    SLICE_X2Y39          FDRE                                         r  dig_uart/tx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  dig_uart/tx_byte_reg[0]/Q
                         net (fo=2, routed)           0.175     1.836    dig_uart/uart_inst/shift_reg_reg[1]_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  dig_uart/uart_inst/tx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    dig_uart/uart_inst_n_0
    SLICE_X2Y39          FDRE                                         r  dig_uart/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     2.013    dig_uart/CLK
    SLICE_X2Y39          FDRE                                         r  dig_uart/tx_byte_reg[0]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120     1.617    dig_uart/tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y36    dig_uart/sample_delay_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y36    dig_uart/sample_delay_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y36    dig_uart/sample_delay_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y36    dig_uart/sample_delay_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y36    dig_uart/sample_delay_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y36    dig_uart/sample_delay_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y37    dig_uart/sample_delay_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y37    dig_uart/sample_delay_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y37    dig_uart/sample_delay_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y36    dig_uart/sample_delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y36    dig_uart/sample_delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y36    dig_uart/sample_delay_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y36    dig_uart/sample_delay_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y36    dig_uart/sample_delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y36    dig_uart/sample_delay_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y36    dig_uart/sample_delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y36    dig_uart/sample_delay_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y36    dig_uart/sample_delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y36    dig_uart/sample_delay_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y36    dig_uart/sample_delay_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y36    dig_uart/sample_delay_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y36    dig_uart/sample_delay_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y36    dig_uart/sample_delay_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y36    dig_uart/sample_delay_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y36    dig_uart/sample_delay_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y36    dig_uart/sample_delay_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y36    dig_uart/sample_delay_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y36    dig_uart/sample_delay_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y36    dig_uart/sample_delay_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.574ns  (logic 5.106ns (48.290%)  route 5.468ns (51.710%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           3.722     5.196    led1_OBUF
    SLICE_X0Y124         LUT1 (Prop_lut1_I0_O)        0.124     5.320 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.746     7.066    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    10.574 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    10.574    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.332ns  (logic 4.967ns (53.221%)  route 4.365ns (46.779%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           4.365     5.840    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.332 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     9.332    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.436ns (50.285%)  route 1.419ns (49.715%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.419     1.662    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     2.855 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     2.855    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.438ns  (logic 1.496ns (43.518%)  route 1.942ns (56.482%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.545     1.787    led1_OBUF
    SLICE_X0Y124         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.397     2.229    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.438 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.438    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dig_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.981ns (70.426%)  route 1.672ns (29.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     5.178    dig_uart/uart_inst/CLK
    SLICE_X1Y37          FDRE                                         r  dig_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  dig_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.672     7.306    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.830 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.830    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dig_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 1.367ns (81.141%)  route 0.318ns (18.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.496    dig_uart/uart_inst/CLK
    SLICE_X1Y37          FDRE                                         r  dig_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  dig_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           0.318     1.954    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.180 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.180    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            dig_uart/tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.122ns  (logic 1.598ns (51.197%)  route 1.524ns (48.803%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.524     2.998    dig_uart/uart_inst/led1_OBUF
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.122 r  dig_uart/uart_inst/tx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     3.122    dig_uart/uart_inst_n_0
    SLICE_X2Y39          FDRE                                         r  dig_uart/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.517     4.882    dig_uart/CLK
    SLICE_X2Y39          FDRE                                         r  dig_uart/tx_byte_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            dig_uart/tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.287ns (33.288%)  route 0.576ns (66.712%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           0.576     0.818    dig_uart/uart_inst/led1_OBUF
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.045     0.863 r  dig_uart/uart_inst/tx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.863    dig_uart/uart_inst_n_0
    SLICE_X2Y39          FDRE                                         r  dig_uart/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     2.013    dig_uart/CLK
    SLICE_X2Y39          FDRE                                         r  dig_uart/tx_byte_reg[0]/C





