Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar  7 20:22:15 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.845        0.000                      0                  277        0.227        0.000                      0                  277        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.845        0.000                      0                  277        0.227        0.000                      0                  277        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 2.756ns (35.001%)  route 5.118ns (64.999%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.139    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  addertest/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=38, routed)          0.987     6.604    addertest/FSM_onehot_M_testCase_q_reg_n_0_[5]
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.329     6.933 r  addertest/0_carry__0_i_1/O
                         net (fo=2, routed)           0.539     7.472    addertest/0_carry__0_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.200 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.200    addertest/0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.513 r  addertest/0_carry__1/O[3]
                         net (fo=6, routed)           0.861     9.374    addertest/M_fa_s[11]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.334     9.708 r  addertest/FSM_onehot_M_testCase_q[3]_i_3/O
                         net (fo=3, routed)           0.647    10.356    addertest/FSM_onehot_M_testCase_q[3]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.326    10.682 r  addertest/FSM_onehot_M_testCase_q[9]_i_6/O
                         net (fo=1, routed)           0.656    11.338    addertest/FSM_onehot_M_testCase_q[9]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=3, routed)           0.690    12.151    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.738    13.013    addertest/edge_detector_n_0
    SLICE_X43Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.437    14.841    addertest/CLK
    SLICE_X43Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X43Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.859    addertest/FSM_onehot_M_testCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 2.756ns (35.001%)  route 5.118ns (64.999%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.139    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  addertest/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=38, routed)          0.987     6.604    addertest/FSM_onehot_M_testCase_q_reg_n_0_[5]
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.329     6.933 r  addertest/0_carry__0_i_1/O
                         net (fo=2, routed)           0.539     7.472    addertest/0_carry__0_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.200 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.200    addertest/0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.513 r  addertest/0_carry__1/O[3]
                         net (fo=6, routed)           0.861     9.374    addertest/M_fa_s[11]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.334     9.708 r  addertest/FSM_onehot_M_testCase_q[3]_i_3/O
                         net (fo=3, routed)           0.647    10.356    addertest/FSM_onehot_M_testCase_q[3]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.326    10.682 r  addertest/FSM_onehot_M_testCase_q[9]_i_6/O
                         net (fo=1, routed)           0.656    11.338    addertest/FSM_onehot_M_testCase_q[9]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=3, routed)           0.690    12.151    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.738    13.013    addertest/edge_detector_n_0
    SLICE_X43Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.437    14.841    addertest/CLK
    SLICE_X43Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[4]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X43Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.859    addertest/FSM_onehot_M_testCase_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 2.756ns (35.717%)  route 4.960ns (64.283%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.139    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  addertest/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=38, routed)          0.987     6.604    addertest/FSM_onehot_M_testCase_q_reg_n_0_[5]
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.329     6.933 r  addertest/0_carry__0_i_1/O
                         net (fo=2, routed)           0.539     7.472    addertest/0_carry__0_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.200 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.200    addertest/0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.513 r  addertest/0_carry__1/O[3]
                         net (fo=6, routed)           0.861     9.374    addertest/M_fa_s[11]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.334     9.708 r  addertest/FSM_onehot_M_testCase_q[3]_i_3/O
                         net (fo=3, routed)           0.647    10.356    addertest/FSM_onehot_M_testCase_q[3]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.326    10.682 r  addertest/FSM_onehot_M_testCase_q[9]_i_6/O
                         net (fo=1, routed)           0.656    11.338    addertest/FSM_onehot_M_testCase_q[9]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=3, routed)           0.690    12.151    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.580    12.855    addertest/edge_detector_n_0
    SLICE_X47Y55         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.438    14.842    addertest/CLK
    SLICE_X47Y55         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[7]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X47Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.874    addertest/FSM_onehot_M_testCase_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 2.756ns (35.690%)  route 4.966ns (64.310%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.139    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  addertest/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=38, routed)          0.987     6.604    addertest/FSM_onehot_M_testCase_q_reg_n_0_[5]
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.329     6.933 r  addertest/0_carry__0_i_1/O
                         net (fo=2, routed)           0.539     7.472    addertest/0_carry__0_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.200 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.200    addertest/0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.513 r  addertest/0_carry__1/O[3]
                         net (fo=6, routed)           0.861     9.374    addertest/M_fa_s[11]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.334     9.708 r  addertest/FSM_onehot_M_testCase_q[3]_i_3/O
                         net (fo=3, routed)           0.647    10.356    addertest/FSM_onehot_M_testCase_q[3]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.326    10.682 r  addertest/FSM_onehot_M_testCase_q[9]_i_6/O
                         net (fo=1, routed)           0.656    11.338    addertest/FSM_onehot_M_testCase_q[9]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=3, routed)           0.690    12.151    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.586    12.861    addertest/edge_detector_n_0
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.438    14.842    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[1]/C
                         clock pessimism              0.297    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X46Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.935    addertest/FSM_onehot_M_testCase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 2.756ns (35.690%)  route 4.966ns (64.310%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.139    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  addertest/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=38, routed)          0.987     6.604    addertest/FSM_onehot_M_testCase_q_reg_n_0_[5]
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.329     6.933 r  addertest/0_carry__0_i_1/O
                         net (fo=2, routed)           0.539     7.472    addertest/0_carry__0_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.200 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.200    addertest/0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.513 r  addertest/0_carry__1/O[3]
                         net (fo=6, routed)           0.861     9.374    addertest/M_fa_s[11]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.334     9.708 r  addertest/FSM_onehot_M_testCase_q[3]_i_3/O
                         net (fo=3, routed)           0.647    10.356    addertest/FSM_onehot_M_testCase_q[3]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.326    10.682 r  addertest/FSM_onehot_M_testCase_q[9]_i_6/O
                         net (fo=1, routed)           0.656    11.338    addertest/FSM_onehot_M_testCase_q[9]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=3, routed)           0.690    12.151    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.586    12.861    addertest/edge_detector_n_0
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.438    14.842    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
                         clock pessimism              0.297    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X46Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.935    addertest/FSM_onehot_M_testCase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 2.756ns (35.690%)  route 4.966ns (64.310%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.139    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  addertest/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=38, routed)          0.987     6.604    addertest/FSM_onehot_M_testCase_q_reg_n_0_[5]
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.329     6.933 r  addertest/0_carry__0_i_1/O
                         net (fo=2, routed)           0.539     7.472    addertest/0_carry__0_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.200 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.200    addertest/0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.513 r  addertest/0_carry__1/O[3]
                         net (fo=6, routed)           0.861     9.374    addertest/M_fa_s[11]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.334     9.708 r  addertest/FSM_onehot_M_testCase_q[3]_i_3/O
                         net (fo=3, routed)           0.647    10.356    addertest/FSM_onehot_M_testCase_q[3]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.326    10.682 r  addertest/FSM_onehot_M_testCase_q[9]_i_6/O
                         net (fo=1, routed)           0.656    11.338    addertest/FSM_onehot_M_testCase_q[9]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=3, routed)           0.690    12.151    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.586    12.861    addertest/edge_detector_n_0
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.438    14.842    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
                         clock pessimism              0.297    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X46Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.935    addertest/FSM_onehot_M_testCase_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 2.756ns (35.690%)  route 4.966ns (64.310%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.139    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  addertest/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=38, routed)          0.987     6.604    addertest/FSM_onehot_M_testCase_q_reg_n_0_[5]
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.329     6.933 r  addertest/0_carry__0_i_1/O
                         net (fo=2, routed)           0.539     7.472    addertest/0_carry__0_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.200 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.200    addertest/0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.513 r  addertest/0_carry__1/O[3]
                         net (fo=6, routed)           0.861     9.374    addertest/M_fa_s[11]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.334     9.708 r  addertest/FSM_onehot_M_testCase_q[3]_i_3/O
                         net (fo=3, routed)           0.647    10.356    addertest/FSM_onehot_M_testCase_q[3]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.326    10.682 r  addertest/FSM_onehot_M_testCase_q[9]_i_6/O
                         net (fo=1, routed)           0.656    11.338    addertest/FSM_onehot_M_testCase_q[9]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=3, routed)           0.690    12.151    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.586    12.861    addertest/edge_detector_n_0
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.438    14.842    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[6]/C
                         clock pessimism              0.297    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X46Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.935    addertest/FSM_onehot_M_testCase_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.756ns (36.785%)  route 4.736ns (63.215%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.139    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  addertest/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=38, routed)          0.987     6.604    addertest/FSM_onehot_M_testCase_q_reg_n_0_[5]
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.329     6.933 r  addertest/0_carry__0_i_1/O
                         net (fo=2, routed)           0.539     7.472    addertest/0_carry__0_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.200 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.200    addertest/0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.513 r  addertest/0_carry__1/O[3]
                         net (fo=6, routed)           0.861     9.374    addertest/M_fa_s[11]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.334     9.708 r  addertest/FSM_onehot_M_testCase_q[3]_i_3/O
                         net (fo=3, routed)           0.647    10.356    addertest/FSM_onehot_M_testCase_q[3]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.326    10.682 r  addertest/FSM_onehot_M_testCase_q[9]_i_6/O
                         net (fo=1, routed)           0.656    11.338    addertest/FSM_onehot_M_testCase_q[9]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=3, routed)           0.690    12.151    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.356    12.631    addertest/edge_detector_n_0
    SLICE_X48Y57         FDSE                                         r  addertest/FSM_onehot_M_testCase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.440    14.844    addertest/CLK
    SLICE_X48Y57         FDSE                                         r  addertest/FSM_onehot_M_testCase_q_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X48Y57         FDSE (Setup_fdse_C_CE)      -0.205    14.862    addertest/FSM_onehot_M_testCase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.756ns (36.785%)  route 4.736ns (63.215%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.139    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  addertest/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=38, routed)          0.987     6.604    addertest/FSM_onehot_M_testCase_q_reg_n_0_[5]
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.329     6.933 r  addertest/0_carry__0_i_1/O
                         net (fo=2, routed)           0.539     7.472    addertest/0_carry__0_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.200 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.200    addertest/0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.513 r  addertest/0_carry__1/O[3]
                         net (fo=6, routed)           0.861     9.374    addertest/M_fa_s[11]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.334     9.708 r  addertest/FSM_onehot_M_testCase_q[3]_i_3/O
                         net (fo=3, routed)           0.647    10.356    addertest/FSM_onehot_M_testCase_q[3]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.326    10.682 r  addertest/FSM_onehot_M_testCase_q[9]_i_6/O
                         net (fo=1, routed)           0.656    11.338    addertest/FSM_onehot_M_testCase_q[9]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=3, routed)           0.690    12.151    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.356    12.631    addertest/edge_detector_n_0
    SLICE_X48Y57         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.440    14.844    addertest/CLK
    SLICE_X48Y57         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[8]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X48Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.862    addertest/FSM_onehot_M_testCase_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.756ns (36.785%)  route 4.736ns (63.215%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.555     5.139    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  addertest/FSM_onehot_M_testCase_q_reg[5]/Q
                         net (fo=38, routed)          0.987     6.604    addertest/FSM_onehot_M_testCase_q_reg_n_0_[5]
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.329     6.933 r  addertest/0_carry__0_i_1/O
                         net (fo=2, routed)           0.539     7.472    addertest/0_carry__0_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.200 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.200    addertest/0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.513 r  addertest/0_carry__1/O[3]
                         net (fo=6, routed)           0.861     9.374    addertest/M_fa_s[11]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.334     9.708 r  addertest/FSM_onehot_M_testCase_q[3]_i_3/O
                         net (fo=3, routed)           0.647    10.356    addertest/FSM_onehot_M_testCase_q[3]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.326    10.682 r  addertest/FSM_onehot_M_testCase_q[9]_i_6/O
                         net (fo=1, routed)           0.656    11.338    addertest/FSM_onehot_M_testCase_q[9]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=3, routed)           0.690    12.151    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.356    12.631    addertest/edge_detector_n_0
    SLICE_X48Y57         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.440    14.844    addertest/CLK
    SLICE_X48Y57         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[9]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X48Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.862    addertest/FSM_onehot_M_testCase_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/M_s_reg_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.938%)  route 0.182ns (49.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.562     1.506    addertest/CLK
    SLICE_X47Y55         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  addertest/FSM_onehot_M_testCase_q_reg[7]/Q
                         net (fo=22, routed)          0.182     1.829    addertest/FSM_onehot_M_testCase_q_reg_n_0_[7]
    SLICE_X46Y55         LUT4 (Prop_lut4_I2_O)        0.048     1.877 r  addertest/M_s_reg_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.877    addertest/M_s_reg_q[11]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  addertest/M_s_reg_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.831     2.021    addertest/CLK
    SLICE_X46Y55         FDRE                                         r  addertest/M_s_reg_q_reg[11]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.131     1.650    addertest/M_s_reg_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 addertest/edge_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.289%)  route 0.167ns (46.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.508    addertest/edge_detector/CLK
    SLICE_X48Y56         FDRE                                         r  addertest/edge_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  addertest/edge_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.167     1.815    addertest/edge_detector/M_last_q_0
    SLICE_X48Y57         LUT3 (Prop_lut3_I0_O)        0.049     1.864 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_2/O
                         net (fo=1, routed)           0.000     1.864    addertest/edge_detector_n_1
    SLICE_X48Y57         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     2.022    addertest/CLK
    SLICE_X48Y57         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[9]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.107     1.630    addertest/FSM_onehot_M_testCase_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/M_s_reg_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.538%)  route 0.182ns (49.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.562     1.506    addertest/CLK
    SLICE_X47Y55         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  addertest/FSM_onehot_M_testCase_q_reg[7]/Q
                         net (fo=22, routed)          0.182     1.829    addertest/FSM_onehot_M_testCase_q_reg_n_0_[7]
    SLICE_X46Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.874 r  addertest/M_s_reg_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.874    addertest/M_s_reg_q[10]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  addertest/M_s_reg_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.831     2.021    addertest/CLK
    SLICE_X46Y55         FDRE                                         r  addertest/M_s_reg_q_reg[10]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.120     1.639    addertest/M_s_reg_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/M_s_reg_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.994%)  route 0.186ns (50.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.562     1.506    addertest/CLK
    SLICE_X47Y55         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  addertest/FSM_onehot_M_testCase_q_reg[7]/Q
                         net (fo=22, routed)          0.186     1.833    addertest/FSM_onehot_M_testCase_q_reg_n_0_[7]
    SLICE_X46Y55         LUT5 (Prop_lut5_I2_O)        0.045     1.878 r  addertest/M_s_reg_q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.878    addertest/M_s_reg_q[15]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  addertest/M_s_reg_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.831     2.021    addertest/CLK
    SLICE_X46Y55         FDRE                                         r  addertest/M_s_reg_q_reg[15]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.121     1.640    addertest/M_s_reg_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 addertest/edge_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.759%)  route 0.167ns (47.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.508    addertest/edge_detector/CLK
    SLICE_X48Y56         FDRE                                         r  addertest/edge_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  addertest/edge_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.167     1.815    addertest/edge_detector/M_last_q_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I1_O)        0.045     1.860 r  addertest/edge_detector/FSM_onehot_M_testCase_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    addertest/edge_detector_n_2
    SLICE_X48Y57         FDSE                                         r  addertest/FSM_onehot_M_testCase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     2.022    addertest/CLK
    SLICE_X48Y57         FDSE                                         r  addertest/FSM_onehot_M_testCase_q_reg[0]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X48Y57         FDSE (Hold_fdse_C_D)         0.092     1.615    addertest/FSM_onehot_M_testCase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/M_flag_reg_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.998%)  route 0.145ns (41.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.562     1.506    addertest/CLK
    SLICE_X46Y56         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  addertest/FSM_onehot_M_testCase_q_reg[6]/Q
                         net (fo=35, routed)          0.145     1.815    addertest/FSM_onehot_M_testCase_q_reg_n_0_[6]
    SLICE_X47Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  addertest/M_flag_reg_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    addertest/M_flag_reg_d[2]
    SLICE_X47Y56         FDRE                                         r  addertest/M_flag_reg_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.831     2.021    addertest/CLK
    SLICE_X47Y56         FDRE                                         r  addertest/M_flag_reg_q_reg[2]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X47Y56         FDRE (Hold_fdre_C_D)         0.092     1.611    addertest/M_flag_reg_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.564     1.508    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y54         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.797    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]_i_3__0/O[2]
                         net (fo=1, routed)           0.000     1.907    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]_i_3__0_n_5
    SLICE_X52Y54         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.834     2.024    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X52Y54         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.134     1.642    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.563     1.507    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X50Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.796    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X50Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.833     2.023    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X50Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.134     1.641    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.563     1.507    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X50Y58         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.796    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X50Y58         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.833     2.023    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X50Y58         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.134     1.641    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.563     1.507    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.796    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.833     2.023    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X50Y59         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.134     1.641    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y57   addertest/FSM_onehot_M_testCase_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y56   addertest/FSM_onehot_M_testCase_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y56   addertest/FSM_onehot_M_testCase_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y55   addertest/FSM_onehot_M_testCase_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y57   addertest/FSM_onehot_M_testCase_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y56   addertest/FSM_onehot_M_testCase_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y56   addertest/FSM_onehot_M_testCase_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y55   addertest/FSM_onehot_M_testCase_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y58   addertest/M_checkoff_reg_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y58   addertest/M_checkoff_reg_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   addertest/M_flag_reg_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y56   addertest/FSM_onehot_M_testCase_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y56   addertest/FSM_onehot_M_testCase_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   addertest/FSM_onehot_M_testCase_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y55   addertest/FSM_onehot_M_testCase_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y58   addertest/M_checkoff_reg_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y58   addertest/M_checkoff_reg_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   addertest/M_flag_reg_q_reg[0]/C



