{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf " "Source file: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1638519937500 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1638519937500 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf " "Source file: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1638519937604 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1638519937604 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf " "Source file: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1638519937710 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1638519937710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638519938563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638519938563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 03 09:25:38 2021 " "Processing started: Fri Dec 03 09:25:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638519938563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519938563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MKRVIDOR4000 -c MKRVIDOR4000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MKRVIDOR4000 -c MKRVIDOR4000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519938563 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519939514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638519939554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/sketchbook/jtag_interface/fpga-code/ip/system_pll/system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/sketchbook/jtag_interface/fpga-code/ip/system_pll/system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL " "Found entity 1: SYSTEM_PLL" {  } { { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mydesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MyDesign " "Found entity 1: MyDesign" {  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_synchronizer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jtag_synchronizer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_synchronizer " "Found entity 1: jtag_synchronizer" {  } { { "jtag_synchronizer.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_synchronizer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mkrvidor4000_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mkrvidor4000_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_top " "Found entity 1: MKRVIDOR4000_top" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_synchronizer_basic.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_synchronizer_basic.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_basic " "Found entity 1: synchronizer_basic" {  } { { "jtag_synchronizer_basic.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_synchronizer_basic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_memory " "Found entity 1: jtag_memory" {  } { { "jtag_memory.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_memory.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface8.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface8.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface8 " "Found entity 1: jtag_interface8" {  } { { "jtag_interface8.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface4.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface4.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface4 " "Found entity 1: jtag_interface4" {  } { { "jtag_interface4.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface2.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface2.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface2 " "Found entity 1: jtag_interface2" {  } { { "jtag_interface2.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface16.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface16.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface16 " "Found entity 1: jtag_interface16" {  } { { "jtag_interface16.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface " "Found entity 1: jtag_interface" {  } { { "jtag_interface.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface_debug " "Found entity 1: jtag_interface_debug" {  } { { "jtag_interface_debug.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface_debug.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wFLASH_CLK MKRVIDOR4000_top.v(157) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_top.v(157): created implicit net for \"wFLASH_CLK\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519957565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MKRVIDOR4000_top " "Elaborating entity \"MKRVIDOR4000_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638519957665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wVID_CLK MKRVIDOR4000_top.v(136) " "Verilog HDL or VHDL warning at MKRVIDOR4000_top.v(136): object \"wVID_CLK\" assigned a value but never read" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638519957686 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wVID_CLKx5 MKRVIDOR4000_top.v(136) " "Verilog HDL or VHDL warning at MKRVIDOR4000_top.v(136): object \"wVID_CLKx5\" assigned a value but never read" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638519957687 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 MKRVIDOR4000_top.v(192) " "Verilog HDL assignment warning at MKRVIDOR4000_top.v(192): truncated value with size 32 to match size of target (6)" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638519957688 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_ADDR MKRVIDOR4000_top.v(31) " "Output port \"oSDRAM_ADDR\" at MKRVIDOR4000_top.v(31) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957691 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_BA MKRVIDOR4000_top.v(32) " "Output port \"oSDRAM_BA\" at MKRVIDOR4000_top.v(32) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957691 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_DQM MKRVIDOR4000_top.v(37) " "Output port \"oSDRAM_DQM\" at MKRVIDOR4000_top.v(37) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957692 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHDMI_TX MKRVIDOR4000_top.v(97) " "Output port \"oHDMI_TX\" at MKRVIDOR4000_top.v(97) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957692 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSAM_INT MKRVIDOR4000_top.v(27) " "Output port \"oSAM_INT\" at MKRVIDOR4000_top.v(27) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957692 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_CASn MKRVIDOR4000_top.v(33) " "Output port \"oSDRAM_CASn\" at MKRVIDOR4000_top.v(33) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957692 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_CKE MKRVIDOR4000_top.v(34) " "Output port \"oSDRAM_CKE\" at MKRVIDOR4000_top.v(34) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957692 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_CSn MKRVIDOR4000_top.v(35) " "Output port \"oSDRAM_CSn\" at MKRVIDOR4000_top.v(35) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957692 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_RASn MKRVIDOR4000_top.v(38) " "Output port \"oSDRAM_RASn\" at MKRVIDOR4000_top.v(38) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957692 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_WEn MKRVIDOR4000_top.v(39) " "Output port \"oSDRAM_WEn\" at MKRVIDOR4000_top.v(39) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957693 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHDMI_CLK MKRVIDOR4000_top.v(98) " "Output port \"oHDMI_CLK\" at MKRVIDOR4000_top.v(98) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957693 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_SCK MKRVIDOR4000_top.v(113) " "Output port \"oFLASH_SCK\" at MKRVIDOR4000_top.v(113) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957693 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_CS MKRVIDOR4000_top.v(114) " "Output port \"oFLASH_CS\" at MKRVIDOR4000_top.v(114) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638519957698 "|MKRVIDOR4000_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_PLL SYSTEM_PLL:PLL_inst " "Elaborating entity \"SYSTEM_PLL\" for hierarchy \"SYSTEM_PLL:PLL_inst\"" {  } { { "MKRVIDOR4000_top.v" "PLL_inst" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519957738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "altpll_component" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519957834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519957854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 12 " "Parameter \"clk2_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 12 " "Parameter \"clk3_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 25 " "Parameter \"clk3_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 5000 " "Parameter \"clk3_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 4 " "Parameter \"clk4_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 5 " "Parameter \"clk4_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=SYSTEM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=SYSTEM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519957855 ""}  } { { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638519957855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/system_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/system_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL_altpll " "Found entity 1: SYSTEM_PLL_altpll" {  } { { "db/system_pll_altpll.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519957947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519957947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_PLL_altpll SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated " "Elaborating entity \"SYSTEM_PLL_altpll\" for hierarchy \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519957947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDesign MyDesign:MyDesign_inst " "Elaborating entity \"MyDesign\" for hierarchy \"MyDesign:MyDesign_inst\"" {  } { { "MKRVIDOR4000_top.v" "MyDesign_inst" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519957962 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A0 " "Pin \"A0\" not connected" {  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 192 64 232 208 "A0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1638519957966 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A1 " "Pin \"A1\" not connected" {  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 216 64 232 232 "A1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1638519957966 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A2 " "Pin \"A2\" not connected" {  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 240 64 232 256 "A2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1638519957966 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst2 " "Primitive \"GND\" of instance \"inst2\" not used" {  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 280 216 248 312 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1638519957967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3\"" {  } { { "MyDesign.bdf" "inst3" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 96 936 1048 144 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519958008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3 " "Elaborated megafunction instantiation \"MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3\"" {  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 96 936 1048 144 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519958015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3 " "Instantiated megafunction \"MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519958016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519958016 ""}  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 96 936 1048 144 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638519958016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0j4 " "Found entity 1: lpm_constant_0j4" {  } { { "db/lpm_constant_0j4.tdf" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/lpm_constant_0j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519958040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519958040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0j4 MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3\|lpm_constant_0j4:ag " "Elaborating entity \"lpm_constant_0j4\" for hierarchy \"MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3\|lpm_constant_0j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519958041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER MyDesign:MyDesign_inst\|LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"MyDesign:MyDesign_inst\|LPM_COUNTER:inst\"" {  } { { "MyDesign.bdf" "inst" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 200 432 568 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519958162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDesign:MyDesign_inst\|LPM_COUNTER:inst " "Elaborated megafunction instantiation \"MyDesign:MyDesign_inst\|LPM_COUNTER:inst\"" {  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 200 432 568 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519958179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDesign:MyDesign_inst\|LPM_COUNTER:inst " "Instantiated megafunction \"MyDesign:MyDesign_inst\|LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638519958179 ""}  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 200 432 568 400 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638519958179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_53g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_53g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_53g " "Found entity 1: cntr_53g" {  } { { "db/cntr_53g.tdf" "" { Text "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/cntr_53g.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638519958254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519958254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_53g MyDesign:MyDesign_inst\|LPM_COUNTER:inst\|cntr_53g:auto_generated " "Elaborating entity \"cntr_53g\" for hierarchy \"MyDesign:MyDesign_inst\|LPM_COUNTER:inst\|cntr_53g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638519958255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst4 JTAG " "Node instance \"inst4\" instantiates undefined entity \"JTAG\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MyDesign.bdf" "inst4" { Schematic "F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 472 1128 1432 752 "inst4" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1638519958272 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638519958394 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 03 09:25:58 2021 " "Processing ended: Fri Dec 03 09:25:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638519958394 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638519958394 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638519958394 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519958394 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638519959113 ""}
