# Reading c:/Modeltech_xe/win32xoem/../tcl/vsim/pref.tcl 
# do memorywrite.ldo 
# Model Technology ModelSim XE vcom 5.5b Compiler 2001.05 May 23 2001
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity memorywrite
# Model Technology ModelSim XE vcom 5.5b Compiler 2001.05 May 23 2001
# -- Loading package standard
# -- Compiling architecture behavioral of memorywrite
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity memorywrite
# vsim -t 1ns -L xilinxcorelib memorywrite 
# Loading c:/Modeltech_xe/win32xoem/../std.standard
# Loading c:/Modeltech_xe/win32xoem/../ieee.std_logic_1164(body)
# Loading c:/Modeltech_xe/win32xoem/../ieee.std_logic_arith(body)
# Loading c:/Modeltech_xe/win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.memorywrite(behavioral)
# .wave
# .structure
# .signals
do E:/HingKei/152bs04/Proj2Memory/simulations/memWrite.do
destroy .wave
