strict digraph "" {
	node [label="\N"];
	"Leaf_1570:AL"	 [def_var="['DlyCrcCnt']",
		label="Leaf_1570:AL"];
	"1576:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674d50>",
		fillcolor=firebrick,
		label="1576:NS
DlyCrcCnt <= 3'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674d50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1576:NS" -> "Leaf_1570:AL"	 [cond="[]",
		lineno=None];
	"1579:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674150>",
		fillcolor=firebrick,
		label="1579:NS
DlyCrcCnt <= DlyCrcCnt + 3'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1579:NS" -> "Leaf_1570:AL"	 [cond="[]",
		lineno=None];
	"1572:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb687050>",
		fillcolor=springgreen,
		label="1572:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1573:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687490>",
		fillcolor=firebrick,
		label="1573:NS
DlyCrcCnt <= 3'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1572:IF" -> "1573:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=1572];
	"1575:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6870d0>",
		fillcolor=springgreen,
		label="1575:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1572:IF" -> "1575:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=1572];
	"1571:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb687610>",
		fillcolor=turquoise,
		label="1571:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1571:BL" -> "1572:IF"	 [cond="[]",
		lineno=None];
	"1570:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb687650>",
		clk_sens=False,
		fillcolor=gold,
		label="1570:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RxReset', 'RxValid', 'DlyCrcCnt', 'RxEndFrm']"];
	"1570:AL" -> "1571:BL"	 [cond="[]",
		lineno=None];
	"1573:NS" -> "Leaf_1570:AL"	 [cond="[]",
		lineno=None];
	"1578:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb687110>",
		fillcolor=springgreen,
		label="1578:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1578:IF" -> "1579:NS"	 [cond="['RxValid', 'RxEndFrm', 'DlyCrcCnt']",
		label="(RxValid & ~RxEndFrm & ~DlyCrcCnt[2])",
		lineno=1578];
	"1575:IF" -> "1576:NS"	 [cond="['RxValid', 'RxEndFrm']",
		label="(RxValid & RxEndFrm)",
		lineno=1575];
	"1575:IF" -> "1578:IF"	 [cond="['RxValid', 'RxEndFrm']",
		label="!((RxValid & RxEndFrm))",
		lineno=1575];
}
