// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module fpsqrt_r16_block(
  input  [2:0]  fp_fmt_i,
  input  [63:0] f_r_s_i,
  input  [63:0] f_r_c_i,
  input  [55:0] rt_i,
  input  [52:0] rt_m1_i,
  input  [12:0] mask_i,
  input  [6:0]  nr_f_r_7b_for_nxt_cycle_s0_qds_0_i,
  input  [6:0]  nr_f_r_7b_for_nxt_cycle_s0_qds_1_i,
  input  [6:0]  nr_f_r_7b_for_nxt_cycle_s0_qds_2_i,
  input  [6:0]  nr_f_r_7b_for_nxt_cycle_s0_qds_3_i,
  input  [8:0]  nr_f_r_9b_for_nxt_cycle_s1_qds_0_i,
  input  [8:0]  nr_f_r_9b_for_nxt_cycle_s1_qds_1_i,
  input  [8:0]  nr_f_r_9b_for_nxt_cycle_s1_qds_2_i,
  input  [8:0]  nr_f_r_9b_for_nxt_cycle_s1_qds_3_i,
  input  [4:0]  m_neg_1_for_nxt_cycle_s0_qds_0_i,
  input  [4:0]  m_neg_1_for_nxt_cycle_s0_qds_1_i,
  input  [4:0]  m_neg_1_for_nxt_cycle_s0_qds_2_i,
  input  [4:0]  m_neg_1_for_nxt_cycle_s0_qds_3_i,
  input  [3:0]  m_neg_0_for_nxt_cycle_s0_qds_0_i,
  input  [3:0]  m_neg_0_for_nxt_cycle_s0_qds_1_i,
  input  [3:0]  m_neg_0_for_nxt_cycle_s0_qds_2_i,
  input  [3:0]  m_neg_0_for_nxt_cycle_s0_qds_3_i,
  input  [2:0]  m_pos_1_for_nxt_cycle_s0_qds_0_i,
  input  [2:0]  m_pos_1_for_nxt_cycle_s0_qds_1_i,
  input  [2:0]  m_pos_1_for_nxt_cycle_s0_qds_2_i,
  input  [2:0]  m_pos_1_for_nxt_cycle_s0_qds_3_i,
  input  [3:0]  m_pos_2_for_nxt_cycle_s0_qds_0_i,
  input  [3:0]  m_pos_2_for_nxt_cycle_s0_qds_1_i,
  input  [3:0]  m_pos_2_for_nxt_cycle_s0_qds_2_i,
  input  [3:0]  m_pos_2_for_nxt_cycle_s0_qds_3_i,
  output [55:0] nxt_rt_o,
  output [52:0] nxt_rt_m1_o,
  output [63:0] nxt_f_r_s_o,
  output [63:0] nxt_f_r_c_o,
  output [6:0]  adder_7b_res_for_nxt_cycle_s0_qds_0_o,
  output [6:0]  adder_7b_res_for_nxt_cycle_s0_qds_1_o,
  output [6:0]  adder_7b_res_for_nxt_cycle_s0_qds_2_o,
  output [6:0]  adder_7b_res_for_nxt_cycle_s0_qds_3_o,
  output [8:0]  adder_9b_res_for_nxt_cycle_s1_qds_0_o,
  output [8:0]  adder_9b_res_for_nxt_cycle_s1_qds_1_o,
  output [8:0]  adder_9b_res_for_nxt_cycle_s1_qds_2_o,
  output [8:0]  adder_9b_res_for_nxt_cycle_s1_qds_3_o,
  output [6:0]  m_neg_1_to_nxt_cycle_0_o,
  output [6:0]  m_neg_1_to_nxt_cycle_1_o,
  output [6:0]  m_neg_1_to_nxt_cycle_2_o,
  output [6:0]  m_neg_1_to_nxt_cycle_3_o,
  output [6:0]  m_neg_0_to_nxt_cycle_0_o,
  output [6:0]  m_neg_0_to_nxt_cycle_1_o,
  output [6:0]  m_neg_0_to_nxt_cycle_2_o,
  output [6:0]  m_neg_0_to_nxt_cycle_3_o,
  output [6:0]  m_pos_1_to_nxt_cycle_0_o,
  output [6:0]  m_pos_1_to_nxt_cycle_1_o,
  output [6:0]  m_pos_1_to_nxt_cycle_2_o,
  output [6:0]  m_pos_1_to_nxt_cycle_3_o,
  output [6:0]  m_pos_2_to_nxt_cycle_0_o,
  output [6:0]  m_pos_2_to_nxt_cycle_1_o,
  output [6:0]  m_pos_2_to_nxt_cycle_2_o,
  output [6:0]  m_pos_2_to_nxt_cycle_3_o
);

  wire [4:0]  _u_r4_qds_s1_3_rt_dig_o;
  wire [4:0]  _u_r4_qds_s1_2_rt_dig_o;
  wire [4:0]  _u_r4_qds_s1_1_rt_dig_o;
  wire [4:0]  _u_r4_qds_s1_0_rt_dig_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_3_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_3_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_3_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_3_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_3_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_3_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_3_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_3_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_3_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_3_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_3_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_3_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_3_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_3_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_3_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_3_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_3_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_3_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_3_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_3_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_2_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_2_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_2_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_2_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_2_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_2_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_2_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_2_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_2_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_2_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_2_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_2_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_2_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_2_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_2_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_2_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_2_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_2_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_2_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_2_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_1_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_1_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_1_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_1_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_1_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_1_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_1_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_1_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_1_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_1_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_1_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_1_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_1_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_1_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_1_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_1_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_1_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_1_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_1_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_1_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_0_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_0_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_0_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_2_0_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_0_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_0_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_0_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_pos_1_0_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_0_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_0_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_0_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_0_0_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_0_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_0_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_0_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_1_0_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_0_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_0_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_0_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s1_neg_2_0_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_3_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_3_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_3_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_3_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_3_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_3_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_3_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_3_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_3_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_3_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_3_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_3_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_3_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_3_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_3_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_3_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_3_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_3_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_3_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_3_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_2_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_2_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_2_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_2_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_2_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_2_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_2_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_2_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_2_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_2_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_2_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_2_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_2_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_2_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_2_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_2_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_2_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_2_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_2_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_2_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_1_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_1_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_1_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_1_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_1_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_1_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_1_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_1_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_1_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_1_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_1_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_1_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_1_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_1_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_1_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_1_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_1_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_1_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_1_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_1_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_0_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_0_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_0_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_2_0_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_0_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_0_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_0_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_pos_1_0_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_0_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_0_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_0_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_0_0_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_0_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_0_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_0_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_1_0_m_pos_2_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_0_m_neg_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_0_m_neg_0_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_0_m_pos_1_o;
  wire [6:0]  _u_r4_qds_cg_spec_s0_neg_2_0_m_pos_2_o;
  wire [4:0]  _u_r4_qds_s0_3_rt_dig_o;
  wire [4:0]  _u_r4_qds_s0_2_rt_dig_o;
  wire [4:0]  _u_r4_qds_s0_1_rt_dig_o;
  wire [4:0]  _u_r4_qds_s0_0_rt_dig_o;
  wire [1:0]  _GEN = {2{mask_i[0]}};
  wire [1:0]  _GEN_0 = {2{mask_i[1]}};
  wire [1:0]  _GEN_1 = {2{mask_i[2]}};
  wire [1:0]  _GEN_2 = {2{mask_i[3]}};
  wire [1:0]  _GEN_3 = {2{mask_i[4]}};
  wire [1:0]  _GEN_4 = {2{mask_i[5]}};
  wire [1:0]  _GEN_5 = {2{mask_i[6]}};
  wire [1:0]  _GEN_6 = {2{mask_i[7]}};
  wire [1:0]  _GEN_7 = {2{mask_i[8]}};
  wire [1:0]  _GEN_8 = {2{mask_i[9]}};
  wire [1:0]  _GEN_9 = {2{mask_i[10]}};
  wire [1:0]  _GEN_10 = {2{mask_i[11]}};
  wire [1:0]  _GEN_11 = {2{mask_i[12]}};
  wire [2:0]  _GEN_12 = {3{mask_i[1]}};
  wire [2:0]  _GEN_13 = {3{mask_i[2]}};
  wire [2:0]  _GEN_14 = {3{mask_i[3]}};
  wire [2:0]  _GEN_15 = {3{mask_i[4]}};
  wire [2:0]  _GEN_16 = {3{mask_i[5]}};
  wire [2:0]  _GEN_17 = {3{mask_i[7]}};
  wire [2:0]  _GEN_18 = {3{mask_i[8]}};
  wire [2:0]  _GEN_19 = {3{mask_i[10]}};
  wire [2:0]  _GEN_20 = {3{mask_i[11]}};
  wire [2:0]  _GEN_21 = {3{mask_i[12]}};
  wire [2:0]  _GEN_22 = {3{mask_i[9]}};
  wire [54:0] mask_rt_pos_2_1 =
    {5'h0,
     mask_i[12],
     3'h0,
     mask_i[11],
     3'h0,
     mask_i[10],
     3'h0,
     mask_i[9],
     3'h0,
     mask_i[8],
     3'h0,
     mask_i[7],
     3'h0,
     mask_i[6],
     3'h0,
     mask_i[5],
     3'h0,
     mask_i[4],
     3'h0,
     mask_i[3],
     3'h0,
     mask_i[2],
     3'h0,
     mask_i[1],
     3'h0,
     mask_i[0],
     1'h0};
  wire [54:0] rt_0 = {~(rt_i[55]), rt_i[55:2]};
  wire [26:0] rt_1 = {~(rt_i[27]), rt_i[27:2]};
  wire [14:0] rt_2 = {~(rt_i[41]), rt_i[41:28]};
  wire [14:0] rt_3 = {~(rt_i[13]), rt_i[13:0]};
  wire [1:0]  _rt_for_csa_0_0_T_3 = fp_fmt_i[0] ? 2'h0 : rt_i[41:40];
  wire [1:0]  _rt_for_csa_0_0_T_7 = fp_fmt_i[1] ? 2'h0 : rt_i[29:28];
  wire [1:0]  _rt_for_csa_1_0_T_3 = fp_fmt_i[0] ? 2'h0 : rt_i[13:12];
  wire [1:0]  _GEN_23 = rt_m1_i[51:50] | _GEN_11;
  wire [1:0]  _GEN_24 = rt_m1_i[47:46] | _GEN_10;
  wire [1:0]  _GEN_25 = rt_m1_i[43:42] | _GEN_9;
  wire [1:0]  _GEN_26 = (fp_fmt_i[0] ? 2'h0 : rt_m1_i[39:38]) | _GEN_8;
  wire [1:0]  _GEN_27 = rt_m1_i[35:34] | _GEN_7;
  wire [1:0]  _GEN_28 = rt_m1_i[31:30] | _GEN_6;
  wire [1:0]  _GEN_29 = (fp_fmt_i[1] ? 2'h0 : rt_m1_i[27:26]) | _GEN_5;
  wire [1:0]  _GEN_30 = rt_m1_i[23:22] | _GEN_4;
  wire [1:0]  _GEN_31 = rt_m1_i[19:18] | _GEN_3;
  wire [1:0]  _GEN_32 = rt_m1_i[15:14] | _GEN_2;
  wire [1:0]  _GEN_33 = rt_m1_i[11:10] | _GEN_1;
  wire [1:0]  _GEN_34 = rt_m1_i[7:6] | _GEN_0;
  wire [1:0]  _GEN_35 = rt_m1_i[3:2] | _GEN;
  wire [2:0]  _GEN_36 = rt_m1_i[51:49] | _GEN_21;
  wire [2:0]  _GEN_37 = rt_m1_i[47:45] | _GEN_20;
  wire [2:0]  _GEN_38 = rt_m1_i[43:41] | _GEN_19;
  wire        _GEN_39 = rt_m1_i[37] | mask_i[9];
  wire [2:0]  _GEN_40 = rt_m1_i[35:33] | _GEN_18;
  wire [2:0]  _GEN_41 = rt_m1_i[31:29] | _GEN_17;
  wire        _GEN_42 = rt_m1_i[25] | mask_i[6];
  wire [2:0]  _GEN_43 = rt_m1_i[23:21] | _GEN_16;
  wire [2:0]  _GEN_44 = rt_m1_i[19:17] | _GEN_15;
  wire [2:0]  _GEN_45 = rt_m1_i[15:13] | _GEN_14;
  wire [2:0]  _GEN_46 = rt_m1_i[11:9] | _GEN_13;
  wire [2:0]  _GEN_47 = rt_m1_i[7:5] | _GEN_12;
  wire [2:0]  _GEN_48 = rt_m1_i[3:1] | {3{mask_i[0]}};
  wire        _GEN_49 = rt_i[51] | mask_i[12];
  wire        _GEN_50 = rt_i[47] | mask_i[11];
  wire        _GEN_51 = rt_i[43] | mask_i[10];
  wire        _GEN_52 = rt_i[39] | mask_i[9];
  wire        _GEN_53 = rt_i[35] | mask_i[8];
  wire        _GEN_54 = rt_i[31] | mask_i[7];
  wire        _GEN_55 = rt_i[27] | mask_i[6];
  wire        _GEN_56 = rt_i[23] | mask_i[5];
  wire        _GEN_57 = rt_i[19] | mask_i[4];
  wire        _GEN_58 = rt_i[15] | mask_i[3];
  wire        _GEN_59 = rt_i[11] | mask_i[2];
  wire        _GEN_60 = rt_i[7] | mask_i[1];
  wire        _GEN_61 = rt_i[3] | mask_i[0];
  wire [3:0]  _GEN_62 = ~(rt_i[55:52]);
  wire        _GEN_63 = rt_i[52] | mask_i[12];
  wire        _GEN_64 = rt_i[48] | mask_i[11];
  wire        _GEN_65 = rt_i[44] | mask_i[10];
  wire        _GEN_66 = _rt_for_csa_0_0_T_3[0] | mask_i[9];
  wire        _GEN_67 = rt_i[36] | mask_i[8];
  wire        _GEN_68 = rt_i[32] | mask_i[7];
  wire        _GEN_69 = _rt_for_csa_0_0_T_7[0] | mask_i[6];
  wire        _GEN_70 = rt_i[24] | mask_i[5];
  wire        _GEN_71 = rt_i[20] | mask_i[4];
  wire        _GEN_72 = rt_i[16] | mask_i[3];
  wire        _GEN_73 = rt_i[12] | mask_i[2];
  wire        _GEN_74 = rt_i[8] | mask_i[1];
  wire        _GEN_75 = rt_i[4] | mask_i[0];
  wire [2:0]  _GEN_76 = ~(rt_i[55:53]);
  wire [2:0]  _GEN_77 = ~(rt_i[47:45]);
  wire [2:0]  _GEN_78 = ~(rt_i[27:25]);
  wire [2:0]  _GEN_79 = ~(rt_i[19:17]);
  wire [1:0]  _f_r_s_for_csa_0_0_T_3 = fp_fmt_i[0] ? 2'h0 : f_r_s_i[47:46];
  wire [1:0]  _f_r_s_for_csa_0_0_T_7 = fp_fmt_i[1] ? 2'h0 : f_r_s_i[35:34];
  wire [1:0]  _f_r_c_for_csa_0_0_T_3 = fp_fmt_i[0] ? 2'h0 : f_r_c_i[47:46];
  wire [1:0]  _f_r_c_for_csa_0_0_T_7 = fp_fmt_i[1] ? 2'h0 : f_r_c_i[35:34];
  wire [53:0] _GEN_80 =
    {f_r_s_i[59:48],
     _f_r_s_for_csa_0_0_T_3,
     f_r_s_i[45:36],
     _f_r_s_for_csa_0_0_T_7,
     f_r_s_i[33:8],
     2'h0};
  wire [53:0] _GEN_81 =
    {f_r_c_i[59:48],
     _f_r_c_for_csa_0_0_T_3,
     f_r_c_i[45:36],
     _f_r_c_for_csa_0_0_T_7,
     f_r_c_i[33:8],
     2'h0};
  wire [53:0] _nxt_f_r_s_spec_s0_0_0_T = _GEN_80 ^ _GEN_81;
  wire [52:0] _GEN_82 =
    {f_r_s_i[58:48],
     _f_r_s_for_csa_0_0_T_3,
     f_r_s_i[45:36],
     _f_r_s_for_csa_0_0_T_7,
     f_r_s_i[33:8],
     2'h0};
  wire [52:0] _GEN_83 =
    {f_r_c_i[58:48],
     _f_r_c_for_csa_0_0_T_3,
     f_r_c_i[45:36],
     _f_r_c_for_csa_0_0_T_7,
     f_r_c_i[33:8],
     2'h0};
  wire [52:0] _GEN_84 =
    {_GEN_23[0],
     rt_m1_i[49:48],
     _GEN_24,
     rt_m1_i[45:44],
     _GEN_25,
     rt_m1_i[41:40],
     _GEN_26,
     rt_m1_i[37:36],
     _GEN_27,
     rt_m1_i[33:32],
     _GEN_28,
     rt_m1_i[29:28],
     _GEN_29,
     rt_m1_i[25:24],
     _GEN_30,
     rt_m1_i[21:20],
     _GEN_31,
     rt_m1_i[17:16],
     _GEN_32,
     rt_m1_i[13:12],
     _GEN_33,
     rt_m1_i[9:8],
     _GEN_34,
     rt_m1_i[5:4],
     _GEN_35,
     rt_m1_i[1:0],
     2'h0};
  wire [52:0] _nxt_f_r_c_pre_spec_s0_0_4_T_10 =
    _GEN_82 & _GEN_83 | _GEN_82 & _GEN_84 | _GEN_83 & _GEN_84;
  wire [52:0] _GEN_85 =
    {_GEN_36,
     rt_m1_i[48],
     _GEN_37,
     rt_m1_i[44],
     _GEN_38,
     rt_m1_i[40],
     _GEN_26,
     _GEN_39,
     rt_m1_i[36],
     _GEN_40,
     rt_m1_i[32],
     _GEN_41,
     rt_m1_i[28],
     _GEN_29,
     _GEN_42,
     rt_m1_i[24],
     _GEN_43,
     rt_m1_i[20],
     _GEN_44,
     rt_m1_i[16],
     _GEN_45,
     rt_m1_i[12],
     _GEN_46,
     rt_m1_i[8],
     _GEN_47,
     rt_m1_i[4],
     _GEN_48,
     rt_m1_i[0],
     1'h0};
  wire [52:0] _nxt_f_r_c_pre_spec_s0_0_3_T_10 =
    _GEN_82 & _GEN_83 | _GEN_82 & _GEN_85 | _GEN_83 & _GEN_85;
  wire [52:0] _GEN_86 =
    {_GEN_62[1:0],
     ~_GEN_49,
     ~(rt_i[50:48]),
     ~_GEN_50,
     ~(rt_i[46:44]),
     ~_GEN_51,
     ~(rt_i[42]),
     ~_rt_for_csa_0_0_T_3,
     ~_GEN_52,
     ~(rt_i[38:36]),
     ~_GEN_53,
     ~(rt_i[34:32]),
     ~_GEN_54,
     ~(rt_i[30]),
     ~_rt_for_csa_0_0_T_7,
     ~_GEN_55,
     ~(rt_i[26:24]),
     ~_GEN_56,
     ~(rt_i[22:20]),
     ~_GEN_57,
     ~(rt_i[18:16]),
     ~_GEN_58,
     ~(rt_i[14:12]),
     ~_GEN_59,
     ~(rt_i[10:8]),
     ~_GEN_60,
     ~(rt_i[6:4]),
     ~_GEN_61,
     ~(rt_i[2]),
     1'h1};
  wire [52:0] _nxt_f_r_c_pre_spec_s0_0_1_T_10 =
    _GEN_82 & _GEN_83 | _GEN_82 & _GEN_86 | _GEN_83 & _GEN_86;
  wire [52:0] _GEN_87 =
    {~_GEN_63,
     ~(rt_i[51:49]),
     ~_GEN_64,
     _GEN_77,
     ~_GEN_65,
     ~(rt_i[43:42]),
     ~(_rt_for_csa_0_0_T_3[1]),
     ~_GEN_66,
     ~(rt_i[39:37]),
     ~_GEN_67,
     ~(rt_i[35:33]),
     ~_GEN_68,
     ~(rt_i[31:30]),
     ~(_rt_for_csa_0_0_T_7[1]),
     ~_GEN_69,
     _GEN_78,
     ~_GEN_70,
     ~(rt_i[23:21]),
     ~_GEN_71,
     _GEN_79,
     ~_GEN_72,
     ~(rt_i[15:13]),
     ~_GEN_73,
     ~(rt_i[11:9]),
     ~_GEN_74,
     ~(rt_i[7:5]),
     ~_GEN_75,
     ~(rt_i[3:2]),
     2'h3};
  wire [52:0] _nxt_f_r_c_pre_spec_s0_0_0_T_10 =
    _GEN_82 & _GEN_83 | _GEN_82 & _GEN_87 | _GEN_83 & _GEN_87;
  wire [1:0]  _GEN_88 = rt_m1_i[25:24] | _GEN_11;
  wire [1:0]  _GEN_89 = rt_m1_i[21:20] | _GEN_10;
  wire [1:0]  _GEN_90 = rt_m1_i[17:16] | _GEN_9;
  wire [1:0]  _GEN_91 = (fp_fmt_i[0] ? 2'h0 : rt_m1_i[13:12]) | _GEN_8;
  wire [1:0]  _GEN_92 = rt_m1_i[9:8] | _GEN_7;
  wire [1:0]  _GEN_93 = rt_m1_i[5:4] | _GEN_6;
  wire [2:0]  _GEN_94 = rt_m1_i[25:23] | _GEN_21;
  wire [2:0]  _GEN_95 = rt_m1_i[21:19] | _GEN_20;
  wire [2:0]  _GEN_96 = rt_m1_i[17:15] | _GEN_19;
  wire        _GEN_97 = rt_m1_i[11] | mask_i[9];
  wire [2:0]  _GEN_98 = rt_m1_i[9:7] | _GEN_18;
  wire [2:0]  _GEN_99 = rt_m1_i[5:3] | _GEN_17;
  wire        _GEN_100 = rt_i[23] | mask_i[12];
  wire        _GEN_101 = rt_i[19] | mask_i[11];
  wire        _GEN_102 = rt_i[15] | mask_i[10];
  wire        _GEN_103 = rt_i[11] | mask_i[9];
  wire        _GEN_104 = rt_i[7] | mask_i[8];
  wire        _GEN_105 = rt_i[3] | mask_i[7];
  wire [3:0]  _GEN_106 = ~(rt_i[27:24]);
  wire        _GEN_107 = rt_i[24] | mask_i[12];
  wire        _GEN_108 = rt_i[20] | mask_i[11];
  wire        _GEN_109 = rt_i[16] | mask_i[10];
  wire        _GEN_110 = _rt_for_csa_1_0_T_3[0] | mask_i[9];
  wire        _GEN_111 = rt_i[8] | mask_i[8];
  wire        _GEN_112 = rt_i[4] | mask_i[7];
  wire [1:0]  _f_r_s_for_csa_1_0_T_3 = fp_fmt_i[0] ? 2'h0 : f_r_s_i[15:14];
  wire [1:0]  _f_r_c_for_csa_1_0_T_3 = fp_fmt_i[0] ? 2'h0 : f_r_c_i[15:14];
  wire [25:0] _GEN_113 = {f_r_s_i[27:16], _f_r_s_for_csa_1_0_T_3, f_r_s_i[13:4], 2'h0};
  wire [25:0] _GEN_114 = {f_r_c_i[27:16], _f_r_c_for_csa_1_0_T_3, f_r_c_i[13:4], 2'h0};
  wire [25:0] _nxt_f_r_s_spec_s0_1_0_T = _GEN_113 ^ _GEN_114;
  wire [24:0] _GEN_115 = {f_r_s_i[26:16], _f_r_s_for_csa_1_0_T_3, f_r_s_i[13:4], 2'h0};
  wire [24:0] _GEN_116 = {f_r_c_i[26:16], _f_r_c_for_csa_1_0_T_3, f_r_c_i[13:4], 2'h0};
  wire [24:0] _GEN_117 =
    {_GEN_88[0],
     rt_m1_i[23:22],
     _GEN_89,
     rt_m1_i[19:18],
     _GEN_90,
     rt_m1_i[15:14],
     _GEN_91,
     rt_m1_i[11:10],
     _GEN_92,
     rt_m1_i[7:6],
     _GEN_93,
     rt_m1_i[3:2],
     _GEN_5};
  wire [24:0] _nxt_f_r_c_pre_spec_s0_1_4_T_10 =
    _GEN_115 & _GEN_116 | _GEN_115 & _GEN_117 | _GEN_116 & _GEN_117;
  wire [24:0] _GEN_118 =
    {_GEN_94,
     rt_m1_i[22],
     _GEN_95,
     rt_m1_i[18],
     _GEN_96,
     rt_m1_i[14],
     _GEN_91,
     _GEN_97,
     rt_m1_i[10],
     _GEN_98,
     rt_m1_i[6],
     _GEN_99,
     rt_m1_i[2],
     mask_i[6]};
  wire [24:0] _nxt_f_r_c_pre_spec_s0_1_3_T_10 =
    _GEN_115 & _GEN_116 | _GEN_115 & _GEN_118 | _GEN_116 & _GEN_118;
  wire [24:0] _GEN_119 =
    {_GEN_106[1:0],
     ~_GEN_100,
     ~(rt_i[22:20]),
     ~_GEN_101,
     ~(rt_i[18:16]),
     ~_GEN_102,
     ~(rt_i[14]),
     ~_rt_for_csa_1_0_T_3,
     ~_GEN_103,
     ~(rt_i[10:8]),
     ~_GEN_104,
     ~(rt_i[6:4]),
     ~_GEN_105,
     ~(rt_i[2]),
     1'h1};
  wire [24:0] _nxt_f_r_c_pre_spec_s0_1_1_T_10 =
    _GEN_115 & _GEN_116 | _GEN_115 & _GEN_119 | _GEN_116 & _GEN_119;
  wire [24:0] _GEN_120 =
    {~_GEN_107,
     ~(rt_i[23:21]),
     ~_GEN_108,
     _GEN_79,
     ~_GEN_109,
     ~(rt_i[15:14]),
     ~(_rt_for_csa_1_0_T_3[1]),
     ~_GEN_110,
     ~(rt_i[11:9]),
     ~_GEN_111,
     ~(rt_i[7:5]),
     ~_GEN_112,
     ~(rt_i[3:2]),
     1'h1,
     ~(mask_i[6])};
  wire [24:0] _nxt_f_r_c_pre_spec_s0_1_0_T_10 =
    _GEN_115 & _GEN_116 | _GEN_115 & _GEN_120 | _GEN_116 & _GEN_120;
  wire [1:0]  _GEN_121 = rt_m1_i[38:37] | _GEN_11;
  wire [1:0]  _GEN_122 = rt_m1_i[34:33] | _GEN_10;
  wire [1:0]  _GEN_123 = rt_m1_i[30:29] | _GEN_9;
  wire [2:0]  _GEN_124 = rt_m1_i[38:36] | _GEN_21;
  wire [2:0]  _GEN_125 = rt_m1_i[34:32] | _GEN_20;
  wire [2:0]  _GEN_126 = rt_m1_i[30:28] | _GEN_19;
  wire        _GEN_127 = rt_i[37] | mask_i[12];
  wire        _GEN_128 = rt_i[33] | mask_i[11];
  wire        _GEN_129 = rt_i[29] | mask_i[10];
  wire [3:0]  _GEN_130 = ~(rt_i[41:38]);
  wire        _GEN_131 = rt_i[38] | mask_i[12];
  wire        _GEN_132 = rt_i[34] | mask_i[11];
  wire        _GEN_133 = rt_i[30] | mask_i[10];
  wire [2:0]  _GEN_134 = ~(rt_i[41:39]);
  wire [2:0]  _GEN_135 = ~(rt_i[33:31]);
  wire [13:0] _GEN_136 = {f_r_s_i[43:32], 2'h0};
  wire [13:0] _GEN_137 = {f_r_c_i[43:32], 2'h0};
  wire [13:0] _nxt_f_r_s_spec_s0_2_0_T = _GEN_136 ^ _GEN_137;
  wire [12:0] _GEN_138 = {f_r_s_i[42:32], 2'h0};
  wire [12:0] _GEN_139 = {f_r_c_i[42:32], 2'h0};
  wire [12:0] _GEN_140 =
    {_GEN_121[0],
     rt_m1_i[36:35],
     _GEN_122,
     rt_m1_i[32:31],
     _GEN_123,
     rt_m1_i[28:27],
     _GEN_8};
  wire [12:0] _GEN_141 =
    {_GEN_124, rt_m1_i[35], _GEN_125, rt_m1_i[31], _GEN_126, rt_m1_i[27], mask_i[9]};
  wire [12:0] _GEN_142 =
    {_GEN_130[1:0],
     ~_GEN_127,
     ~(rt_i[36:34]),
     ~_GEN_128,
     ~(rt_i[32:30]),
     ~_GEN_129,
     ~(rt_i[28]),
     1'h1};
  wire [12:0] _GEN_143 =
    {~_GEN_131,
     ~(rt_i[37:35]),
     ~_GEN_132,
     _GEN_135,
     ~_GEN_133,
     ~(rt_i[29:28]),
     1'h1,
     ~(mask_i[9])};
  wire [1:0]  _GEN_144 = rt_m1_i[12:11] | _GEN_11;
  wire [1:0]  _GEN_145 = rt_m1_i[8:7] | _GEN_10;
  wire [1:0]  _GEN_146 = rt_m1_i[4:3] | _GEN_9;
  wire [2:0]  _GEN_147 = rt_m1_i[12:10] | _GEN_21;
  wire [2:0]  _GEN_148 = rt_m1_i[8:6] | _GEN_20;
  wire [2:0]  _GEN_149 = rt_m1_i[4:2] | _GEN_19;
  wire        _GEN_150 = rt_i[9] | mask_i[12];
  wire        _GEN_151 = rt_i[5] | mask_i[11];
  wire        _GEN_152 = rt_i[1] | mask_i[10];
  wire [3:0]  _GEN_153 = ~(rt_i[13:10]);
  wire        _GEN_154 = rt_i[10] | mask_i[12];
  wire        _GEN_155 = rt_i[6] | mask_i[11];
  wire        _GEN_156 = rt_i[2] | mask_i[10];
  wire [2:0]  _GEN_157 = ~(rt_i[13:11]);
  wire [2:0]  _GEN_158 = ~(rt_i[5:3]);
  wire [13:0] _GEN_159 = {f_r_s_i[11:0], 2'h0};
  wire [13:0] _GEN_160 = {f_r_c_i[11:0], 2'h0};
  wire [13:0] _nxt_f_r_s_spec_s0_3_0_T = _GEN_159 ^ _GEN_160;
  wire [12:0] _GEN_161 = {f_r_s_i[10:0], 2'h0};
  wire [12:0] _GEN_162 = {f_r_c_i[10:0], 2'h0};
  wire [12:0] _GEN_163 =
    {_GEN_144[0], rt_m1_i[10:9], _GEN_145, rt_m1_i[6:5], _GEN_146, rt_m1_i[2:1], _GEN_8};
  wire [12:0] _GEN_164 =
    {_GEN_147, rt_m1_i[9], _GEN_148, rt_m1_i[5], _GEN_149, rt_m1_i[1], mask_i[9]};
  wire [12:0] _GEN_165 =
    {_GEN_153[1:0],
     ~_GEN_150,
     ~(rt_i[8:6]),
     ~_GEN_151,
     ~(rt_i[4:2]),
     ~_GEN_152,
     ~(rt_i[0]),
     1'h1};
  wire [12:0] _GEN_166 =
    {~_GEN_154,
     ~(rt_i[9:7]),
     ~_GEN_155,
     _GEN_158,
     ~_GEN_156,
     ~(rt_i[1:0]),
     1'h1,
     ~(mask_i[9])};
  wire        a3_spec_s0_0_4 = rt_m1_i[51] | mask_i[12];
  wire        _GEN_167 = rt_m1_i[47] | mask_i[11];
  wire        _GEN_168 = rt_m1_i[43] | mask_i[10];
  wire        _GEN_169 = rt_m1_i[39] | mask_i[9];
  wire        _GEN_170 = rt_m1_i[35] | mask_i[8];
  wire        _GEN_171 = rt_m1_i[31] | mask_i[7];
  wire        _GEN_172 = rt_m1_i[27] | mask_i[6];
  wire        _GEN_173 = rt_m1_i[23] | mask_i[5];
  wire        _GEN_174 = rt_m1_i[19] | mask_i[4];
  wire        _GEN_175 = rt_m1_i[15] | mask_i[3];
  wire        _GEN_176 = rt_m1_i[11] | mask_i[2];
  wire        _GEN_177 = rt_m1_i[7] | mask_i[1];
  wire        _GEN_178 = rt_m1_i[3] | mask_i[0];
  wire [1:0]  _GEN_179 = rt_m1_i[39:38] | _GEN_8;
  wire [1:0]  _GEN_180 = rt_m1_i[27:26] | _GEN_5;
  wire        a4_spec_s0_0_1 = rt_i[52] | mask_i[12];
  wire        _GEN_181 = rt_i[40] | mask_i[9];
  wire        _GEN_182 = rt_i[28] | mask_i[6];
  wire        a3_spec_s0_0_0 = rt_i[53] | mask_i[12];
  wire        a3_spec_s0_1_4 = rt_m1_i[25] | mask_i[12];
  wire        _GEN_183 = rt_m1_i[21] | mask_i[11];
  wire        _GEN_184 = rt_m1_i[17] | mask_i[10];
  wire        _GEN_185 = rt_m1_i[13] | mask_i[9];
  wire        _GEN_186 = rt_m1_i[9] | mask_i[8];
  wire        _GEN_187 = rt_m1_i[5] | mask_i[7];
  wire [1:0]  _GEN_188 = rt_m1_i[13:12] | _GEN_8;
  wire        a4_spec_s0_1_1 = rt_i[24] | mask_i[12];
  wire        _GEN_189 = rt_i[12] | mask_i[9];
  wire        a3_spec_s0_1_0 = rt_i[25] | mask_i[12];
  wire        a3_spec_s0_2_4 = rt_m1_i[38] | mask_i[12];
  wire        _GEN_190 = rt_m1_i[34] | mask_i[11];
  wire        _GEN_191 = rt_m1_i[30] | mask_i[10];
  wire        a4_spec_s0_2_1 = rt_i[38] | mask_i[12];
  wire        a3_spec_s0_2_0 = rt_i[39] | mask_i[12];
  wire        a3_spec_s0_3_4 = rt_m1_i[12] | mask_i[12];
  wire        _GEN_192 = rt_m1_i[8] | mask_i[11];
  wire        _GEN_193 = rt_m1_i[4] | mask_i[10];
  wire        a4_spec_s0_3_1 = rt_i[10] | mask_i[12];
  wire        a3_spec_s0_3_0 = rt_i[11] | mask_i[12];
  wire [53:0] _GEN_194 = {54{_u_r4_qds_s0_0_rt_dig_o[4]}};
  wire [53:0] _GEN_195 = {54{_u_r4_qds_s0_0_rt_dig_o[3]}};
  wire [53:0] _GEN_196 = {54{_u_r4_qds_s0_0_rt_dig_o[2]}};
  wire [53:0] _GEN_197 = {54{_u_r4_qds_s0_0_rt_dig_o[1]}};
  wire [53:0] _GEN_198 = {54{_u_r4_qds_s0_0_rt_dig_o[0]}};
  wire [53:0] nxt_f_r_s_0_0 =
    _GEN_194
    & (_nxt_f_r_s_spec_s0_0_0_T
       ^ {_GEN_23,
          rt_m1_i[49:48],
          _GEN_24,
          rt_m1_i[45:44],
          _GEN_25,
          rt_m1_i[41:40],
          _GEN_26,
          rt_m1_i[37:36],
          _GEN_27,
          rt_m1_i[33:32],
          _GEN_28,
          rt_m1_i[29:28],
          _GEN_29,
          rt_m1_i[25:24],
          _GEN_30,
          rt_m1_i[21:20],
          _GEN_31,
          rt_m1_i[17:16],
          _GEN_32,
          rt_m1_i[13:12],
          _GEN_33,
          rt_m1_i[9:8],
          _GEN_34,
          rt_m1_i[5:4],
          _GEN_35,
          rt_m1_i[1:0],
          2'h0}) | _GEN_195
    & (_nxt_f_r_s_spec_s0_0_0_T
       ^ {rt_m1_i[52],
          _GEN_36,
          rt_m1_i[48],
          _GEN_37,
          rt_m1_i[44],
          _GEN_38,
          rt_m1_i[40],
          _GEN_26,
          _GEN_39,
          rt_m1_i[36],
          _GEN_40,
          rt_m1_i[32],
          _GEN_41,
          rt_m1_i[28],
          _GEN_29,
          _GEN_42,
          rt_m1_i[24],
          _GEN_43,
          rt_m1_i[20],
          _GEN_44,
          rt_m1_i[16],
          _GEN_45,
          rt_m1_i[12],
          _GEN_46,
          rt_m1_i[8],
          _GEN_47,
          rt_m1_i[4],
          _GEN_48,
          rt_m1_i[0],
          1'h0}) | _GEN_196 & _GEN_80 | _GEN_197
    & (_nxt_f_r_s_spec_s0_0_0_T
       ^ {_GEN_62[2:0],
          ~_GEN_49,
          ~(rt_i[50:48]),
          ~_GEN_50,
          ~(rt_i[46:44]),
          ~_GEN_51,
          ~(rt_i[42]),
          ~_rt_for_csa_0_0_T_3,
          ~_GEN_52,
          ~(rt_i[38:36]),
          ~_GEN_53,
          ~(rt_i[34:32]),
          ~_GEN_54,
          ~(rt_i[30]),
          ~_rt_for_csa_0_0_T_7,
          ~_GEN_55,
          ~(rt_i[26:24]),
          ~_GEN_56,
          ~(rt_i[22:20]),
          ~_GEN_57,
          ~(rt_i[18:16]),
          ~_GEN_58,
          ~(rt_i[14:12]),
          ~_GEN_59,
          ~(rt_i[10:8]),
          ~_GEN_60,
          ~(rt_i[6:4]),
          ~_GEN_61,
          ~(rt_i[2]),
          1'h1}) | _GEN_198
    & (_nxt_f_r_s_spec_s0_0_0_T
       ^ {_GEN_76[0],
          ~_GEN_63,
          ~(rt_i[51:49]),
          ~_GEN_64,
          _GEN_77,
          ~_GEN_65,
          ~(rt_i[43:42]),
          ~(_rt_for_csa_0_0_T_3[1]),
          ~_GEN_66,
          ~(rt_i[39:37]),
          ~_GEN_67,
          ~(rt_i[35:33]),
          ~_GEN_68,
          ~(rt_i[31:30]),
          ~(_rt_for_csa_0_0_T_7[1]),
          ~_GEN_69,
          _GEN_78,
          ~_GEN_70,
          ~(rt_i[23:21]),
          ~_GEN_71,
          _GEN_79,
          ~_GEN_72,
          ~(rt_i[15:13]),
          ~_GEN_73,
          ~(rt_i[11:9]),
          ~_GEN_74,
          ~(rt_i[7:5]),
          ~_GEN_75,
          ~(rt_i[3:2]),
          2'h3});
  wire [25:0] _GEN_199 = {26{_u_r4_qds_s0_1_rt_dig_o[4]}};
  wire [25:0] _GEN_200 = {26{_u_r4_qds_s0_1_rt_dig_o[3]}};
  wire [25:0] _GEN_201 = {26{_u_r4_qds_s0_1_rt_dig_o[2]}};
  wire [25:0] _GEN_202 = {26{_u_r4_qds_s0_1_rt_dig_o[1]}};
  wire [25:0] _GEN_203 = {26{_u_r4_qds_s0_1_rt_dig_o[0]}};
  wire [25:0] nxt_f_r_s_1_0 =
    _GEN_199
    & (_nxt_f_r_s_spec_s0_1_0_T
       ^ {_GEN_88,
          rt_m1_i[23:22],
          _GEN_89,
          rt_m1_i[19:18],
          _GEN_90,
          rt_m1_i[15:14],
          _GEN_91,
          rt_m1_i[11:10],
          _GEN_92,
          rt_m1_i[7:6],
          _GEN_93,
          rt_m1_i[3:2],
          _GEN_5}) | _GEN_200
    & (_nxt_f_r_s_spec_s0_1_0_T
       ^ {rt_m1_i[26],
          _GEN_94,
          rt_m1_i[22],
          _GEN_95,
          rt_m1_i[18],
          _GEN_96,
          rt_m1_i[14],
          _GEN_91,
          _GEN_97,
          rt_m1_i[10],
          _GEN_98,
          rt_m1_i[6],
          _GEN_99,
          rt_m1_i[2],
          mask_i[6]}) | _GEN_201 & _GEN_113 | _GEN_202
    & (_nxt_f_r_s_spec_s0_1_0_T
       ^ {_GEN_106[2:0],
          ~_GEN_100,
          ~(rt_i[22:20]),
          ~_GEN_101,
          ~(rt_i[18:16]),
          ~_GEN_102,
          ~(rt_i[14]),
          ~_rt_for_csa_1_0_T_3,
          ~_GEN_103,
          ~(rt_i[10:8]),
          ~_GEN_104,
          ~(rt_i[6:4]),
          ~_GEN_105,
          ~(rt_i[2]),
          1'h1}) | _GEN_203
    & (_nxt_f_r_s_spec_s0_1_0_T
       ^ {_GEN_78[0],
          ~_GEN_107,
          ~(rt_i[23:21]),
          ~_GEN_108,
          _GEN_79,
          ~_GEN_109,
          ~(rt_i[15:14]),
          ~(_rt_for_csa_1_0_T_3[1]),
          ~_GEN_110,
          ~(rt_i[11:9]),
          ~_GEN_111,
          ~(rt_i[7:5]),
          ~_GEN_112,
          ~(rt_i[3:2]),
          1'h1,
          ~(mask_i[6])});
  wire [13:0] _GEN_204 = {14{_u_r4_qds_s0_2_rt_dig_o[4]}};
  wire [13:0] _GEN_205 = {14{_u_r4_qds_s0_2_rt_dig_o[3]}};
  wire [13:0] _GEN_206 = {14{_u_r4_qds_s0_2_rt_dig_o[2]}};
  wire [13:0] _GEN_207 = {14{_u_r4_qds_s0_2_rt_dig_o[1]}};
  wire [13:0] _GEN_208 = {14{_u_r4_qds_s0_2_rt_dig_o[0]}};
  wire [13:0] nxt_f_r_s_2_0 =
    _GEN_204
    & (_nxt_f_r_s_spec_s0_2_0_T
       ^ {_GEN_121,
          rt_m1_i[36:35],
          _GEN_122,
          rt_m1_i[32:31],
          _GEN_123,
          rt_m1_i[28:27],
          _GEN_8}) | _GEN_205
    & (_nxt_f_r_s_spec_s0_2_0_T
       ^ {rt_m1_i[39],
          _GEN_124,
          rt_m1_i[35],
          _GEN_125,
          rt_m1_i[31],
          _GEN_126,
          rt_m1_i[27],
          mask_i[9]}) | _GEN_206 & _GEN_136 | _GEN_207
    & (_nxt_f_r_s_spec_s0_2_0_T
       ^ {_GEN_130[2:0],
          ~_GEN_127,
          ~(rt_i[36:34]),
          ~_GEN_128,
          ~(rt_i[32:30]),
          ~_GEN_129,
          ~(rt_i[28]),
          1'h1}) | _GEN_208
    & (_nxt_f_r_s_spec_s0_2_0_T
       ^ {_GEN_134[0],
          ~_GEN_131,
          ~(rt_i[37:35]),
          ~_GEN_132,
          _GEN_135,
          ~_GEN_133,
          ~(rt_i[29:28]),
          1'h1,
          ~(mask_i[9])});
  wire [13:0] _GEN_209 = {14{_u_r4_qds_s0_3_rt_dig_o[4]}};
  wire [13:0] _GEN_210 = {14{_u_r4_qds_s0_3_rt_dig_o[3]}};
  wire [13:0] _GEN_211 = {14{_u_r4_qds_s0_3_rt_dig_o[2]}};
  wire [13:0] _GEN_212 = {14{_u_r4_qds_s0_3_rt_dig_o[1]}};
  wire [13:0] _GEN_213 = {14{_u_r4_qds_s0_3_rt_dig_o[0]}};
  wire [13:0] nxt_f_r_s_3_0 =
    _GEN_209
    & (_nxt_f_r_s_spec_s0_3_0_T
       ^ {_GEN_144,
          rt_m1_i[10:9],
          _GEN_145,
          rt_m1_i[6:5],
          _GEN_146,
          rt_m1_i[2:1],
          _GEN_8}) | _GEN_210
    & (_nxt_f_r_s_spec_s0_3_0_T
       ^ {rt_m1_i[13],
          _GEN_147,
          rt_m1_i[9],
          _GEN_148,
          rt_m1_i[5],
          _GEN_149,
          rt_m1_i[1],
          mask_i[9]}) | _GEN_211 & _GEN_159 | _GEN_212
    & (_nxt_f_r_s_spec_s0_3_0_T
       ^ {_GEN_153[2:0],
          ~_GEN_150,
          ~(rt_i[8:6]),
          ~_GEN_151,
          ~(rt_i[4:2]),
          ~_GEN_152,
          ~(rt_i[0]),
          1'h1}) | _GEN_213
    & (_nxt_f_r_s_spec_s0_3_0_T
       ^ {_GEN_157[0],
          ~_GEN_154,
          ~(rt_i[9:7]),
          ~_GEN_155,
          _GEN_158,
          ~_GEN_156,
          ~(rt_i[1:0]),
          1'h1,
          ~(mask_i[9])});
  wire [53:0] nxt_f_r_c_0_0 =
    _GEN_194
    & {_nxt_f_r_c_pre_spec_s0_0_4_T_10[52:40],
       ~(fp_fmt_i[0]) & _nxt_f_r_c_pre_spec_s0_0_4_T_10[39],
       _nxt_f_r_c_pre_spec_s0_0_4_T_10[38:28],
       ~(fp_fmt_i[1]) & _nxt_f_r_c_pre_spec_s0_0_4_T_10[27],
       _nxt_f_r_c_pre_spec_s0_0_4_T_10[26:0],
       1'h0} | _GEN_195
    & {_nxt_f_r_c_pre_spec_s0_0_3_T_10[52:40],
       ~(fp_fmt_i[0]) & _nxt_f_r_c_pre_spec_s0_0_3_T_10[39],
       _nxt_f_r_c_pre_spec_s0_0_3_T_10[38:28],
       ~(fp_fmt_i[1]) & _nxt_f_r_c_pre_spec_s0_0_3_T_10[27],
       _nxt_f_r_c_pre_spec_s0_0_3_T_10[26:0],
       1'h0} | _GEN_196 & _GEN_81 | _GEN_197
    & {_nxt_f_r_c_pre_spec_s0_0_1_T_10[52:40],
       fp_fmt_i[0] | _nxt_f_r_c_pre_spec_s0_0_1_T_10[39],
       _nxt_f_r_c_pre_spec_s0_0_1_T_10[38:28],
       fp_fmt_i[1] | _nxt_f_r_c_pre_spec_s0_0_1_T_10[27],
       _nxt_f_r_c_pre_spec_s0_0_1_T_10[26:0],
       1'h1} | _GEN_198
    & {_nxt_f_r_c_pre_spec_s0_0_0_T_10[52:40],
       fp_fmt_i[0] | _nxt_f_r_c_pre_spec_s0_0_0_T_10[39],
       _nxt_f_r_c_pre_spec_s0_0_0_T_10[38:28],
       fp_fmt_i[1] | _nxt_f_r_c_pre_spec_s0_0_0_T_10[27],
       _nxt_f_r_c_pre_spec_s0_0_0_T_10[26:0],
       1'h1};
  wire [25:0] nxt_f_r_c_1_0 =
    _GEN_199
    & {_nxt_f_r_c_pre_spec_s0_1_4_T_10[24:12],
       ~(fp_fmt_i[0]) & _nxt_f_r_c_pre_spec_s0_1_4_T_10[11],
       _nxt_f_r_c_pre_spec_s0_1_4_T_10[10:0],
       1'h0} | _GEN_200
    & {_nxt_f_r_c_pre_spec_s0_1_3_T_10[24:12],
       ~(fp_fmt_i[0]) & _nxt_f_r_c_pre_spec_s0_1_3_T_10[11],
       _nxt_f_r_c_pre_spec_s0_1_3_T_10[10:0],
       1'h0} | _GEN_201 & _GEN_114 | _GEN_202
    & {_nxt_f_r_c_pre_spec_s0_1_1_T_10[24:12],
       fp_fmt_i[0] | _nxt_f_r_c_pre_spec_s0_1_1_T_10[11],
       _nxt_f_r_c_pre_spec_s0_1_1_T_10[10:0],
       1'h1} | _GEN_203
    & {_nxt_f_r_c_pre_spec_s0_1_0_T_10[24:12],
       fp_fmt_i[0] | _nxt_f_r_c_pre_spec_s0_1_0_T_10[11],
       _nxt_f_r_c_pre_spec_s0_1_0_T_10[10:0],
       1'h1};
  wire [13:0] nxt_f_r_c_2_0 =
    _GEN_204 & {_GEN_138 & _GEN_139 | _GEN_138 & _GEN_140 | _GEN_139 & _GEN_140, 1'h0}
    | _GEN_205 & {_GEN_138 & _GEN_139 | _GEN_138 & _GEN_141 | _GEN_139 & _GEN_141, 1'h0}
    | _GEN_206 & _GEN_137 | _GEN_207
    & {_GEN_138 & _GEN_139 | _GEN_138 & _GEN_142 | _GEN_139 & _GEN_142, 1'h1} | _GEN_208
    & {_GEN_138 & _GEN_139 | _GEN_138 & _GEN_143 | _GEN_139 & _GEN_143, 1'h1};
  wire [13:0] nxt_f_r_c_3_0 =
    _GEN_209 & {_GEN_161 & _GEN_162 | _GEN_161 & _GEN_163 | _GEN_162 & _GEN_163, 1'h0}
    | _GEN_210 & {_GEN_161 & _GEN_162 | _GEN_161 & _GEN_164 | _GEN_162 & _GEN_164, 1'h0}
    | _GEN_211 & _GEN_160 | _GEN_212
    & {_GEN_161 & _GEN_162 | _GEN_161 & _GEN_165 | _GEN_162 & _GEN_165, 1'h1} | _GEN_213
    & {_GEN_161 & _GEN_162 | _GEN_161 & _GEN_166 | _GEN_162 & _GEN_166, 1'h1};
  wire [54:0] nxt_rt_0_0 =
    {55{_u_r4_qds_s0_0_rt_dig_o[4]}}
    & {2'h1,
       rt_m1_i[52],
       a3_spec_s0_0_4,
       rt_m1_i[50:48],
       _GEN_167,
       rt_m1_i[46:44],
       _GEN_168,
       rt_m1_i[42:40],
       _GEN_169,
       rt_m1_i[38:36],
       _GEN_170,
       rt_m1_i[34:32],
       _GEN_171,
       rt_m1_i[30:28],
       _GEN_172,
       rt_m1_i[26:24],
       _GEN_173,
       rt_m1_i[22:20],
       _GEN_174,
       rt_m1_i[18:16],
       _GEN_175,
       rt_m1_i[14:12],
       _GEN_176,
       rt_m1_i[10:8],
       _GEN_177,
       rt_m1_i[6:4],
       _GEN_178,
       rt_m1_i[2:0]} | {55{_u_r4_qds_s0_0_rt_dig_o[3]}}
    & {2'h1,
       rt_m1_i[52],
       _GEN_23,
       rt_m1_i[49:48],
       _GEN_24,
       rt_m1_i[45:44],
       _GEN_25,
       rt_m1_i[41:40],
       _GEN_179,
       rt_m1_i[37:36],
       _GEN_27,
       rt_m1_i[33:32],
       _GEN_28,
       rt_m1_i[29:28],
       _GEN_180,
       rt_m1_i[25:24],
       _GEN_30,
       rt_m1_i[21:20],
       _GEN_31,
       rt_m1_i[17:16],
       _GEN_32,
       rt_m1_i[13:12],
       _GEN_33,
       rt_m1_i[9:8],
       _GEN_34,
       rt_m1_i[5:4],
       _GEN_35,
       rt_m1_i[1:0]} | {55{_u_r4_qds_s0_0_rt_dig_o[2]}} & rt_0
    | {55{_u_r4_qds_s0_0_rt_dig_o[1]}}
    & {~(rt_i[55]),
       rt_i[55:53],
       a4_spec_s0_0_1,
       rt_i[51:49],
       _GEN_64,
       rt_i[47:45],
       _GEN_65,
       rt_i[43:41],
       _GEN_181,
       rt_i[39:37],
       _GEN_67,
       rt_i[35:33],
       _GEN_68,
       rt_i[31:29],
       _GEN_182,
       rt_i[27:25],
       _GEN_70,
       rt_i[23:21],
       _GEN_71,
       rt_i[19:17],
       _GEN_72,
       rt_i[15:13],
       _GEN_73,
       rt_i[11:9],
       _GEN_74,
       rt_i[7:5],
       _GEN_75,
       rt_i[3:2]} | {55{_u_r4_qds_s0_0_rt_dig_o[0]}}
    & {~(rt_i[55]),
       rt_i[55:54],
       a3_spec_s0_0_0,
       rt_i[52:50],
       rt_i[49] | mask_i[11],
       rt_i[48:46],
       rt_i[45] | mask_i[10],
       rt_i[44:42],
       rt_i[41] | mask_i[9],
       rt_i[40:38],
       rt_i[37] | mask_i[8],
       rt_i[36:34],
       rt_i[33] | mask_i[7],
       rt_i[32:30],
       rt_i[29] | mask_i[6],
       rt_i[28:26],
       rt_i[25] | mask_i[5],
       rt_i[24:22],
       rt_i[21] | mask_i[4],
       rt_i[20:18],
       rt_i[17] | mask_i[3],
       rt_i[16:14],
       rt_i[13] | mask_i[2],
       rt_i[12:10],
       rt_i[9] | mask_i[1],
       rt_i[8:6],
       rt_i[5] | mask_i[0],
       rt_i[4:2]};
  wire [54:0] nxt_rt_m1_0_0 =
    {55{_u_r4_qds_s0_0_rt_dig_o[4]}}
    & {2'h1,
       rt_m1_i[52:51],
       rt_m1_i[50] | mask_i[12],
       rt_m1_i[49:47],
       rt_m1_i[46] | mask_i[11],
       rt_m1_i[45:43],
       rt_m1_i[42] | mask_i[10],
       rt_m1_i[41:39],
       rt_m1_i[38] | mask_i[9],
       rt_m1_i[37:35],
       rt_m1_i[34] | mask_i[8],
       rt_m1_i[33:31],
       rt_m1_i[30] | mask_i[7],
       rt_m1_i[29:27],
       rt_m1_i[26] | mask_i[6],
       rt_m1_i[25:23],
       rt_m1_i[22] | mask_i[5],
       rt_m1_i[21:19],
       rt_m1_i[18] | mask_i[4],
       rt_m1_i[17:15],
       rt_m1_i[14] | mask_i[3],
       rt_m1_i[13:11],
       rt_m1_i[10] | mask_i[2],
       rt_m1_i[9:7],
       rt_m1_i[6] | mask_i[1],
       rt_m1_i[5:3],
       rt_m1_i[2] | mask_i[0],
       rt_m1_i[1:0]} | {55{_u_r4_qds_s0_0_rt_dig_o[3]}}
    & {2'h1,
       rt_m1_i[52],
       rt_m1_i[51] | mask_i[12],
       rt_m1_i[50:48],
       _GEN_167,
       rt_m1_i[46:44],
       _GEN_168,
       rt_m1_i[42:40],
       _GEN_169,
       rt_m1_i[38:36],
       _GEN_170,
       rt_m1_i[34:32],
       _GEN_171,
       rt_m1_i[30:28],
       _GEN_172,
       rt_m1_i[26:24],
       _GEN_173,
       rt_m1_i[22:20],
       _GEN_174,
       rt_m1_i[18:16],
       _GEN_175,
       rt_m1_i[14:12],
       _GEN_176,
       rt_m1_i[10:8],
       _GEN_177,
       rt_m1_i[6:4],
       _GEN_178,
       rt_m1_i[2:0]} | {55{_u_r4_qds_s0_0_rt_dig_o[2]}}
    & {2'h1,
       rt_m1_i[52],
       _GEN_23,
       rt_m1_i[49:48],
       _GEN_24,
       rt_m1_i[45:44],
       _GEN_25,
       rt_m1_i[41:40],
       _GEN_179,
       rt_m1_i[37:36],
       _GEN_27,
       rt_m1_i[33:32],
       _GEN_28,
       rt_m1_i[29:28],
       _GEN_180,
       rt_m1_i[25:24],
       _GEN_30,
       rt_m1_i[21:20],
       _GEN_31,
       rt_m1_i[17:16],
       _GEN_32,
       rt_m1_i[13:12],
       _GEN_33,
       rt_m1_i[9:8],
       _GEN_34,
       rt_m1_i[5:4],
       _GEN_35,
       rt_m1_i[1:0]} | {55{_u_r4_qds_s0_0_rt_dig_o[1]}} & rt_0
    | {55{_u_r4_qds_s0_0_rt_dig_o[0]}}
    & {~(rt_i[55]),
       rt_i[55:53],
       _GEN_63,
       rt_i[51:49],
       _GEN_64,
       rt_i[47:45],
       _GEN_65,
       rt_i[43:41],
       _GEN_181,
       rt_i[39:37],
       _GEN_67,
       rt_i[35:33],
       _GEN_68,
       rt_i[31:29],
       _GEN_182,
       rt_i[27:25],
       _GEN_70,
       rt_i[23:21],
       _GEN_71,
       rt_i[19:17],
       _GEN_72,
       rt_i[15:13],
       _GEN_73,
       rt_i[11:9],
       _GEN_74,
       rt_i[7:5],
       _GEN_75,
       rt_i[3:2]};
  wire [26:0] nxt_rt_1_0 =
    {27{_u_r4_qds_s0_1_rt_dig_o[4]}}
    & {2'h1,
       rt_m1_i[26],
       a3_spec_s0_1_4,
       rt_m1_i[24:22],
       _GEN_183,
       rt_m1_i[20:18],
       _GEN_184,
       rt_m1_i[16:14],
       _GEN_185,
       rt_m1_i[12:10],
       _GEN_186,
       rt_m1_i[8:6],
       _GEN_187,
       rt_m1_i[4:2]} | {27{_u_r4_qds_s0_1_rt_dig_o[3]}}
    & {2'h1,
       rt_m1_i[26],
       _GEN_88,
       rt_m1_i[23:22],
       _GEN_89,
       rt_m1_i[19:18],
       _GEN_90,
       rt_m1_i[15:14],
       _GEN_188,
       rt_m1_i[11:10],
       _GEN_92,
       rt_m1_i[7:6],
       _GEN_93,
       rt_m1_i[3:2]} | {27{_u_r4_qds_s0_1_rt_dig_o[2]}} & rt_1
    | {27{_u_r4_qds_s0_1_rt_dig_o[1]}}
    & {~(rt_i[27]),
       rt_i[27:25],
       a4_spec_s0_1_1,
       rt_i[23:21],
       _GEN_108,
       rt_i[19:17],
       _GEN_109,
       rt_i[15:13],
       _GEN_189,
       rt_i[11:9],
       _GEN_111,
       rt_i[7:5],
       _GEN_112,
       rt_i[3:2]} | {27{_u_r4_qds_s0_1_rt_dig_o[0]}}
    & {~(rt_i[27]),
       rt_i[27:26],
       a3_spec_s0_1_0,
       rt_i[24:22],
       rt_i[21] | mask_i[11],
       rt_i[20:18],
       rt_i[17] | mask_i[10],
       rt_i[16:14],
       rt_i[13] | mask_i[9],
       rt_i[12:10],
       rt_i[9] | mask_i[8],
       rt_i[8:6],
       rt_i[5] | mask_i[7],
       rt_i[4:2]};
  wire [26:0] nxt_rt_m1_1_0 =
    {27{_u_r4_qds_s0_1_rt_dig_o[4]}}
    & {2'h1,
       rt_m1_i[26:25],
       rt_m1_i[24] | mask_i[12],
       rt_m1_i[23:21],
       rt_m1_i[20] | mask_i[11],
       rt_m1_i[19:17],
       rt_m1_i[16] | mask_i[10],
       rt_m1_i[15:13],
       rt_m1_i[12] | mask_i[9],
       rt_m1_i[11:9],
       rt_m1_i[8] | mask_i[8],
       rt_m1_i[7:5],
       rt_m1_i[4] | mask_i[7],
       rt_m1_i[3:2]} | {27{_u_r4_qds_s0_1_rt_dig_o[3]}}
    & {2'h1,
       rt_m1_i[26],
       rt_m1_i[25] | mask_i[12],
       rt_m1_i[24:22],
       _GEN_183,
       rt_m1_i[20:18],
       _GEN_184,
       rt_m1_i[16:14],
       _GEN_185,
       rt_m1_i[12:10],
       _GEN_186,
       rt_m1_i[8:6],
       _GEN_187,
       rt_m1_i[4:2]} | {27{_u_r4_qds_s0_1_rt_dig_o[2]}}
    & {2'h1,
       rt_m1_i[26],
       _GEN_88,
       rt_m1_i[23:22],
       _GEN_89,
       rt_m1_i[19:18],
       _GEN_90,
       rt_m1_i[15:14],
       _GEN_188,
       rt_m1_i[11:10],
       _GEN_92,
       rt_m1_i[7:6],
       _GEN_93,
       rt_m1_i[3:2]} | {27{_u_r4_qds_s0_1_rt_dig_o[1]}} & rt_1
    | {27{_u_r4_qds_s0_1_rt_dig_o[0]}}
    & {~(rt_i[27]),
       rt_i[27:25],
       _GEN_107,
       rt_i[23:21],
       _GEN_108,
       rt_i[19:17],
       _GEN_109,
       rt_i[15:13],
       _GEN_189,
       rt_i[11:9],
       _GEN_111,
       rt_i[7:5],
       _GEN_112,
       rt_i[3:2]};
  wire [1:0]  _rt_for_csa_0_1_T_3 = fp_fmt_i[0] ? 2'h0 : nxt_rt_0_0[39:38];
  wire [1:0]  _rt_for_csa_0_1_T_7 = fp_fmt_i[1] ? 2'h0 : nxt_rt_0_0[27:26];
  wire [1:0]  _rt_m1_for_csa_0_1_T_3 = fp_fmt_i[0] ? 2'h0 : nxt_rt_m1_0_0[39:38];
  wire [1:0]  _rt_m1_for_csa_0_1_T_7 = fp_fmt_i[1] ? 2'h0 : nxt_rt_m1_0_0[27:26];
  wire [1:0]  _rt_for_csa_1_1_T_3 = fp_fmt_i[0] ? 2'h0 : nxt_rt_1_0[11:10];
  wire [1:0]  _rt_m1_for_csa_1_1_T_3 = fp_fmt_i[0] ? 2'h0 : nxt_rt_m1_1_0[11:10];
  wire [14:0] nxt_rt_2_0 =
    {15{_u_r4_qds_s0_2_rt_dig_o[4]}}
    & {2'h1,
       rt_m1_i[39],
       a3_spec_s0_2_4,
       rt_m1_i[37:35],
       _GEN_190,
       rt_m1_i[33:31],
       _GEN_191,
       rt_m1_i[29:27]} | {15{_u_r4_qds_s0_2_rt_dig_o[3]}}
    & {2'h1,
       rt_m1_i[39],
       _GEN_121,
       rt_m1_i[36:35],
       _GEN_122,
       rt_m1_i[32:31],
       _GEN_123,
       rt_m1_i[28:27]} | {15{_u_r4_qds_s0_2_rt_dig_o[2]}} & rt_2
    | {15{_u_r4_qds_s0_2_rt_dig_o[1]}}
    & {~(rt_i[41]),
       rt_i[41:39],
       a4_spec_s0_2_1,
       rt_i[37:35],
       _GEN_132,
       rt_i[33:31],
       _GEN_133,
       rt_i[29:28]} | {15{_u_r4_qds_s0_2_rt_dig_o[0]}}
    & {~(rt_i[41]),
       rt_i[41:40],
       a3_spec_s0_2_0,
       rt_i[38:36],
       rt_i[35] | mask_i[11],
       rt_i[34:32],
       rt_i[31] | mask_i[10],
       rt_i[30:28]};
  wire [14:0] nxt_rt_m1_2_0 =
    {15{_u_r4_qds_s0_2_rt_dig_o[4]}}
    & {2'h1,
       rt_m1_i[39:38],
       rt_m1_i[37] | mask_i[12],
       rt_m1_i[36:34],
       rt_m1_i[33] | mask_i[11],
       rt_m1_i[32:30],
       rt_m1_i[29] | mask_i[10],
       rt_m1_i[28:27]} | {15{_u_r4_qds_s0_2_rt_dig_o[3]}}
    & {2'h1,
       rt_m1_i[39],
       rt_m1_i[38] | mask_i[12],
       rt_m1_i[37:35],
       _GEN_190,
       rt_m1_i[33:31],
       _GEN_191,
       rt_m1_i[29:27]} | {15{_u_r4_qds_s0_2_rt_dig_o[2]}}
    & {2'h1,
       rt_m1_i[39],
       _GEN_121,
       rt_m1_i[36:35],
       _GEN_122,
       rt_m1_i[32:31],
       _GEN_123,
       rt_m1_i[28:27]} | {15{_u_r4_qds_s0_2_rt_dig_o[1]}} & rt_2
    | {15{_u_r4_qds_s0_2_rt_dig_o[0]}}
    & {~(rt_i[41]),
       rt_i[41:39],
       _GEN_131,
       rt_i[37:35],
       _GEN_132,
       rt_i[33:31],
       _GEN_133,
       rt_i[29:28]};
  wire [14:0] nxt_rt_3_0 =
    {15{_u_r4_qds_s0_3_rt_dig_o[4]}}
    & {2'h1,
       rt_m1_i[13],
       a3_spec_s0_3_4,
       rt_m1_i[11:9],
       _GEN_192,
       rt_m1_i[7:5],
       _GEN_193,
       rt_m1_i[3:1]} | {15{_u_r4_qds_s0_3_rt_dig_o[3]}}
    & {2'h1,
       rt_m1_i[13],
       _GEN_144,
       rt_m1_i[10:9],
       _GEN_145,
       rt_m1_i[6:5],
       _GEN_146,
       rt_m1_i[2:1]} | {15{_u_r4_qds_s0_3_rt_dig_o[2]}} & rt_3
    | {15{_u_r4_qds_s0_3_rt_dig_o[1]}}
    & {~(rt_i[13]),
       rt_i[13:11],
       a4_spec_s0_3_1,
       rt_i[9:7],
       _GEN_155,
       rt_i[5:3],
       _GEN_156,
       rt_i[1:0]} | {15{_u_r4_qds_s0_3_rt_dig_o[0]}}
    & {~(rt_i[13]),
       rt_i[13:12],
       a3_spec_s0_3_0,
       rt_i[10:8],
       rt_i[7] | mask_i[11],
       rt_i[6:4],
       rt_i[3] | mask_i[10],
       rt_i[2:0]};
  wire [14:0] nxt_rt_m1_3_0 =
    {15{_u_r4_qds_s0_3_rt_dig_o[4]}}
    & {2'h1,
       rt_m1_i[13:12],
       rt_m1_i[11] | mask_i[12],
       rt_m1_i[10:8],
       rt_m1_i[7] | mask_i[11],
       rt_m1_i[6:4],
       rt_m1_i[3] | mask_i[10],
       rt_m1_i[2:1]} | {15{_u_r4_qds_s0_3_rt_dig_o[3]}}
    & {2'h1,
       rt_m1_i[13],
       rt_m1_i[12] | mask_i[12],
       rt_m1_i[11:9],
       _GEN_192,
       rt_m1_i[7:5],
       _GEN_193,
       rt_m1_i[3:1]} | {15{_u_r4_qds_s0_3_rt_dig_o[2]}}
    & {2'h1,
       rt_m1_i[13],
       _GEN_144,
       rt_m1_i[10:9],
       _GEN_145,
       rt_m1_i[6:5],
       _GEN_146,
       rt_m1_i[2:1]} | {15{_u_r4_qds_s0_3_rt_dig_o[1]}} & rt_3
    | {15{_u_r4_qds_s0_3_rt_dig_o[0]}}
    & {~(rt_i[13]),
       rt_i[13:11],
       _GEN_154,
       rt_i[9:7],
       _GEN_155,
       rt_i[5:3],
       _GEN_156,
       rt_i[1:0]};
  wire [1:0]  _GEN_214 = nxt_rt_m1_0_0[49:48] | _GEN_11;
  wire [1:0]  _GEN_215 = nxt_rt_m1_0_0[45:44] | _GEN_10;
  wire [1:0]  _GEN_216 = nxt_rt_m1_0_0[41:40] | _GEN_9;
  wire [1:0]  _GEN_217 = nxt_rt_m1_0_0[37:36] | _GEN_8;
  wire [1:0]  _GEN_218 = nxt_rt_m1_0_0[33:32] | _GEN_7;
  wire [1:0]  _GEN_219 = nxt_rt_m1_0_0[29:28] | _GEN_6;
  wire [1:0]  _GEN_220 = nxt_rt_m1_0_0[25:24] | _GEN_5;
  wire [1:0]  _GEN_221 = nxt_rt_m1_0_0[21:20] | _GEN_4;
  wire [1:0]  _GEN_222 = nxt_rt_m1_0_0[17:16] | _GEN_3;
  wire [1:0]  _GEN_223 = nxt_rt_m1_0_0[13:12] | _GEN_2;
  wire [1:0]  _GEN_224 = nxt_rt_m1_0_0[9:8] | _GEN_1;
  wire [1:0]  _GEN_225 = nxt_rt_m1_0_0[5:4] | _GEN_0;
  wire [1:0]  _GEN_226 = nxt_rt_m1_0_0[1:0] | _GEN;
  wire [2:0]  _GEN_227 = nxt_rt_m1_0_0[49:47] | _GEN_21;
  wire [2:0]  _GEN_228 = nxt_rt_m1_0_0[45:43] | _GEN_20;
  wire        _GEN_229 = _rt_m1_for_csa_0_1_T_3[1] | mask_i[10];
  wire [2:0]  _GEN_230 = nxt_rt_m1_0_0[37:35] | _GEN_22;
  wire [2:0]  _GEN_231 = nxt_rt_m1_0_0[33:31] | _GEN_18;
  wire        _GEN_232 = _rt_m1_for_csa_0_1_T_7[1] | mask_i[7];
  wire [2:0]  _GEN_233 = nxt_rt_m1_0_0[25:23] | {3{mask_i[6]}};
  wire [2:0]  _GEN_234 = nxt_rt_m1_0_0[21:19] | _GEN_16;
  wire [2:0]  _GEN_235 = nxt_rt_m1_0_0[17:15] | _GEN_15;
  wire [2:0]  _GEN_236 = nxt_rt_m1_0_0[13:11] | _GEN_14;
  wire [2:0]  _GEN_237 = nxt_rt_m1_0_0[9:7] | _GEN_13;
  wire [2:0]  _GEN_238 = nxt_rt_m1_0_0[5:3] | _GEN_12;
  wire        _GEN_239 = nxt_rt_0_0[47] | mask_i[12];
  wire        _GEN_240 = nxt_rt_0_0[43] | mask_i[11];
  wire        _GEN_241 = _rt_for_csa_0_1_T_3[1] | mask_i[10];
  wire        _GEN_242 = nxt_rt_0_0[35] | mask_i[9];
  wire        _GEN_243 = nxt_rt_0_0[31] | mask_i[8];
  wire        _GEN_244 = _rt_for_csa_0_1_T_7[1] | mask_i[7];
  wire        _GEN_245 = nxt_rt_0_0[23] | mask_i[6];
  wire        _GEN_246 = nxt_rt_0_0[19] | mask_i[5];
  wire        _GEN_247 = nxt_rt_0_0[15] | mask_i[4];
  wire        _GEN_248 = nxt_rt_0_0[11] | mask_i[3];
  wire        _GEN_249 = nxt_rt_0_0[7] | mask_i[2];
  wire        _GEN_250 = nxt_rt_0_0[3] | mask_i[1];
  wire [6:0]  _GEN_251 = ~(nxt_rt_0_0[54:48]);
  wire [2:0]  _GEN_252 = ~(nxt_rt_0_0[46:44]);
  wire        _GEN_253 = nxt_rt_0_0[48] | mask_i[12];
  wire        _GEN_254 = nxt_rt_0_0[44] | mask_i[11];
  wire        _GEN_255 = nxt_rt_0_0[40] | mask_i[10];
  wire        _GEN_256 = nxt_rt_0_0[36] | mask_i[9];
  wire        _GEN_257 = nxt_rt_0_0[32] | mask_i[8];
  wire        _GEN_258 = nxt_rt_0_0[28] | mask_i[7];
  wire        _GEN_259 = nxt_rt_0_0[24] | mask_i[6];
  wire        _GEN_260 = nxt_rt_0_0[20] | mask_i[5];
  wire        _GEN_261 = nxt_rt_0_0[16] | mask_i[4];
  wire        _GEN_262 = nxt_rt_0_0[12] | mask_i[3];
  wire        _GEN_263 = nxt_rt_0_0[8] | mask_i[2];
  wire        _GEN_264 = nxt_rt_0_0[4] | mask_i[1];
  wire        _GEN_265 = nxt_rt_0_0[0] | mask_i[0];
  wire [4:0]  _GEN_266 = ~(nxt_rt_0_0[53:49]);
  wire [2:0]  _GEN_267 = ~(nxt_rt_0_0[43:41]);
  wire [1:0]  _f_r_s_for_csa_0_1_T_3 = fp_fmt_i[0] ? 2'h0 : nxt_f_r_s_0_0[39:38];
  wire [1:0]  _f_r_s_for_csa_0_1_T_7 = fp_fmt_i[1] ? 2'h0 : nxt_f_r_s_0_0[27:26];
  wire [55:0] f_r_s_for_csa_0_1 =
    {nxt_f_r_s_0_0[53:40],
     _f_r_s_for_csa_0_1_T_3,
     nxt_f_r_s_0_0[37:28],
     _f_r_s_for_csa_0_1_T_7,
     nxt_f_r_s_0_0[25:0],
     2'h0};
  wire [1:0]  _f_r_c_for_csa_0_1_T_3 = fp_fmt_i[0] ? 2'h0 : nxt_f_r_c_0_0[39:38];
  wire [1:0]  _f_r_c_for_csa_0_1_T_7 = fp_fmt_i[1] ? 2'h0 : nxt_f_r_c_0_0[27:26];
  wire [55:0] f_r_c_for_csa_0_1 =
    {nxt_f_r_c_0_0[53:40],
     _f_r_c_for_csa_0_1_T_3,
     nxt_f_r_c_0_0[37:28],
     _f_r_c_for_csa_0_1_T_7,
     nxt_f_r_c_0_0[25:0],
     2'h0};
  wire [55:0] _nxt_f_r_s_spec_s1_0_0_T = f_r_s_for_csa_0_1 ^ f_r_c_for_csa_0_1;
  wire [54:0] _nxt_f_r_c_pre_spec_s1_0_0_T_3 =
    {nxt_f_r_s_0_0[52:40],
     _f_r_s_for_csa_0_1_T_3,
     nxt_f_r_s_0_0[37:28],
     _f_r_s_for_csa_0_1_T_7,
     nxt_f_r_s_0_0[25:0],
     2'h0};
  wire [54:0] _nxt_f_r_c_pre_spec_s1_0_0_T_7 =
    {nxt_f_r_c_0_0[52:40],
     _f_r_c_for_csa_0_1_T_3,
     nxt_f_r_c_0_0[37:28],
     _f_r_c_for_csa_0_1_T_7,
     nxt_f_r_c_0_0[25:0],
     2'h0};
  wire [54:0] _nxt_f_r_c_pre_spec_s1_0_4_T_8 =
    {nxt_rt_m1_0_0[52:50],
     _GEN_214,
     nxt_rt_m1_0_0[47:46],
     _GEN_215,
     nxt_rt_m1_0_0[43:42],
     _GEN_216,
     _rt_m1_for_csa_0_1_T_3,
     _GEN_217,
     nxt_rt_m1_0_0[35:34],
     _GEN_218,
     nxt_rt_m1_0_0[31:30],
     _GEN_219,
     _rt_m1_for_csa_0_1_T_7,
     _GEN_220,
     nxt_rt_m1_0_0[23:22],
     _GEN_221,
     nxt_rt_m1_0_0[19:18],
     _GEN_222,
     nxt_rt_m1_0_0[15:14],
     _GEN_223,
     nxt_rt_m1_0_0[11:10],
     _GEN_224,
     nxt_rt_m1_0_0[7:6],
     _GEN_225,
     nxt_rt_m1_0_0[3:2],
     _GEN_226,
     2'h0};
  wire [54:0] _nxt_f_r_c_pre_spec_s1_0_4_T_10 =
    _nxt_f_r_c_pre_spec_s1_0_0_T_3 & _nxt_f_r_c_pre_spec_s1_0_0_T_7
    | _nxt_f_r_c_pre_spec_s1_0_0_T_3 & _nxt_f_r_c_pre_spec_s1_0_4_T_8
    | _nxt_f_r_c_pre_spec_s1_0_0_T_7 & _nxt_f_r_c_pre_spec_s1_0_4_T_8;
  wire [54:0] _nxt_f_r_c_pre_spec_s1_0_3_T_8 =
    {nxt_rt_m1_0_0[53:50],
     _GEN_227,
     nxt_rt_m1_0_0[46],
     _GEN_228,
     nxt_rt_m1_0_0[42],
     _GEN_216,
     _GEN_229,
     _rt_m1_for_csa_0_1_T_3[0],
     _GEN_230,
     nxt_rt_m1_0_0[34],
     _GEN_231,
     nxt_rt_m1_0_0[30],
     _GEN_219,
     _GEN_232,
     _rt_m1_for_csa_0_1_T_7[0],
     _GEN_233,
     nxt_rt_m1_0_0[22],
     _GEN_234,
     nxt_rt_m1_0_0[18],
     _GEN_235,
     nxt_rt_m1_0_0[14],
     _GEN_236,
     nxt_rt_m1_0_0[10],
     _GEN_237,
     nxt_rt_m1_0_0[6],
     _GEN_238,
     nxt_rt_m1_0_0[2],
     _GEN_226,
     mask_i[0]};
  wire [54:0] _nxt_f_r_c_pre_spec_s1_0_3_T_10 =
    _nxt_f_r_c_pre_spec_s1_0_0_T_3 & _nxt_f_r_c_pre_spec_s1_0_0_T_7
    | _nxt_f_r_c_pre_spec_s1_0_0_T_3 & _nxt_f_r_c_pre_spec_s1_0_3_T_8
    | _nxt_f_r_c_pre_spec_s1_0_0_T_7 & _nxt_f_r_c_pre_spec_s1_0_3_T_8;
  wire [54:0] _nxt_f_r_c_pre_spec_s1_0_1_T_8 =
    {_GEN_251[5:0],
     ~_GEN_239,
     _GEN_252,
     ~_GEN_240,
     ~(nxt_rt_0_0[42:40]),
     ~_GEN_241,
     ~(_rt_for_csa_0_1_T_3[0]),
     ~(nxt_rt_0_0[37:36]),
     ~_GEN_242,
     ~(nxt_rt_0_0[34:32]),
     ~_GEN_243,
     ~(nxt_rt_0_0[30:28]),
     ~_GEN_244,
     ~(_rt_for_csa_0_1_T_7[0]),
     ~(nxt_rt_0_0[25:24]),
     ~_GEN_245,
     ~(nxt_rt_0_0[22:20]),
     ~_GEN_246,
     ~(nxt_rt_0_0[18:16]),
     ~_GEN_247,
     ~(nxt_rt_0_0[14:12]),
     ~_GEN_248,
     ~(nxt_rt_0_0[10:8]),
     ~_GEN_249,
     ~(nxt_rt_0_0[6:4]),
     ~_GEN_250,
     ~(nxt_rt_0_0[2:0]),
     ~(mask_i[0])};
  wire [54:0] _nxt_f_r_c_pre_spec_s1_0_1_T_10 =
    _nxt_f_r_c_pre_spec_s1_0_0_T_3 & _nxt_f_r_c_pre_spec_s1_0_0_T_7
    | _nxt_f_r_c_pre_spec_s1_0_0_T_3 & _nxt_f_r_c_pre_spec_s1_0_1_T_8
    | _nxt_f_r_c_pre_spec_s1_0_0_T_7 & _nxt_f_r_c_pre_spec_s1_0_1_T_8;
  wire [54:0] _nxt_f_r_c_pre_spec_s1_0_0_T_8 =
    {_GEN_266[3:0],
     ~_GEN_253,
     ~(nxt_rt_0_0[47:45]),
     ~_GEN_254,
     _GEN_267,
     ~_GEN_255,
     ~_rt_for_csa_0_1_T_3,
     ~(nxt_rt_0_0[37]),
     ~_GEN_256,
     ~(nxt_rt_0_0[35:33]),
     ~_GEN_257,
     ~(nxt_rt_0_0[31:29]),
     ~_GEN_258,
     ~_rt_for_csa_0_1_T_7,
     ~(nxt_rt_0_0[25]),
     ~_GEN_259,
     ~(nxt_rt_0_0[23:21]),
     ~_GEN_260,
     ~(nxt_rt_0_0[19:17]),
     ~_GEN_261,
     ~(nxt_rt_0_0[15:13]),
     ~_GEN_262,
     ~(nxt_rt_0_0[11:9]),
     ~_GEN_263,
     ~(nxt_rt_0_0[7:5]),
     ~_GEN_264,
     ~(nxt_rt_0_0[3:1]),
     ~_GEN_265,
     2'h3};
  wire [54:0] _nxt_f_r_c_pre_spec_s1_0_0_T_10 =
    _nxt_f_r_c_pre_spec_s1_0_0_T_3 & _nxt_f_r_c_pre_spec_s1_0_0_T_7
    | _nxt_f_r_c_pre_spec_s1_0_0_T_3 & _nxt_f_r_c_pre_spec_s1_0_0_T_8
    | _nxt_f_r_c_pre_spec_s1_0_0_T_7 & _nxt_f_r_c_pre_spec_s1_0_0_T_8;
  wire [1:0]  _GEN_268 = nxt_rt_m1_1_0[21:20] | _GEN_11;
  wire [1:0]  _GEN_269 = nxt_rt_m1_1_0[17:16] | _GEN_10;
  wire [1:0]  _GEN_270 = nxt_rt_m1_1_0[13:12] | _GEN_9;
  wire [1:0]  _GEN_271 = nxt_rt_m1_1_0[9:8] | _GEN_8;
  wire [1:0]  _GEN_272 = nxt_rt_m1_1_0[5:4] | _GEN_7;
  wire [1:0]  _GEN_273 = nxt_rt_m1_1_0[1:0] | _GEN_6;
  wire [2:0]  _GEN_274 = nxt_rt_m1_1_0[21:19] | _GEN_21;
  wire [2:0]  _GEN_275 = nxt_rt_m1_1_0[17:15] | _GEN_20;
  wire        _GEN_276 = _rt_m1_for_csa_1_1_T_3[1] | mask_i[10];
  wire [2:0]  _GEN_277 = nxt_rt_m1_1_0[9:7] | _GEN_22;
  wire [2:0]  _GEN_278 = nxt_rt_m1_1_0[5:3] | _GEN_18;
  wire        _GEN_279 = nxt_rt_1_0[19] | mask_i[12];
  wire        _GEN_280 = nxt_rt_1_0[15] | mask_i[11];
  wire        _GEN_281 = _rt_for_csa_1_1_T_3[1] | mask_i[10];
  wire        _GEN_282 = nxt_rt_1_0[7] | mask_i[9];
  wire        _GEN_283 = nxt_rt_1_0[3] | mask_i[8];
  wire [6:0]  _GEN_284 = ~(nxt_rt_1_0[26:20]);
  wire [2:0]  _GEN_285 = ~(nxt_rt_1_0[18:16]);
  wire        _GEN_286 = nxt_rt_1_0[20] | mask_i[12];
  wire        _GEN_287 = nxt_rt_1_0[16] | mask_i[11];
  wire        _GEN_288 = nxt_rt_1_0[12] | mask_i[10];
  wire        _GEN_289 = nxt_rt_1_0[8] | mask_i[9];
  wire        _GEN_290 = nxt_rt_1_0[4] | mask_i[8];
  wire        _GEN_291 = nxt_rt_1_0[0] | mask_i[7];
  wire [4:0]  _GEN_292 = ~(nxt_rt_1_0[25:21]);
  wire [2:0]  _GEN_293 = ~(nxt_rt_1_0[15:13]);
  wire [1:0]  _f_r_s_for_csa_1_1_T_3 = fp_fmt_i[0] ? 2'h0 : nxt_f_r_s_1_0[11:10];
  wire [27:0] f_r_s_for_csa_1_1 =
    {nxt_f_r_s_1_0[25:12], _f_r_s_for_csa_1_1_T_3, nxt_f_r_s_1_0[9:0], 2'h0};
  wire [1:0]  _f_r_c_for_csa_1_1_T_3 = fp_fmt_i[0] ? 2'h0 : nxt_f_r_c_1_0[11:10];
  wire [27:0] f_r_c_for_csa_1_1 =
    {nxt_f_r_c_1_0[25:12], _f_r_c_for_csa_1_1_T_3, nxt_f_r_c_1_0[9:0], 2'h0};
  wire [27:0] _nxt_f_r_s_spec_s1_1_0_T = f_r_s_for_csa_1_1 ^ f_r_c_for_csa_1_1;
  wire [26:0] _nxt_f_r_c_pre_spec_s1_1_0_T_3 =
    {nxt_f_r_s_1_0[24:12], _f_r_s_for_csa_1_1_T_3, nxt_f_r_s_1_0[9:0], 2'h0};
  wire [26:0] _nxt_f_r_c_pre_spec_s1_1_0_T_7 =
    {nxt_f_r_c_1_0[24:12], _f_r_c_for_csa_1_1_T_3, nxt_f_r_c_1_0[9:0], 2'h0};
  wire [26:0] _nxt_f_r_c_pre_spec_s1_1_4_T_8 =
    {nxt_rt_m1_1_0[24:22],
     _GEN_268,
     nxt_rt_m1_1_0[19:18],
     _GEN_269,
     nxt_rt_m1_1_0[15:14],
     _GEN_270,
     _rt_m1_for_csa_1_1_T_3,
     _GEN_271,
     nxt_rt_m1_1_0[7:6],
     _GEN_272,
     nxt_rt_m1_1_0[3:2],
     _GEN_273,
     2'h0};
  wire [26:0] _nxt_f_r_c_pre_spec_s1_1_4_T_10 =
    _nxt_f_r_c_pre_spec_s1_1_0_T_3 & _nxt_f_r_c_pre_spec_s1_1_0_T_7
    | _nxt_f_r_c_pre_spec_s1_1_0_T_3 & _nxt_f_r_c_pre_spec_s1_1_4_T_8
    | _nxt_f_r_c_pre_spec_s1_1_0_T_7 & _nxt_f_r_c_pre_spec_s1_1_4_T_8;
  wire [26:0] _nxt_f_r_c_pre_spec_s1_1_3_T_8 =
    {nxt_rt_m1_1_0[25:22],
     _GEN_274,
     nxt_rt_m1_1_0[18],
     _GEN_275,
     nxt_rt_m1_1_0[14],
     _GEN_270,
     _GEN_276,
     _rt_m1_for_csa_1_1_T_3[0],
     _GEN_277,
     nxt_rt_m1_1_0[6],
     _GEN_278,
     nxt_rt_m1_1_0[2],
     _GEN_273,
     mask_i[7]};
  wire [26:0] _nxt_f_r_c_pre_spec_s1_1_3_T_10 =
    _nxt_f_r_c_pre_spec_s1_1_0_T_3 & _nxt_f_r_c_pre_spec_s1_1_0_T_7
    | _nxt_f_r_c_pre_spec_s1_1_0_T_3 & _nxt_f_r_c_pre_spec_s1_1_3_T_8
    | _nxt_f_r_c_pre_spec_s1_1_0_T_7 & _nxt_f_r_c_pre_spec_s1_1_3_T_8;
  wire [26:0] _nxt_f_r_c_pre_spec_s1_1_1_T_8 =
    {_GEN_284[5:0],
     ~_GEN_279,
     _GEN_285,
     ~_GEN_280,
     ~(nxt_rt_1_0[14:12]),
     ~_GEN_281,
     ~(_rt_for_csa_1_1_T_3[0]),
     ~(nxt_rt_1_0[9:8]),
     ~_GEN_282,
     ~(nxt_rt_1_0[6:4]),
     ~_GEN_283,
     ~(nxt_rt_1_0[2:0]),
     ~(mask_i[7])};
  wire [26:0] _nxt_f_r_c_pre_spec_s1_1_1_T_10 =
    _nxt_f_r_c_pre_spec_s1_1_0_T_3 & _nxt_f_r_c_pre_spec_s1_1_0_T_7
    | _nxt_f_r_c_pre_spec_s1_1_0_T_3 & _nxt_f_r_c_pre_spec_s1_1_1_T_8
    | _nxt_f_r_c_pre_spec_s1_1_0_T_7 & _nxt_f_r_c_pre_spec_s1_1_1_T_8;
  wire [26:0] _nxt_f_r_c_pre_spec_s1_1_0_T_8 =
    {_GEN_292[3:0],
     ~_GEN_286,
     ~(nxt_rt_1_0[19:17]),
     ~_GEN_287,
     _GEN_293,
     ~_GEN_288,
     ~_rt_for_csa_1_1_T_3,
     ~(nxt_rt_1_0[9]),
     ~_GEN_289,
     ~(nxt_rt_1_0[7:5]),
     ~_GEN_290,
     ~(nxt_rt_1_0[3:1]),
     ~_GEN_291,
     2'h3};
  wire [26:0] _nxt_f_r_c_pre_spec_s1_1_0_T_10 =
    _nxt_f_r_c_pre_spec_s1_1_0_T_3 & _nxt_f_r_c_pre_spec_s1_1_0_T_7
    | _nxt_f_r_c_pre_spec_s1_1_0_T_3 & _nxt_f_r_c_pre_spec_s1_1_0_T_8
    | _nxt_f_r_c_pre_spec_s1_1_0_T_7 & _nxt_f_r_c_pre_spec_s1_1_0_T_8;
  wire [1:0]  _GEN_294 = nxt_rt_m1_2_0[9:8] | _GEN_11;
  wire [1:0]  _GEN_295 = nxt_rt_m1_2_0[5:4] | _GEN_10;
  wire [1:0]  _GEN_296 = nxt_rt_m1_2_0[1:0] | _GEN_9;
  wire [2:0]  _GEN_297 = nxt_rt_m1_2_0[9:7] | _GEN_21;
  wire [2:0]  _GEN_298 = nxt_rt_m1_2_0[5:3] | _GEN_20;
  wire        _GEN_299 = nxt_rt_2_0[7] | mask_i[12];
  wire        _GEN_300 = nxt_rt_2_0[3] | mask_i[11];
  wire [6:0]  _GEN_301 = ~(nxt_rt_2_0[14:8]);
  wire [2:0]  _GEN_302 = ~(nxt_rt_2_0[6:4]);
  wire        _GEN_303 = nxt_rt_2_0[8] | mask_i[12];
  wire        _GEN_304 = nxt_rt_2_0[4] | mask_i[11];
  wire        _GEN_305 = nxt_rt_2_0[0] | mask_i[10];
  wire [4:0]  _GEN_306 = ~(nxt_rt_2_0[13:9]);
  wire [2:0]  _GEN_307 = ~(nxt_rt_2_0[3:1]);
  wire [15:0] f_r_s_for_csa_2_1 = {nxt_f_r_s_2_0, 2'h0};
  wire [15:0] f_r_c_for_csa_2_1 = {nxt_f_r_c_2_0, 2'h0};
  wire [15:0] _nxt_f_r_s_spec_s1_2_0_T = f_r_s_for_csa_2_1 ^ f_r_c_for_csa_2_1;
  wire [14:0] _nxt_f_r_c_pre_spec_s1_2_0_T_3 = {nxt_f_r_s_2_0[12:0], 2'h0};
  wire [14:0] _nxt_f_r_c_pre_spec_s1_2_0_T_7 = {nxt_f_r_c_2_0[12:0], 2'h0};
  wire [14:0] _nxt_f_r_c_pre_spec_s1_2_4_T_8 =
    {nxt_rt_m1_2_0[12:10],
     _GEN_294,
     nxt_rt_m1_2_0[7:6],
     _GEN_295,
     nxt_rt_m1_2_0[3:2],
     _GEN_296,
     2'h0};
  wire [14:0] _nxt_f_r_c_pre_spec_s1_2_3_T_8 =
    {nxt_rt_m1_2_0[13:10],
     _GEN_297,
     nxt_rt_m1_2_0[6],
     _GEN_298,
     nxt_rt_m1_2_0[2],
     _GEN_296,
     mask_i[10]};
  wire [14:0] _nxt_f_r_c_pre_spec_s1_2_1_T_8 =
    {_GEN_301[5:0], ~_GEN_299, _GEN_302, ~_GEN_300, ~(nxt_rt_2_0[2:0]), ~(mask_i[10])};
  wire [14:0] _nxt_f_r_c_pre_spec_s1_2_0_T_8 =
    {_GEN_306[3:0], ~_GEN_303, ~(nxt_rt_2_0[7:5]), ~_GEN_304, _GEN_307, ~_GEN_305, 2'h3};
  wire [1:0]  _GEN_308 = nxt_rt_m1_3_0[9:8] | _GEN_11;
  wire [1:0]  _GEN_309 = nxt_rt_m1_3_0[5:4] | _GEN_10;
  wire [1:0]  _GEN_310 = nxt_rt_m1_3_0[1:0] | _GEN_9;
  wire [2:0]  _GEN_311 = nxt_rt_m1_3_0[9:7] | _GEN_21;
  wire [2:0]  _GEN_312 = nxt_rt_m1_3_0[5:3] | _GEN_20;
  wire        _GEN_313 = nxt_rt_3_0[7] | mask_i[12];
  wire        _GEN_314 = nxt_rt_3_0[3] | mask_i[11];
  wire [6:0]  _GEN_315 = ~(nxt_rt_3_0[14:8]);
  wire [2:0]  _GEN_316 = ~(nxt_rt_3_0[6:4]);
  wire        _GEN_317 = nxt_rt_3_0[8] | mask_i[12];
  wire        _GEN_318 = nxt_rt_3_0[4] | mask_i[11];
  wire        _GEN_319 = nxt_rt_3_0[0] | mask_i[10];
  wire [4:0]  _GEN_320 = ~(nxt_rt_3_0[13:9]);
  wire [2:0]  _GEN_321 = ~(nxt_rt_3_0[3:1]);
  wire [15:0] f_r_s_for_csa_3_1 = {nxt_f_r_s_3_0, 2'h0};
  wire [15:0] f_r_c_for_csa_3_1 = {nxt_f_r_c_3_0, 2'h0};
  wire [15:0] _nxt_f_r_s_spec_s1_3_0_T = f_r_s_for_csa_3_1 ^ f_r_c_for_csa_3_1;
  wire [14:0] _nxt_f_r_c_pre_spec_s1_3_0_T_3 = {nxt_f_r_s_3_0[12:0], 2'h0};
  wire [14:0] _nxt_f_r_c_pre_spec_s1_3_0_T_7 = {nxt_f_r_c_3_0[12:0], 2'h0};
  wire [14:0] _nxt_f_r_c_pre_spec_s1_3_4_T_8 =
    {nxt_rt_m1_3_0[12:10],
     _GEN_308,
     nxt_rt_m1_3_0[7:6],
     _GEN_309,
     nxt_rt_m1_3_0[3:2],
     _GEN_310,
     2'h0};
  wire [14:0] _nxt_f_r_c_pre_spec_s1_3_3_T_8 =
    {nxt_rt_m1_3_0[13:10],
     _GEN_311,
     nxt_rt_m1_3_0[6],
     _GEN_312,
     nxt_rt_m1_3_0[2],
     _GEN_310,
     mask_i[10]};
  wire [14:0] _nxt_f_r_c_pre_spec_s1_3_1_T_8 =
    {_GEN_315[5:0], ~_GEN_313, _GEN_316, ~_GEN_314, ~(nxt_rt_3_0[2:0]), ~(mask_i[10])};
  wire [14:0] _nxt_f_r_c_pre_spec_s1_3_0_T_8 =
    {_GEN_320[3:0], ~_GEN_317, ~(nxt_rt_3_0[7:5]), ~_GEN_318, _GEN_321, ~_GEN_319, 2'h3};
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_0_4_T_4 =
    9'(nxt_f_r_s_0_0[53:45]
       + 9'(nxt_f_r_c_0_0[53:45]
            + {nxt_rt_m1_0_0[53:50], _GEN_214, nxt_rt_m1_0_0[47:46], _GEN_215[1]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_0_3_T_4 =
    9'(nxt_f_r_s_0_0[53:45]
       + 9'(nxt_f_r_c_0_0[53:45] + {nxt_rt_m1_0_0[54:50], _GEN_227, nxt_rt_m1_0_0[46]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_0_2_T_2 =
    9'(nxt_f_r_s_0_0[53:45] + nxt_f_r_c_0_0[53:45]);
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_0_1_T_4 =
    9'(nxt_f_r_s_0_0[53:45]
       + 9'(nxt_f_r_c_0_0[53:45] + {_GEN_251, ~_GEN_239, _GEN_252[2]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_0_0_T_4 =
    9'(nxt_f_r_s_0_0[53:45]
       + 9'(nxt_f_r_c_0_0[53:45] + {_GEN_266, ~_GEN_253, ~(nxt_rt_0_0[47:45])}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_0_4_T_4 =
    10'(nxt_f_r_s_0_0[51:42]
        + 10'(nxt_f_r_c_0_0[51:42]
              + {nxt_rt_m1_0_0[51:50],
                 _GEN_214,
                 nxt_rt_m1_0_0[47:46],
                 _GEN_215,
                 nxt_rt_m1_0_0[43:42]}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_0_3_T_4 =
    10'(nxt_f_r_s_0_0[51:42]
        + 10'(nxt_f_r_c_0_0[51:42]
              + {nxt_rt_m1_0_0[52:50], _GEN_227, nxt_rt_m1_0_0[46], _GEN_228}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_0_2_T_2 =
    10'(nxt_f_r_s_0_0[51:42] + nxt_f_r_c_0_0[51:42]);
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_0_1_T_4 =
    10'(nxt_f_r_s_0_0[51:42]
        + 10'(nxt_f_r_c_0_0[51:42] + {_GEN_251[4:0], ~_GEN_239, _GEN_252, ~_GEN_240}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_0_0_T_4 =
    10'(nxt_f_r_s_0_0[51:42]
        + 10'(nxt_f_r_c_0_0[51:42]
              + {_GEN_266[2:0],
                 ~_GEN_253,
                 ~(nxt_rt_0_0[47:45]),
                 ~_GEN_254,
                 _GEN_267[2:1]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_1_4_T_4 =
    9'(nxt_f_r_s_1_0[25:17]
       + 9'(nxt_f_r_c_1_0[25:17]
            + {nxt_rt_m1_1_0[25:22], _GEN_268, nxt_rt_m1_1_0[19:18], _GEN_269[1]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_1_3_T_4 =
    9'(nxt_f_r_s_1_0[25:17]
       + 9'(nxt_f_r_c_1_0[25:17] + {nxt_rt_m1_1_0[26:22], _GEN_274, nxt_rt_m1_1_0[18]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_1_2_T_2 =
    9'(nxt_f_r_s_1_0[25:17] + nxt_f_r_c_1_0[25:17]);
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_1_1_T_4 =
    9'(nxt_f_r_s_1_0[25:17]
       + 9'(nxt_f_r_c_1_0[25:17] + {_GEN_284, ~_GEN_279, _GEN_285[2]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_1_0_T_4 =
    9'(nxt_f_r_s_1_0[25:17]
       + 9'(nxt_f_r_c_1_0[25:17] + {_GEN_292, ~_GEN_286, ~(nxt_rt_1_0[19:17])}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_1_4_T_4 =
    10'(nxt_f_r_s_1_0[23:14]
        + 10'(nxt_f_r_c_1_0[23:14]
              + {nxt_rt_m1_1_0[23:22],
                 _GEN_268,
                 nxt_rt_m1_1_0[19:18],
                 _GEN_269,
                 nxt_rt_m1_1_0[15:14]}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_1_3_T_4 =
    10'(nxt_f_r_s_1_0[23:14]
        + 10'(nxt_f_r_c_1_0[23:14]
              + {nxt_rt_m1_1_0[24:22], _GEN_274, nxt_rt_m1_1_0[18], _GEN_275}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_1_2_T_2 =
    10'(nxt_f_r_s_1_0[23:14] + nxt_f_r_c_1_0[23:14]);
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_1_1_T_4 =
    10'(nxt_f_r_s_1_0[23:14]
        + 10'(nxt_f_r_c_1_0[23:14] + {_GEN_284[4:0], ~_GEN_279, _GEN_285, ~_GEN_280}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_1_0_T_4 =
    10'(nxt_f_r_s_1_0[23:14]
        + 10'(nxt_f_r_c_1_0[23:14]
              + {_GEN_292[2:0],
                 ~_GEN_286,
                 ~(nxt_rt_1_0[19:17]),
                 ~_GEN_287,
                 _GEN_293[2:1]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_2_4_T_4 =
    9'(nxt_f_r_s_2_0[13:5]
       + 9'(nxt_f_r_c_2_0[13:5]
            + {nxt_rt_m1_2_0[13:10], _GEN_294, nxt_rt_m1_2_0[7:6], _GEN_295[1]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_2_3_T_4 =
    9'(nxt_f_r_s_2_0[13:5]
       + 9'(nxt_f_r_c_2_0[13:5] + {nxt_rt_m1_2_0[14:10], _GEN_297, nxt_rt_m1_2_0[6]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_2_2_T_2 =
    9'(nxt_f_r_s_2_0[13:5] + nxt_f_r_c_2_0[13:5]);
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_2_1_T_4 =
    9'(nxt_f_r_s_2_0[13:5]
       + 9'(nxt_f_r_c_2_0[13:5] + {_GEN_301, ~_GEN_299, _GEN_302[2]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_2_0_T_4 =
    9'(nxt_f_r_s_2_0[13:5]
       + 9'(nxt_f_r_c_2_0[13:5] + {_GEN_306, ~_GEN_303, ~(nxt_rt_2_0[7:5])}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_2_4_T_4 =
    10'(nxt_f_r_s_2_0[11:2]
        + 10'(nxt_f_r_c_2_0[11:2]
              + {nxt_rt_m1_2_0[11:10],
                 _GEN_294,
                 nxt_rt_m1_2_0[7:6],
                 _GEN_295,
                 nxt_rt_m1_2_0[3:2]}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_2_3_T_4 =
    10'(nxt_f_r_s_2_0[11:2]
        + 10'(nxt_f_r_c_2_0[11:2]
              + {nxt_rt_m1_2_0[12:10], _GEN_297, nxt_rt_m1_2_0[6], _GEN_298}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_2_2_T_2 =
    10'(nxt_f_r_s_2_0[11:2] + nxt_f_r_c_2_0[11:2]);
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_2_1_T_4 =
    10'(nxt_f_r_s_2_0[11:2]
        + 10'(nxt_f_r_c_2_0[11:2] + {_GEN_301[4:0], ~_GEN_299, _GEN_302, ~_GEN_300}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_2_0_T_4 =
    10'(nxt_f_r_s_2_0[11:2]
        + 10'(nxt_f_r_c_2_0[11:2]
              + {_GEN_306[2:0],
                 ~_GEN_303,
                 ~(nxt_rt_2_0[7:5]),
                 ~_GEN_304,
                 _GEN_307[2:1]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_3_4_T_4 =
    9'(nxt_f_r_s_3_0[13:5]
       + 9'(nxt_f_r_c_3_0[13:5]
            + {nxt_rt_m1_3_0[13:10], _GEN_308, nxt_rt_m1_3_0[7:6], _GEN_309[1]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_3_3_T_4 =
    9'(nxt_f_r_s_3_0[13:5]
       + 9'(nxt_f_r_c_3_0[13:5] + {nxt_rt_m1_3_0[14:10], _GEN_311, nxt_rt_m1_3_0[6]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_3_2_T_2 =
    9'(nxt_f_r_s_3_0[13:5] + nxt_f_r_c_3_0[13:5]);
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_3_1_T_4 =
    9'(nxt_f_r_s_3_0[13:5]
       + 9'(nxt_f_r_c_3_0[13:5] + {_GEN_315, ~_GEN_313, _GEN_316[2]}));
  wire [8:0]  _adder_9b_for_nxt_cycle_s0_qds_spec_3_0_T_4 =
    9'(nxt_f_r_s_3_0[13:5]
       + 9'(nxt_f_r_c_3_0[13:5] + {_GEN_320, ~_GEN_317, ~(nxt_rt_3_0[7:5])}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_3_4_T_4 =
    10'(nxt_f_r_s_3_0[11:2]
        + 10'(nxt_f_r_c_3_0[11:2]
              + {nxt_rt_m1_3_0[11:10],
                 _GEN_308,
                 nxt_rt_m1_3_0[7:6],
                 _GEN_309,
                 nxt_rt_m1_3_0[3:2]}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_3_3_T_4 =
    10'(nxt_f_r_s_3_0[11:2]
        + 10'(nxt_f_r_c_3_0[11:2]
              + {nxt_rt_m1_3_0[12:10], _GEN_311, nxt_rt_m1_3_0[6], _GEN_312}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_3_2_T_2 =
    10'(nxt_f_r_s_3_0[11:2] + nxt_f_r_c_3_0[11:2]);
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_3_1_T_4 =
    10'(nxt_f_r_s_3_0[11:2]
        + 10'(nxt_f_r_c_3_0[11:2] + {_GEN_315[4:0], ~_GEN_313, _GEN_316, ~_GEN_314}));
  wire [9:0]  _adder_10b_for_nxt_cycle_s1_qds_spec_3_0_T_4 =
    10'(nxt_f_r_s_3_0[11:2]
        + 10'(nxt_f_r_c_3_0[11:2]
              + {_GEN_320[2:0],
                 ~_GEN_317,
                 ~(nxt_rt_3_0[7:5]),
                 ~_GEN_318,
                 _GEN_321[2:1]}));
  wire [54:0] nxt_rt_spec_s1_0_4 = nxt_rt_m1_0_0 | mask_rt_pos_2_1;
  wire [54:0] nxt_rt_spec_s1_0_3 =
    nxt_rt_m1_0_0
    | {5'h0,
       _GEN_11,
       2'h0,
       _GEN_10,
       2'h0,
       _GEN_9,
       2'h0,
       _GEN_8,
       2'h0,
       _GEN_7,
       2'h0,
       _GEN_6,
       2'h0,
       _GEN_5,
       2'h0,
       _GEN_4,
       2'h0,
       _GEN_3,
       2'h0,
       _GEN_2,
       2'h0,
       _GEN_1,
       2'h0,
       _GEN_0,
       2'h0,
       _GEN};
  wire [54:0] nxt_rt_spec_s1_0_1 =
    nxt_rt_0_0
    | {6'h0,
       mask_i[12],
       3'h0,
       mask_i[11],
       3'h0,
       mask_i[10],
       3'h0,
       mask_i[9],
       3'h0,
       mask_i[8],
       3'h0,
       mask_i[7],
       3'h0,
       mask_i[6],
       3'h0,
       mask_i[5],
       3'h0,
       mask_i[4],
       3'h0,
       mask_i[3],
       3'h0,
       mask_i[2],
       3'h0,
       mask_i[1],
       3'h0,
       mask_i[0]};
  wire [54:0] nxt_rt_spec_s1_0_0 = nxt_rt_0_0 | mask_rt_pos_2_1;
  wire [26:0] nxt_rt_spec_s1_1_4 =
    nxt_rt_m1_1_0
    | {5'h0,
       mask_i[12],
       3'h0,
       mask_i[11],
       3'h0,
       mask_i[10],
       3'h0,
       mask_i[9],
       3'h0,
       mask_i[8],
       3'h0,
       mask_i[7],
       1'h0};
  wire [26:0] nxt_rt_spec_s1_1_3 =
    nxt_rt_m1_1_0
    | {5'h0,
       _GEN_11,
       2'h0,
       _GEN_10,
       2'h0,
       _GEN_9,
       2'h0,
       _GEN_8,
       2'h0,
       _GEN_7,
       2'h0,
       _GEN_6};
  wire [26:0] nxt_rt_spec_s1_1_1 =
    nxt_rt_1_0
    | {6'h0,
       mask_i[12],
       3'h0,
       mask_i[11],
       3'h0,
       mask_i[10],
       3'h0,
       mask_i[9],
       3'h0,
       mask_i[8],
       3'h0,
       mask_i[7]};
  wire [26:0] nxt_rt_spec_s1_1_0 =
    nxt_rt_1_0
    | {5'h0,
       mask_i[12],
       3'h0,
       mask_i[11],
       3'h0,
       mask_i[10],
       3'h0,
       mask_i[9],
       3'h0,
       mask_i[8],
       3'h0,
       mask_i[7],
       1'h0};
  wire [14:0] _nxt_rt_spec_s1_3_4_T =
    {5'h0, mask_i[12], 3'h0, mask_i[11], 3'h0, mask_i[10], 1'h0};
  wire [14:0] nxt_rt_spec_s1_2_4 = nxt_rt_m1_2_0 | _nxt_rt_spec_s1_3_4_T;
  wire [14:0] _nxt_rt_spec_s1_3_3_T = {5'h0, _GEN_11, 2'h0, _GEN_10, 2'h0, _GEN_9};
  wire [14:0] nxt_rt_spec_s1_2_3 = nxt_rt_m1_2_0 | _nxt_rt_spec_s1_3_3_T;
  wire [14:0] _nxt_rt_spec_s1_3_1_T =
    {6'h0, mask_i[12], 3'h0, mask_i[11], 3'h0, mask_i[10]};
  wire [14:0] nxt_rt_spec_s1_2_1 = nxt_rt_2_0 | _nxt_rt_spec_s1_3_1_T;
  wire [14:0] _nxt_rt_spec_s1_3_0_T =
    {5'h0, mask_i[12], 3'h0, mask_i[11], 3'h0, mask_i[10], 1'h0};
  wire [14:0] nxt_rt_spec_s1_2_0 = nxt_rt_2_0 | _nxt_rt_spec_s1_3_0_T;
  wire [14:0] nxt_rt_spec_s1_3_4 = nxt_rt_m1_3_0 | _nxt_rt_spec_s1_3_4_T;
  wire [14:0] nxt_rt_spec_s1_3_3 = nxt_rt_m1_3_0 | _nxt_rt_spec_s1_3_3_T;
  wire [14:0] nxt_rt_spec_s1_3_1 = nxt_rt_3_0 | _nxt_rt_spec_s1_3_1_T;
  wire [14:0] nxt_rt_spec_s1_3_0 = nxt_rt_3_0 | _nxt_rt_spec_s1_3_0_T;
  wire [53:0] nxt_rt_0_1 =
    {54{_u_r4_qds_s1_0_rt_dig_o[4]}} & nxt_rt_spec_s1_0_4[53:0]
    | {54{_u_r4_qds_s1_0_rt_dig_o[3]}} & nxt_rt_spec_s1_0_3[53:0]
    | {54{_u_r4_qds_s1_0_rt_dig_o[2]}} & nxt_rt_0_0[53:0]
    | {54{_u_r4_qds_s1_0_rt_dig_o[1]}} & nxt_rt_spec_s1_0_1[53:0]
    | {54{_u_r4_qds_s1_0_rt_dig_o[0]}} & nxt_rt_spec_s1_0_0[53:0];
  wire [52:0] _GEN_322 =
    {4'h0,
     mask_i[12],
     3'h0,
     mask_i[11],
     3'h0,
     mask_i[10],
     3'h0,
     mask_i[9],
     3'h0,
     mask_i[8],
     3'h0,
     mask_i[7],
     3'h0,
     mask_i[6],
     3'h0,
     mask_i[5],
     3'h0,
     mask_i[4],
     3'h0,
     mask_i[3],
     3'h0,
     mask_i[2],
     3'h0,
     mask_i[1],
     3'h0,
     mask_i[0]};
  wire [52:0] nxt_rt_m1_0_1 =
    {53{_u_r4_qds_s1_0_rt_dig_o[4]}} & (nxt_rt_m1_0_0[52:0] | _GEN_322)
    | {53{_u_r4_qds_s1_0_rt_dig_o[3]}}
    & (nxt_rt_m1_0_0[52:0]
       | {3'h0,
          mask_i[12],
          3'h0,
          mask_i[11],
          3'h0,
          mask_i[10],
          3'h0,
          mask_i[9],
          3'h0,
          mask_i[8],
          3'h0,
          mask_i[7],
          3'h0,
          mask_i[6],
          3'h0,
          mask_i[5],
          3'h0,
          mask_i[4],
          3'h0,
          mask_i[3],
          3'h0,
          mask_i[2],
          3'h0,
          mask_i[1],
          3'h0,
          mask_i[0],
          1'h0}) | {53{_u_r4_qds_s1_0_rt_dig_o[2]}}
    & (nxt_rt_m1_0_0[52:0]
       | {3'h0,
          _GEN_11,
          2'h0,
          _GEN_10,
          2'h0,
          _GEN_9,
          2'h0,
          _GEN_8,
          2'h0,
          _GEN_7,
          2'h0,
          _GEN_6,
          2'h0,
          _GEN_5,
          2'h0,
          _GEN_4,
          2'h0,
          _GEN_3,
          2'h0,
          _GEN_2,
          2'h0,
          _GEN_1,
          2'h0,
          _GEN_0,
          2'h0,
          _GEN}) | {53{_u_r4_qds_s1_0_rt_dig_o[1]}} & nxt_rt_0_0[52:0]
    | {53{_u_r4_qds_s1_0_rt_dig_o[0]}} & (nxt_rt_0_0[52:0] | _GEN_322);
  wire [25:0] nxt_rt_1_1 =
    {26{_u_r4_qds_s1_1_rt_dig_o[4]}} & nxt_rt_spec_s1_1_4[25:0]
    | {26{_u_r4_qds_s1_1_rt_dig_o[3]}} & nxt_rt_spec_s1_1_3[25:0]
    | {26{_u_r4_qds_s1_1_rt_dig_o[2]}} & nxt_rt_1_0[25:0]
    | {26{_u_r4_qds_s1_1_rt_dig_o[1]}} & nxt_rt_spec_s1_1_1[25:0]
    | {26{_u_r4_qds_s1_1_rt_dig_o[0]}} & nxt_rt_spec_s1_1_0[25:0];
  wire [24:0] _GEN_323 =
    {4'h0,
     mask_i[12],
     3'h0,
     mask_i[11],
     3'h0,
     mask_i[10],
     3'h0,
     mask_i[9],
     3'h0,
     mask_i[8],
     3'h0,
     mask_i[7]};
  wire [24:0] nxt_rt_m1_1_1 =
    {25{_u_r4_qds_s1_1_rt_dig_o[4]}} & (nxt_rt_m1_1_0[24:0] | _GEN_323)
    | {25{_u_r4_qds_s1_1_rt_dig_o[3]}}
    & (nxt_rt_m1_1_0[24:0]
       | {3'h0,
          mask_i[12],
          3'h0,
          mask_i[11],
          3'h0,
          mask_i[10],
          3'h0,
          mask_i[9],
          3'h0,
          mask_i[8],
          3'h0,
          mask_i[7],
          1'h0}) | {25{_u_r4_qds_s1_1_rt_dig_o[2]}}
    & (nxt_rt_m1_1_0[24:0]
       | {3'h0,
          _GEN_11,
          2'h0,
          _GEN_10,
          2'h0,
          _GEN_9,
          2'h0,
          _GEN_8,
          2'h0,
          _GEN_7,
          2'h0,
          _GEN_6}) | {25{_u_r4_qds_s1_1_rt_dig_o[1]}} & nxt_rt_1_0[24:0]
    | {25{_u_r4_qds_s1_1_rt_dig_o[0]}} & (nxt_rt_1_0[24:0] | _GEN_323);
  wire [12:0] _GEN_324 = {4'h0, mask_i[12], 3'h0, mask_i[11], 3'h0, mask_i[10]};
  wire [12:0] _GEN_325 = {3'h0, mask_i[12], 3'h0, mask_i[11], 3'h0, mask_i[10], 1'h0};
  wire [12:0] _GEN_326 = {3'h0, _GEN_11, 2'h0, _GEN_10, 2'h0, _GEN_9};
  wire [55:0] nxt_f_r_s_0_1 =
    {56{_u_r4_qds_s1_0_rt_dig_o[4]}}
    & (_nxt_f_r_s_spec_s1_0_0_T
       ^ {nxt_rt_m1_0_0[53:50],
          _GEN_214,
          nxt_rt_m1_0_0[47:46],
          _GEN_215,
          nxt_rt_m1_0_0[43:42],
          _GEN_216,
          _rt_m1_for_csa_0_1_T_3,
          _GEN_217,
          nxt_rt_m1_0_0[35:34],
          _GEN_218,
          nxt_rt_m1_0_0[31:30],
          _GEN_219,
          _rt_m1_for_csa_0_1_T_7,
          _GEN_220,
          nxt_rt_m1_0_0[23:22],
          _GEN_221,
          nxt_rt_m1_0_0[19:18],
          _GEN_222,
          nxt_rt_m1_0_0[15:14],
          _GEN_223,
          nxt_rt_m1_0_0[11:10],
          _GEN_224,
          nxt_rt_m1_0_0[7:6],
          _GEN_225,
          nxt_rt_m1_0_0[3:2],
          _GEN_226,
          2'h0}) | {56{_u_r4_qds_s1_0_rt_dig_o[3]}}
    & (_nxt_f_r_s_spec_s1_0_0_T
       ^ {nxt_rt_m1_0_0[54:50],
          _GEN_227,
          nxt_rt_m1_0_0[46],
          _GEN_228,
          nxt_rt_m1_0_0[42],
          _GEN_216,
          _GEN_229,
          _rt_m1_for_csa_0_1_T_3[0],
          _GEN_230,
          nxt_rt_m1_0_0[34],
          _GEN_231,
          nxt_rt_m1_0_0[30],
          _GEN_219,
          _GEN_232,
          _rt_m1_for_csa_0_1_T_7[0],
          _GEN_233,
          nxt_rt_m1_0_0[22],
          _GEN_234,
          nxt_rt_m1_0_0[18],
          _GEN_235,
          nxt_rt_m1_0_0[14],
          _GEN_236,
          nxt_rt_m1_0_0[10],
          _GEN_237,
          nxt_rt_m1_0_0[6],
          _GEN_238,
          nxt_rt_m1_0_0[2],
          _GEN_226,
          mask_i[0]}) | {56{_u_r4_qds_s1_0_rt_dig_o[2]}} & f_r_s_for_csa_0_1
    | {56{_u_r4_qds_s1_0_rt_dig_o[1]}}
    & (_nxt_f_r_s_spec_s1_0_0_T
       ^ {_GEN_251,
          ~_GEN_239,
          _GEN_252,
          ~_GEN_240,
          ~(nxt_rt_0_0[42:40]),
          ~_GEN_241,
          ~(_rt_for_csa_0_1_T_3[0]),
          ~(nxt_rt_0_0[37:36]),
          ~_GEN_242,
          ~(nxt_rt_0_0[34:32]),
          ~_GEN_243,
          ~(nxt_rt_0_0[30:28]),
          ~_GEN_244,
          ~(_rt_for_csa_0_1_T_7[0]),
          ~(nxt_rt_0_0[25:24]),
          ~_GEN_245,
          ~(nxt_rt_0_0[22:20]),
          ~_GEN_246,
          ~(nxt_rt_0_0[18:16]),
          ~_GEN_247,
          ~(nxt_rt_0_0[14:12]),
          ~_GEN_248,
          ~(nxt_rt_0_0[10:8]),
          ~_GEN_249,
          ~(nxt_rt_0_0[6:4]),
          ~_GEN_250,
          ~(nxt_rt_0_0[2:0]),
          ~(mask_i[0])}) | {56{_u_r4_qds_s1_0_rt_dig_o[0]}}
    & (_nxt_f_r_s_spec_s1_0_0_T
       ^ {_GEN_266,
          ~_GEN_253,
          ~(nxt_rt_0_0[47:45]),
          ~_GEN_254,
          _GEN_267,
          ~_GEN_255,
          ~_rt_for_csa_0_1_T_3,
          ~(nxt_rt_0_0[37]),
          ~_GEN_256,
          ~(nxt_rt_0_0[35:33]),
          ~_GEN_257,
          ~(nxt_rt_0_0[31:29]),
          ~_GEN_258,
          ~_rt_for_csa_0_1_T_7,
          ~(nxt_rt_0_0[25]),
          ~_GEN_259,
          ~(nxt_rt_0_0[23:21]),
          ~_GEN_260,
          ~(nxt_rt_0_0[19:17]),
          ~_GEN_261,
          ~(nxt_rt_0_0[15:13]),
          ~_GEN_262,
          ~(nxt_rt_0_0[11:9]),
          ~_GEN_263,
          ~(nxt_rt_0_0[7:5]),
          ~_GEN_264,
          ~(nxt_rt_0_0[3:1]),
          ~_GEN_265,
          2'h3});
  wire [27:0] nxt_f_r_s_1_1 =
    {28{_u_r4_qds_s1_1_rt_dig_o[4]}}
    & (_nxt_f_r_s_spec_s1_1_0_T
       ^ {nxt_rt_m1_1_0[25:22],
          _GEN_268,
          nxt_rt_m1_1_0[19:18],
          _GEN_269,
          nxt_rt_m1_1_0[15:14],
          _GEN_270,
          _rt_m1_for_csa_1_1_T_3,
          _GEN_271,
          nxt_rt_m1_1_0[7:6],
          _GEN_272,
          nxt_rt_m1_1_0[3:2],
          _GEN_273,
          2'h0}) | {28{_u_r4_qds_s1_1_rt_dig_o[3]}}
    & (_nxt_f_r_s_spec_s1_1_0_T
       ^ {nxt_rt_m1_1_0[26:22],
          _GEN_274,
          nxt_rt_m1_1_0[18],
          _GEN_275,
          nxt_rt_m1_1_0[14],
          _GEN_270,
          _GEN_276,
          _rt_m1_for_csa_1_1_T_3[0],
          _GEN_277,
          nxt_rt_m1_1_0[6],
          _GEN_278,
          nxt_rt_m1_1_0[2],
          _GEN_273,
          mask_i[7]}) | {28{_u_r4_qds_s1_1_rt_dig_o[2]}} & f_r_s_for_csa_1_1
    | {28{_u_r4_qds_s1_1_rt_dig_o[1]}}
    & (_nxt_f_r_s_spec_s1_1_0_T
       ^ {_GEN_284,
          ~_GEN_279,
          _GEN_285,
          ~_GEN_280,
          ~(nxt_rt_1_0[14:12]),
          ~_GEN_281,
          ~(_rt_for_csa_1_1_T_3[0]),
          ~(nxt_rt_1_0[9:8]),
          ~_GEN_282,
          ~(nxt_rt_1_0[6:4]),
          ~_GEN_283,
          ~(nxt_rt_1_0[2:0]),
          ~(mask_i[7])}) | {28{_u_r4_qds_s1_1_rt_dig_o[0]}}
    & (_nxt_f_r_s_spec_s1_1_0_T
       ^ {_GEN_292,
          ~_GEN_286,
          ~(nxt_rt_1_0[19:17]),
          ~_GEN_287,
          _GEN_293,
          ~_GEN_288,
          ~_rt_for_csa_1_1_T_3,
          ~(nxt_rt_1_0[9]),
          ~_GEN_289,
          ~(nxt_rt_1_0[7:5]),
          ~_GEN_290,
          ~(nxt_rt_1_0[3:1]),
          ~_GEN_291,
          2'h3});
  wire [55:0] nxt_f_r_c_0_1 =
    {56{_u_r4_qds_s1_0_rt_dig_o[4]}}
    & {_nxt_f_r_c_pre_spec_s1_0_4_T_10[54:40],
       ~(fp_fmt_i[0]) & _nxt_f_r_c_pre_spec_s1_0_4_T_10[39],
       _nxt_f_r_c_pre_spec_s1_0_4_T_10[38:28],
       ~(fp_fmt_i[1]) & _nxt_f_r_c_pre_spec_s1_0_4_T_10[27],
       _nxt_f_r_c_pre_spec_s1_0_4_T_10[26:0],
       1'h0} | {56{_u_r4_qds_s1_0_rt_dig_o[3]}}
    & {_nxt_f_r_c_pre_spec_s1_0_3_T_10[54:40],
       ~(fp_fmt_i[0]) & _nxt_f_r_c_pre_spec_s1_0_3_T_10[39],
       _nxt_f_r_c_pre_spec_s1_0_3_T_10[38:28],
       ~(fp_fmt_i[1]) & _nxt_f_r_c_pre_spec_s1_0_3_T_10[27],
       _nxt_f_r_c_pre_spec_s1_0_3_T_10[26:0],
       1'h0} | {56{_u_r4_qds_s1_0_rt_dig_o[2]}} & f_r_c_for_csa_0_1
    | {56{_u_r4_qds_s1_0_rt_dig_o[1]}}
    & {_nxt_f_r_c_pre_spec_s1_0_1_T_10[54:40],
       fp_fmt_i[0] | _nxt_f_r_c_pre_spec_s1_0_1_T_10[39],
       _nxt_f_r_c_pre_spec_s1_0_1_T_10[38:28],
       fp_fmt_i[1] | _nxt_f_r_c_pre_spec_s1_0_1_T_10[27],
       _nxt_f_r_c_pre_spec_s1_0_1_T_10[26:0],
       1'h1} | {56{_u_r4_qds_s1_0_rt_dig_o[0]}}
    & {_nxt_f_r_c_pre_spec_s1_0_0_T_10[54:40],
       fp_fmt_i[0] | _nxt_f_r_c_pre_spec_s1_0_0_T_10[39],
       _nxt_f_r_c_pre_spec_s1_0_0_T_10[38:28],
       fp_fmt_i[1] | _nxt_f_r_c_pre_spec_s1_0_0_T_10[27],
       _nxt_f_r_c_pre_spec_s1_0_0_T_10[26:0],
       1'h1};
  wire [27:0] nxt_f_r_c_1_1 =
    {28{_u_r4_qds_s1_1_rt_dig_o[4]}}
    & {_nxt_f_r_c_pre_spec_s1_1_4_T_10[26:12],
       ~(fp_fmt_i[0]) & _nxt_f_r_c_pre_spec_s1_1_4_T_10[11],
       _nxt_f_r_c_pre_spec_s1_1_4_T_10[10:0],
       1'h0} | {28{_u_r4_qds_s1_1_rt_dig_o[3]}}
    & {_nxt_f_r_c_pre_spec_s1_1_3_T_10[26:12],
       ~(fp_fmt_i[0]) & _nxt_f_r_c_pre_spec_s1_1_3_T_10[11],
       _nxt_f_r_c_pre_spec_s1_1_3_T_10[10:0],
       1'h0} | {28{_u_r4_qds_s1_1_rt_dig_o[2]}} & f_r_c_for_csa_1_1
    | {28{_u_r4_qds_s1_1_rt_dig_o[1]}}
    & {_nxt_f_r_c_pre_spec_s1_1_1_T_10[26:12],
       fp_fmt_i[0] | _nxt_f_r_c_pre_spec_s1_1_1_T_10[11],
       _nxt_f_r_c_pre_spec_s1_1_1_T_10[10:0],
       1'h1} | {28{_u_r4_qds_s1_1_rt_dig_o[0]}}
    & {_nxt_f_r_c_pre_spec_s1_1_0_T_10[26:12],
       fp_fmt_i[0] | _nxt_f_r_c_pre_spec_s1_1_0_T_10[11],
       _nxt_f_r_c_pre_spec_s1_1_0_T_10[10:0],
       1'h1};
  r4_qds u_r4_qds_s0_0 (
    .rem_i     (nr_f_r_7b_for_nxt_cycle_s0_qds_0_i),
    .m_neg_1_i ({2'h0, m_neg_1_for_nxt_cycle_s0_qds_0_i}),
    .m_neg_0_i ({3'h0, m_neg_0_for_nxt_cycle_s0_qds_0_i}),
    .m_pos_1_i ({4'hF, m_pos_1_for_nxt_cycle_s0_qds_0_i}),
    .m_pos_2_i ({2'h3, m_pos_2_for_nxt_cycle_s0_qds_0_i, 1'h0}),
    .rt_dig_o  (_u_r4_qds_s0_0_rt_dig_o)
  );
  r4_qds u_r4_qds_s0_1 (
    .rem_i     (nr_f_r_7b_for_nxt_cycle_s0_qds_1_i),
    .m_neg_1_i ({2'h0, m_neg_1_for_nxt_cycle_s0_qds_1_i}),
    .m_neg_0_i ({3'h0, m_neg_0_for_nxt_cycle_s0_qds_1_i}),
    .m_pos_1_i ({4'hF, m_pos_1_for_nxt_cycle_s0_qds_1_i}),
    .m_pos_2_i ({2'h3, m_pos_2_for_nxt_cycle_s0_qds_1_i, 1'h0}),
    .rt_dig_o  (_u_r4_qds_s0_1_rt_dig_o)
  );
  r4_qds u_r4_qds_s0_2 (
    .rem_i     (nr_f_r_7b_for_nxt_cycle_s0_qds_2_i),
    .m_neg_1_i ({2'h0, m_neg_1_for_nxt_cycle_s0_qds_2_i}),
    .m_neg_0_i ({3'h0, m_neg_0_for_nxt_cycle_s0_qds_2_i}),
    .m_pos_1_i ({4'hF, m_pos_1_for_nxt_cycle_s0_qds_2_i}),
    .m_pos_2_i ({2'h3, m_pos_2_for_nxt_cycle_s0_qds_2_i, 1'h0}),
    .rt_dig_o  (_u_r4_qds_s0_2_rt_dig_o)
  );
  r4_qds u_r4_qds_s0_3 (
    .rem_i     (nr_f_r_7b_for_nxt_cycle_s0_qds_3_i),
    .m_neg_1_i ({2'h0, m_neg_1_for_nxt_cycle_s0_qds_3_i}),
    .m_neg_0_i ({3'h0, m_neg_0_for_nxt_cycle_s0_qds_3_i}),
    .m_pos_1_i ({4'hF, m_pos_1_for_nxt_cycle_s0_qds_3_i}),
    .m_pos_2_i ({2'h3, m_pos_2_for_nxt_cycle_s0_qds_3_i, 1'h0}),
    .rt_dig_o  (_u_r4_qds_s0_3_rt_dig_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_2_0 (
    .a0_i      (1'h0),
    .a2_i      (rt_m1_i[52]),
    .a3_i      (a3_spec_s0_0_4),
    .a4_i      (rt_m1_i[50]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_2_0_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_2_0_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_2_0_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_2_0_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_1_0 (
    .a0_i      (1'h0),
    .a2_i      (rt_m1_i[52]),
    .a3_i      (_GEN_23[1]),
    .a4_i      (_GEN_23[0]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_1_0_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_1_0_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_1_0_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_1_0_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_0_0 (
    .a0_i      (~(rt_i[55])),
    .a2_i      (rt_i[54]),
    .a3_i      (rt_i[53]),
    .a4_i      (rt_i[52]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_0_0_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_0_0_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_0_0_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_0_0_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_pos_1_0 (
    .a0_i      (~(rt_i[55])),
    .a2_i      (rt_i[54]),
    .a3_i      (rt_i[53]),
    .a4_i      (a4_spec_s0_0_1),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_pos_1_0_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_pos_1_0_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_pos_1_0_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_pos_1_0_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_pos_2_0 (
    .a0_i      (~(rt_i[55])),
    .a2_i      (rt_i[54]),
    .a3_i      (a3_spec_s0_0_0),
    .a4_i      (rt_i[52]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_pos_2_0_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_pos_2_0_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_pos_2_0_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_pos_2_0_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_2_1 (
    .a0_i      (1'h0),
    .a2_i      (rt_m1_i[26]),
    .a3_i      (a3_spec_s0_1_4),
    .a4_i      (rt_m1_i[24]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_2_1_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_2_1_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_2_1_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_2_1_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_1_1 (
    .a0_i      (1'h0),
    .a2_i      (rt_m1_i[26]),
    .a3_i      (_GEN_88[1]),
    .a4_i      (_GEN_88[0]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_1_1_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_1_1_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_1_1_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_1_1_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_0_1 (
    .a0_i      (~(rt_i[27])),
    .a2_i      (rt_i[26]),
    .a3_i      (rt_i[25]),
    .a4_i      (rt_i[24]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_0_1_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_0_1_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_0_1_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_0_1_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_pos_1_1 (
    .a0_i      (~(rt_i[27])),
    .a2_i      (rt_i[26]),
    .a3_i      (rt_i[25]),
    .a4_i      (a4_spec_s0_1_1),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_pos_1_1_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_pos_1_1_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_pos_1_1_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_pos_1_1_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_pos_2_1 (
    .a0_i      (~(rt_i[27])),
    .a2_i      (rt_i[26]),
    .a3_i      (a3_spec_s0_1_0),
    .a4_i      (rt_i[24]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_pos_2_1_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_pos_2_1_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_pos_2_1_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_pos_2_1_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_2_2 (
    .a0_i      (1'h0),
    .a2_i      (rt_m1_i[39]),
    .a3_i      (a3_spec_s0_2_4),
    .a4_i      (rt_m1_i[37]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_2_2_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_2_2_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_2_2_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_2_2_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_1_2 (
    .a0_i      (1'h0),
    .a2_i      (rt_m1_i[39]),
    .a3_i      (_GEN_121[1]),
    .a4_i      (_GEN_121[0]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_1_2_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_1_2_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_1_2_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_1_2_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_0_2 (
    .a0_i      (~(rt_i[41])),
    .a2_i      (rt_i[40]),
    .a3_i      (rt_i[39]),
    .a4_i      (rt_i[38]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_0_2_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_0_2_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_0_2_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_0_2_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_pos_1_2 (
    .a0_i      (~(rt_i[41])),
    .a2_i      (rt_i[40]),
    .a3_i      (rt_i[39]),
    .a4_i      (a4_spec_s0_2_1),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_pos_1_2_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_pos_1_2_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_pos_1_2_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_pos_1_2_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_pos_2_2 (
    .a0_i      (~(rt_i[41])),
    .a2_i      (rt_i[40]),
    .a3_i      (a3_spec_s0_2_0),
    .a4_i      (rt_i[38]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_pos_2_2_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_pos_2_2_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_pos_2_2_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_pos_2_2_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_2_3 (
    .a0_i      (1'h0),
    .a2_i      (rt_m1_i[13]),
    .a3_i      (a3_spec_s0_3_4),
    .a4_i      (rt_m1_i[11]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_2_3_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_2_3_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_2_3_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_2_3_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_1_3 (
    .a0_i      (1'h0),
    .a2_i      (rt_m1_i[13]),
    .a3_i      (_GEN_144[1]),
    .a4_i      (_GEN_144[0]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_1_3_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_1_3_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_1_3_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_1_3_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_neg_0_3 (
    .a0_i      (~(rt_i[13])),
    .a2_i      (rt_i[12]),
    .a3_i      (rt_i[11]),
    .a4_i      (rt_i[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_neg_0_3_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_neg_0_3_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_neg_0_3_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_neg_0_3_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_pos_1_3 (
    .a0_i      (~(rt_i[13])),
    .a2_i      (rt_i[12]),
    .a3_i      (rt_i[11]),
    .a4_i      (a4_spec_s0_3_1),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_pos_1_3_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_pos_1_3_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_pos_1_3_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_pos_1_3_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s0_pos_2_3 (
    .a0_i      (~(rt_i[13])),
    .a2_i      (rt_i[12]),
    .a3_i      (a3_spec_s0_3_0),
    .a4_i      (rt_i[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s0_pos_2_3_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s0_pos_2_3_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s0_pos_2_3_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s0_pos_2_3_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_2_0 (
    .a0_i      (nxt_rt_spec_s1_0_4[54]),
    .a2_i      (nxt_rt_spec_s1_0_4[52]),
    .a3_i      (nxt_rt_spec_s1_0_4[51]),
    .a4_i      (nxt_rt_spec_s1_0_4[50]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_2_0_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_2_0_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_2_0_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_2_0_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_1_0 (
    .a0_i      (nxt_rt_spec_s1_0_3[54]),
    .a2_i      (nxt_rt_spec_s1_0_3[52]),
    .a3_i      (nxt_rt_spec_s1_0_3[51]),
    .a4_i      (nxt_rt_spec_s1_0_3[50]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_1_0_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_1_0_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_1_0_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_1_0_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_0_0 (
    .a0_i      (nxt_rt_0_0[54]),
    .a2_i      (nxt_rt_0_0[52]),
    .a3_i      (nxt_rt_0_0[51]),
    .a4_i      (nxt_rt_0_0[50]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_0_0_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_0_0_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_0_0_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_0_0_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_pos_1_0 (
    .a0_i      (nxt_rt_spec_s1_0_1[54]),
    .a2_i      (nxt_rt_spec_s1_0_1[52]),
    .a3_i      (nxt_rt_spec_s1_0_1[51]),
    .a4_i      (nxt_rt_spec_s1_0_1[50]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_pos_1_0_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_pos_1_0_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_pos_1_0_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_pos_1_0_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_pos_2_0 (
    .a0_i      (nxt_rt_spec_s1_0_0[54]),
    .a2_i      (nxt_rt_spec_s1_0_0[52]),
    .a3_i      (nxt_rt_spec_s1_0_0[51]),
    .a4_i      (nxt_rt_spec_s1_0_0[50]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_pos_2_0_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_pos_2_0_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_pos_2_0_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_pos_2_0_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_2_1 (
    .a0_i      (nxt_rt_spec_s1_1_4[26]),
    .a2_i      (nxt_rt_spec_s1_1_4[24]),
    .a3_i      (nxt_rt_spec_s1_1_4[23]),
    .a4_i      (nxt_rt_spec_s1_1_4[22]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_2_1_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_2_1_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_2_1_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_2_1_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_1_1 (
    .a0_i      (nxt_rt_spec_s1_1_3[26]),
    .a2_i      (nxt_rt_spec_s1_1_3[24]),
    .a3_i      (nxt_rt_spec_s1_1_3[23]),
    .a4_i      (nxt_rt_spec_s1_1_3[22]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_1_1_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_1_1_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_1_1_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_1_1_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_0_1 (
    .a0_i      (nxt_rt_1_0[26]),
    .a2_i      (nxt_rt_1_0[24]),
    .a3_i      (nxt_rt_1_0[23]),
    .a4_i      (nxt_rt_1_0[22]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_0_1_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_0_1_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_0_1_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_0_1_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_pos_1_1 (
    .a0_i      (nxt_rt_spec_s1_1_1[26]),
    .a2_i      (nxt_rt_spec_s1_1_1[24]),
    .a3_i      (nxt_rt_spec_s1_1_1[23]),
    .a4_i      (nxt_rt_spec_s1_1_1[22]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_pos_1_1_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_pos_1_1_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_pos_1_1_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_pos_1_1_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_pos_2_1 (
    .a0_i      (nxt_rt_spec_s1_1_0[26]),
    .a2_i      (nxt_rt_spec_s1_1_0[24]),
    .a3_i      (nxt_rt_spec_s1_1_0[23]),
    .a4_i      (nxt_rt_spec_s1_1_0[22]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_pos_2_1_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_pos_2_1_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_pos_2_1_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_pos_2_1_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_2_2 (
    .a0_i      (nxt_rt_spec_s1_2_4[14]),
    .a2_i      (nxt_rt_spec_s1_2_4[12]),
    .a3_i      (nxt_rt_spec_s1_2_4[11]),
    .a4_i      (nxt_rt_spec_s1_2_4[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_2_2_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_2_2_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_2_2_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_2_2_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_1_2 (
    .a0_i      (nxt_rt_spec_s1_2_3[14]),
    .a2_i      (nxt_rt_spec_s1_2_3[12]),
    .a3_i      (nxt_rt_spec_s1_2_3[11]),
    .a4_i      (nxt_rt_spec_s1_2_3[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_1_2_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_1_2_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_1_2_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_1_2_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_0_2 (
    .a0_i      (nxt_rt_2_0[14]),
    .a2_i      (nxt_rt_2_0[12]),
    .a3_i      (nxt_rt_2_0[11]),
    .a4_i      (nxt_rt_2_0[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_0_2_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_0_2_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_0_2_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_0_2_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_pos_1_2 (
    .a0_i      (nxt_rt_spec_s1_2_1[14]),
    .a2_i      (nxt_rt_spec_s1_2_1[12]),
    .a3_i      (nxt_rt_spec_s1_2_1[11]),
    .a4_i      (nxt_rt_spec_s1_2_1[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_pos_1_2_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_pos_1_2_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_pos_1_2_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_pos_1_2_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_pos_2_2 (
    .a0_i      (nxt_rt_spec_s1_2_0[14]),
    .a2_i      (nxt_rt_spec_s1_2_0[12]),
    .a3_i      (nxt_rt_spec_s1_2_0[11]),
    .a4_i      (nxt_rt_spec_s1_2_0[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_pos_2_2_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_pos_2_2_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_pos_2_2_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_pos_2_2_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_2_3 (
    .a0_i      (nxt_rt_spec_s1_3_4[14]),
    .a2_i      (nxt_rt_spec_s1_3_4[12]),
    .a3_i      (nxt_rt_spec_s1_3_4[11]),
    .a4_i      (nxt_rt_spec_s1_3_4[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_2_3_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_2_3_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_2_3_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_2_3_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_1_3 (
    .a0_i      (nxt_rt_spec_s1_3_3[14]),
    .a2_i      (nxt_rt_spec_s1_3_3[12]),
    .a3_i      (nxt_rt_spec_s1_3_3[11]),
    .a4_i      (nxt_rt_spec_s1_3_3[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_1_3_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_1_3_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_1_3_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_1_3_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_neg_0_3 (
    .a0_i      (nxt_rt_3_0[14]),
    .a2_i      (nxt_rt_3_0[12]),
    .a3_i      (nxt_rt_3_0[11]),
    .a4_i      (nxt_rt_3_0[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_neg_0_3_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_neg_0_3_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_neg_0_3_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_neg_0_3_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_pos_1_3 (
    .a0_i      (nxt_rt_spec_s1_3_1[14]),
    .a2_i      (nxt_rt_spec_s1_3_1[12]),
    .a3_i      (nxt_rt_spec_s1_3_1[11]),
    .a4_i      (nxt_rt_spec_s1_3_1[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_pos_1_3_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_pos_1_3_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_pos_1_3_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_pos_1_3_m_pos_2_o)
  );
  r4_qds_cg u_r4_qds_cg_spec_s1_pos_2_3 (
    .a0_i      (nxt_rt_spec_s1_3_0[14]),
    .a2_i      (nxt_rt_spec_s1_3_0[12]),
    .a3_i      (nxt_rt_spec_s1_3_0[11]),
    .a4_i      (nxt_rt_spec_s1_3_0[10]),
    .m_neg_1_o (_u_r4_qds_cg_spec_s1_pos_2_3_m_neg_1_o),
    .m_neg_0_o (_u_r4_qds_cg_spec_s1_pos_2_3_m_neg_0_o),
    .m_pos_1_o (_u_r4_qds_cg_spec_s1_pos_2_3_m_pos_1_o),
    .m_pos_2_o (_u_r4_qds_cg_spec_s1_pos_2_3_m_pos_2_o)
  );
  r4_qds_spec u_r4_qds_s1_0 (
    .rem_i                     (nr_f_r_9b_for_nxt_cycle_s1_qds_0_i),
    .sqrt_csa_val_neg_2_msbs_i
      ({1'h1, rt_m1_i[52], _GEN_23, rt_m1_i[49:48], _GEN_24, rt_m1_i[45]}),
    .sqrt_csa_val_neg_1_msbs_i ({2'h1, rt_m1_i[52], _GEN_36, rt_m1_i[48], _GEN_37[2:1]}),
    .sqrt_csa_val_pos_1_msbs_i ({rt_i[55], _GEN_62, ~_GEN_49, ~(rt_i[50:48])}),
    .sqrt_csa_val_pos_2_msbs_i
      ({_GEN_76, ~_GEN_63, ~(rt_i[51:49]), ~_GEN_64, _GEN_77[2]}),
    .m_neg_1_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_0_m_neg_1_o),
    .m_neg_0_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_0_m_neg_0_o),
    .m_pos_1_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_0_m_pos_1_o),
    .m_pos_2_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_0_m_pos_2_o),
    .m_neg_1_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_0_m_neg_1_o),
    .m_neg_0_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_0_m_neg_0_o),
    .m_pos_1_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_0_m_pos_1_o),
    .m_pos_2_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_0_m_pos_2_o),
    .m_neg_1_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_0_m_neg_1_o),
    .m_neg_0_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_0_m_neg_0_o),
    .m_pos_1_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_0_m_pos_1_o),
    .m_pos_2_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_0_m_pos_2_o),
    .m_neg_1_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_0_m_neg_1_o),
    .m_neg_0_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_0_m_neg_0_o),
    .m_pos_1_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_0_m_pos_1_o),
    .m_pos_2_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_0_m_pos_2_o),
    .m_neg_1_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_0_m_neg_1_o),
    .m_neg_0_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_0_m_neg_0_o),
    .m_pos_1_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_0_m_pos_1_o),
    .m_pos_2_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_0_m_pos_2_o),
    .prev_rt_dig_i             (_u_r4_qds_s0_0_rt_dig_o),
    .rt_dig_o                  (_u_r4_qds_s1_0_rt_dig_o)
  );
  r4_qds_spec u_r4_qds_s1_1 (
    .rem_i                     (nr_f_r_9b_for_nxt_cycle_s1_qds_1_i),
    .sqrt_csa_val_neg_2_msbs_i
      ({1'h1, rt_m1_i[26], _GEN_88, rt_m1_i[23:22], _GEN_89, rt_m1_i[19]}),
    .sqrt_csa_val_neg_1_msbs_i ({2'h1, rt_m1_i[26], _GEN_94, rt_m1_i[22], _GEN_95[2:1]}),
    .sqrt_csa_val_pos_1_msbs_i ({rt_i[27], _GEN_106, ~_GEN_100, ~(rt_i[22:20])}),
    .sqrt_csa_val_pos_2_msbs_i
      ({_GEN_78, ~_GEN_107, ~(rt_i[23:21]), ~_GEN_108, _GEN_79[2]}),
    .m_neg_1_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_1_m_neg_1_o),
    .m_neg_0_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_1_m_neg_0_o),
    .m_pos_1_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_1_m_pos_1_o),
    .m_pos_2_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_1_m_pos_2_o),
    .m_neg_1_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_1_m_neg_1_o),
    .m_neg_0_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_1_m_neg_0_o),
    .m_pos_1_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_1_m_pos_1_o),
    .m_pos_2_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_1_m_pos_2_o),
    .m_neg_1_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_1_m_neg_1_o),
    .m_neg_0_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_1_m_neg_0_o),
    .m_pos_1_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_1_m_pos_1_o),
    .m_pos_2_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_1_m_pos_2_o),
    .m_neg_1_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_1_m_neg_1_o),
    .m_neg_0_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_1_m_neg_0_o),
    .m_pos_1_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_1_m_pos_1_o),
    .m_pos_2_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_1_m_pos_2_o),
    .m_neg_1_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_1_m_neg_1_o),
    .m_neg_0_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_1_m_neg_0_o),
    .m_pos_1_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_1_m_pos_1_o),
    .m_pos_2_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_1_m_pos_2_o),
    .prev_rt_dig_i             (_u_r4_qds_s0_1_rt_dig_o),
    .rt_dig_o                  (_u_r4_qds_s1_1_rt_dig_o)
  );
  r4_qds_spec u_r4_qds_s1_2 (
    .rem_i                     (nr_f_r_9b_for_nxt_cycle_s1_qds_2_i),
    .sqrt_csa_val_neg_2_msbs_i
      ({1'h1, rt_m1_i[39], _GEN_121, rt_m1_i[36:35], _GEN_122, rt_m1_i[32]}),
    .sqrt_csa_val_neg_1_msbs_i
      ({2'h1, rt_m1_i[39], _GEN_124, rt_m1_i[35], _GEN_125[2:1]}),
    .sqrt_csa_val_pos_1_msbs_i ({rt_i[41], _GEN_130, ~_GEN_127, ~(rt_i[36:34])}),
    .sqrt_csa_val_pos_2_msbs_i
      ({_GEN_134, ~_GEN_131, ~(rt_i[37:35]), ~_GEN_132, _GEN_135[2]}),
    .m_neg_1_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_2_m_neg_1_o),
    .m_neg_0_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_2_m_neg_0_o),
    .m_pos_1_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_2_m_pos_1_o),
    .m_pos_2_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_2_m_pos_2_o),
    .m_neg_1_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_2_m_neg_1_o),
    .m_neg_0_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_2_m_neg_0_o),
    .m_pos_1_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_2_m_pos_1_o),
    .m_pos_2_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_2_m_pos_2_o),
    .m_neg_1_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_2_m_neg_1_o),
    .m_neg_0_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_2_m_neg_0_o),
    .m_pos_1_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_2_m_pos_1_o),
    .m_pos_2_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_2_m_pos_2_o),
    .m_neg_1_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_2_m_neg_1_o),
    .m_neg_0_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_2_m_neg_0_o),
    .m_pos_1_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_2_m_pos_1_o),
    .m_pos_2_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_2_m_pos_2_o),
    .m_neg_1_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_2_m_neg_1_o),
    .m_neg_0_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_2_m_neg_0_o),
    .m_pos_1_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_2_m_pos_1_o),
    .m_pos_2_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_2_m_pos_2_o),
    .prev_rt_dig_i             (_u_r4_qds_s0_2_rt_dig_o),
    .rt_dig_o                  (_u_r4_qds_s1_2_rt_dig_o)
  );
  r4_qds_spec u_r4_qds_s1_3 (
    .rem_i                     (nr_f_r_9b_for_nxt_cycle_s1_qds_3_i),
    .sqrt_csa_val_neg_2_msbs_i
      ({1'h1, rt_m1_i[13], _GEN_144, rt_m1_i[10:9], _GEN_145, rt_m1_i[6]}),
    .sqrt_csa_val_neg_1_msbs_i ({2'h1, rt_m1_i[13], _GEN_147, rt_m1_i[9], _GEN_148[2:1]}),
    .sqrt_csa_val_pos_1_msbs_i ({rt_i[13], _GEN_153, ~_GEN_150, ~(rt_i[8:6])}),
    .sqrt_csa_val_pos_2_msbs_i
      ({_GEN_157, ~_GEN_154, ~(rt_i[9:7]), ~_GEN_155, _GEN_158[2]}),
    .m_neg_1_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_3_m_neg_1_o),
    .m_neg_0_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_3_m_neg_0_o),
    .m_pos_1_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_3_m_pos_1_o),
    .m_pos_2_neg_2_i           (_u_r4_qds_cg_spec_s0_neg_2_3_m_pos_2_o),
    .m_neg_1_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_3_m_neg_1_o),
    .m_neg_0_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_3_m_neg_0_o),
    .m_pos_1_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_3_m_pos_1_o),
    .m_pos_2_neg_1_i           (_u_r4_qds_cg_spec_s0_neg_1_3_m_pos_2_o),
    .m_neg_1_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_3_m_neg_1_o),
    .m_neg_0_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_3_m_neg_0_o),
    .m_pos_1_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_3_m_pos_1_o),
    .m_pos_2_neg_0_i           (_u_r4_qds_cg_spec_s0_neg_0_3_m_pos_2_o),
    .m_neg_1_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_3_m_neg_1_o),
    .m_neg_0_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_3_m_neg_0_o),
    .m_pos_1_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_3_m_pos_1_o),
    .m_pos_2_pos_1_i           (_u_r4_qds_cg_spec_s0_pos_1_3_m_pos_2_o),
    .m_neg_1_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_3_m_neg_1_o),
    .m_neg_0_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_3_m_neg_0_o),
    .m_pos_1_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_3_m_pos_1_o),
    .m_pos_2_pos_2_i           (_u_r4_qds_cg_spec_s0_pos_2_3_m_pos_2_o),
    .prev_rt_dig_i             (_u_r4_qds_s0_3_rt_dig_o),
    .rt_dig_o                  (_u_r4_qds_s1_3_rt_dig_o)
  );
  assign nxt_rt_o =
    {56{fp_fmt_i[0]}}
    & {nxt_rt_0_1[53:40],
       {14{_u_r4_qds_s1_2_rt_dig_o[4]}} & nxt_rt_spec_s1_2_4[13:0]
         | {14{_u_r4_qds_s1_2_rt_dig_o[3]}} & nxt_rt_spec_s1_2_3[13:0]
         | {14{_u_r4_qds_s1_2_rt_dig_o[2]}} & nxt_rt_2_0[13:0]
         | {14{_u_r4_qds_s1_2_rt_dig_o[1]}} & nxt_rt_spec_s1_2_1[13:0]
         | {14{_u_r4_qds_s1_2_rt_dig_o[0]}} & nxt_rt_spec_s1_2_0[13:0],
       nxt_rt_1_1[25:12],
       {14{_u_r4_qds_s1_3_rt_dig_o[4]}} & nxt_rt_spec_s1_3_4[13:0]
         | {14{_u_r4_qds_s1_3_rt_dig_o[3]}} & nxt_rt_spec_s1_3_3[13:0]
         | {14{_u_r4_qds_s1_3_rt_dig_o[2]}} & nxt_rt_3_0[13:0]
         | {14{_u_r4_qds_s1_3_rt_dig_o[1]}} & nxt_rt_spec_s1_3_1[13:0]
         | {14{_u_r4_qds_s1_3_rt_dig_o[0]}} & nxt_rt_spec_s1_3_0[13:0]}
    | {56{fp_fmt_i[1]}} & {nxt_rt_0_1[53:28], 2'h0, nxt_rt_1_1, 2'h0} | {56{fp_fmt_i[2]}}
    & {nxt_rt_0_1, 2'h0};
  assign nxt_rt_m1_o =
    {53{fp_fmt_i[0]}}
    & {nxt_rt_m1_0_1[52:40],
       {13{_u_r4_qds_s1_2_rt_dig_o[4]}} & (nxt_rt_m1_2_0[12:0] | _GEN_324)
         | {13{_u_r4_qds_s1_2_rt_dig_o[3]}} & (nxt_rt_m1_2_0[12:0] | _GEN_325)
         | {13{_u_r4_qds_s1_2_rt_dig_o[2]}} & (nxt_rt_m1_2_0[12:0] | _GEN_326)
         | {13{_u_r4_qds_s1_2_rt_dig_o[1]}} & nxt_rt_2_0[12:0]
         | {13{_u_r4_qds_s1_2_rt_dig_o[0]}} & (nxt_rt_2_0[12:0] | _GEN_324),
       nxt_rt_m1_1_1[24:12],
       {13{_u_r4_qds_s1_3_rt_dig_o[4]}} & (nxt_rt_m1_3_0[12:0] | _GEN_324)
         | {13{_u_r4_qds_s1_3_rt_dig_o[3]}} & (nxt_rt_m1_3_0[12:0] | _GEN_325)
         | {13{_u_r4_qds_s1_3_rt_dig_o[2]}} & (nxt_rt_m1_3_0[12:0] | _GEN_326)
         | {13{_u_r4_qds_s1_3_rt_dig_o[1]}} & nxt_rt_3_0[12:0]
         | {13{_u_r4_qds_s1_3_rt_dig_o[0]}} & (nxt_rt_3_0[12:0] | _GEN_324),
       1'h0} | {53{fp_fmt_i[1]}} & {nxt_rt_m1_0_1[52:28], 1'h0, nxt_rt_m1_1_1, 2'h0}
    | {53{fp_fmt_i[2]}} & nxt_rt_m1_0_1;
  assign nxt_f_r_s_o =
    {64{fp_fmt_i[0]}}
    & {nxt_f_r_s_0_1[55:40],
       {16{_u_r4_qds_s1_2_rt_dig_o[4]}}
         & (_nxt_f_r_s_spec_s1_2_0_T
            ^ {nxt_rt_m1_2_0[13:10],
               _GEN_294,
               nxt_rt_m1_2_0[7:6],
               _GEN_295,
               nxt_rt_m1_2_0[3:2],
               _GEN_296,
               2'h0}) | {16{_u_r4_qds_s1_2_rt_dig_o[3]}}
         & (_nxt_f_r_s_spec_s1_2_0_T
            ^ {nxt_rt_m1_2_0[14:10],
               _GEN_297,
               nxt_rt_m1_2_0[6],
               _GEN_298,
               nxt_rt_m1_2_0[2],
               _GEN_296,
               mask_i[10]}) | {16{_u_r4_qds_s1_2_rt_dig_o[2]}} & f_r_s_for_csa_2_1
         | {16{_u_r4_qds_s1_2_rt_dig_o[1]}}
         & (_nxt_f_r_s_spec_s1_2_0_T
            ^ {_GEN_301,
               ~_GEN_299,
               _GEN_302,
               ~_GEN_300,
               ~(nxt_rt_2_0[2:0]),
               ~(mask_i[10])}) | {16{_u_r4_qds_s1_2_rt_dig_o[0]}}
         & (_nxt_f_r_s_spec_s1_2_0_T
            ^ {_GEN_306,
               ~_GEN_303,
               ~(nxt_rt_2_0[7:5]),
               ~_GEN_304,
               _GEN_307,
               ~_GEN_305,
               2'h3}),
       nxt_f_r_s_1_1[27:12],
       {16{_u_r4_qds_s1_3_rt_dig_o[4]}}
         & (_nxt_f_r_s_spec_s1_3_0_T
            ^ {nxt_rt_m1_3_0[13:10],
               _GEN_308,
               nxt_rt_m1_3_0[7:6],
               _GEN_309,
               nxt_rt_m1_3_0[3:2],
               _GEN_310,
               2'h0}) | {16{_u_r4_qds_s1_3_rt_dig_o[3]}}
         & (_nxt_f_r_s_spec_s1_3_0_T
            ^ {nxt_rt_m1_3_0[14:10],
               _GEN_311,
               nxt_rt_m1_3_0[6],
               _GEN_312,
               nxt_rt_m1_3_0[2],
               _GEN_310,
               mask_i[10]}) | {16{_u_r4_qds_s1_3_rt_dig_o[2]}} & f_r_s_for_csa_3_1
         | {16{_u_r4_qds_s1_3_rt_dig_o[1]}}
         & (_nxt_f_r_s_spec_s1_3_0_T
            ^ {_GEN_315,
               ~_GEN_313,
               _GEN_316,
               ~_GEN_314,
               ~(nxt_rt_3_0[2:0]),
               ~(mask_i[10])}) | {16{_u_r4_qds_s1_3_rt_dig_o[0]}}
         & (_nxt_f_r_s_spec_s1_3_0_T
            ^ {_GEN_320,
               ~_GEN_317,
               ~(nxt_rt_3_0[7:5]),
               ~_GEN_318,
               _GEN_321,
               ~_GEN_319,
               2'h3})} | {64{fp_fmt_i[1]}}
    & {nxt_f_r_s_0_1[55:28], 4'h0, nxt_f_r_s_1_1, 4'h0} | {64{fp_fmt_i[2]}}
    & {nxt_f_r_s_0_1, 8'h0};
  assign nxt_f_r_c_o =
    {64{fp_fmt_i[0]}}
    & {nxt_f_r_c_0_1[55:40],
       {16{_u_r4_qds_s1_2_rt_dig_o[4]}}
         & {_nxt_f_r_c_pre_spec_s1_2_0_T_3 & _nxt_f_r_c_pre_spec_s1_2_0_T_7
              | _nxt_f_r_c_pre_spec_s1_2_0_T_3 & _nxt_f_r_c_pre_spec_s1_2_4_T_8
              | _nxt_f_r_c_pre_spec_s1_2_0_T_7 & _nxt_f_r_c_pre_spec_s1_2_4_T_8,
            1'h0} | {16{_u_r4_qds_s1_2_rt_dig_o[3]}}
         & {_nxt_f_r_c_pre_spec_s1_2_0_T_3 & _nxt_f_r_c_pre_spec_s1_2_0_T_7
              | _nxt_f_r_c_pre_spec_s1_2_0_T_3 & _nxt_f_r_c_pre_spec_s1_2_3_T_8
              | _nxt_f_r_c_pre_spec_s1_2_0_T_7 & _nxt_f_r_c_pre_spec_s1_2_3_T_8,
            1'h0} | {16{_u_r4_qds_s1_2_rt_dig_o[2]}} & f_r_c_for_csa_2_1
         | {16{_u_r4_qds_s1_2_rt_dig_o[1]}}
         & {_nxt_f_r_c_pre_spec_s1_2_0_T_3 & _nxt_f_r_c_pre_spec_s1_2_0_T_7
              | _nxt_f_r_c_pre_spec_s1_2_0_T_3 & _nxt_f_r_c_pre_spec_s1_2_1_T_8
              | _nxt_f_r_c_pre_spec_s1_2_0_T_7 & _nxt_f_r_c_pre_spec_s1_2_1_T_8,
            1'h1} | {16{_u_r4_qds_s1_2_rt_dig_o[0]}}
         & {_nxt_f_r_c_pre_spec_s1_2_0_T_3 & _nxt_f_r_c_pre_spec_s1_2_0_T_7
              | _nxt_f_r_c_pre_spec_s1_2_0_T_3 & _nxt_f_r_c_pre_spec_s1_2_0_T_8
              | _nxt_f_r_c_pre_spec_s1_2_0_T_7 & _nxt_f_r_c_pre_spec_s1_2_0_T_8,
            1'h1},
       nxt_f_r_c_1_1[27:12],
       {16{_u_r4_qds_s1_3_rt_dig_o[4]}}
         & {_nxt_f_r_c_pre_spec_s1_3_0_T_3 & _nxt_f_r_c_pre_spec_s1_3_0_T_7
              | _nxt_f_r_c_pre_spec_s1_3_0_T_3 & _nxt_f_r_c_pre_spec_s1_3_4_T_8
              | _nxt_f_r_c_pre_spec_s1_3_0_T_7 & _nxt_f_r_c_pre_spec_s1_3_4_T_8,
            1'h0} | {16{_u_r4_qds_s1_3_rt_dig_o[3]}}
         & {_nxt_f_r_c_pre_spec_s1_3_0_T_3 & _nxt_f_r_c_pre_spec_s1_3_0_T_7
              | _nxt_f_r_c_pre_spec_s1_3_0_T_3 & _nxt_f_r_c_pre_spec_s1_3_3_T_8
              | _nxt_f_r_c_pre_spec_s1_3_0_T_7 & _nxt_f_r_c_pre_spec_s1_3_3_T_8,
            1'h0} | {16{_u_r4_qds_s1_3_rt_dig_o[2]}} & f_r_c_for_csa_3_1
         | {16{_u_r4_qds_s1_3_rt_dig_o[1]}}
         & {_nxt_f_r_c_pre_spec_s1_3_0_T_3 & _nxt_f_r_c_pre_spec_s1_3_0_T_7
              | _nxt_f_r_c_pre_spec_s1_3_0_T_3 & _nxt_f_r_c_pre_spec_s1_3_1_T_8
              | _nxt_f_r_c_pre_spec_s1_3_0_T_7 & _nxt_f_r_c_pre_spec_s1_3_1_T_8,
            1'h1} | {16{_u_r4_qds_s1_3_rt_dig_o[0]}}
         & {_nxt_f_r_c_pre_spec_s1_3_0_T_3 & _nxt_f_r_c_pre_spec_s1_3_0_T_7
              | _nxt_f_r_c_pre_spec_s1_3_0_T_3 & _nxt_f_r_c_pre_spec_s1_3_0_T_8
              | _nxt_f_r_c_pre_spec_s1_3_0_T_7 & _nxt_f_r_c_pre_spec_s1_3_0_T_8,
            1'h1}} | {64{fp_fmt_i[1]}} & {nxt_f_r_c_0_1[55:28], 4'h0, nxt_f_r_c_1_1, 4'h0}
    | {64{fp_fmt_i[2]}} & {nxt_f_r_c_0_1, 8'h0};
  assign adder_7b_res_for_nxt_cycle_s0_qds_0_o =
    {7{_u_r4_qds_s1_0_rt_dig_o[4]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_0_4_T_4[8:2]
    | {7{_u_r4_qds_s1_0_rt_dig_o[3]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_0_3_T_4[8:2]
    | {7{_u_r4_qds_s1_0_rt_dig_o[2]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_0_2_T_2[8:2]
    | {7{_u_r4_qds_s1_0_rt_dig_o[1]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_0_1_T_4[8:2]
    | {7{_u_r4_qds_s1_0_rt_dig_o[0]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_0_0_T_4[8:2];
  assign adder_7b_res_for_nxt_cycle_s0_qds_1_o =
    {7{_u_r4_qds_s1_1_rt_dig_o[4]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_1_4_T_4[8:2]
    | {7{_u_r4_qds_s1_1_rt_dig_o[3]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_1_3_T_4[8:2]
    | {7{_u_r4_qds_s1_1_rt_dig_o[2]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_1_2_T_2[8:2]
    | {7{_u_r4_qds_s1_1_rt_dig_o[1]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_1_1_T_4[8:2]
    | {7{_u_r4_qds_s1_1_rt_dig_o[0]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_1_0_T_4[8:2];
  assign adder_7b_res_for_nxt_cycle_s0_qds_2_o =
    {7{_u_r4_qds_s1_2_rt_dig_o[4]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_2_4_T_4[8:2]
    | {7{_u_r4_qds_s1_2_rt_dig_o[3]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_2_3_T_4[8:2]
    | {7{_u_r4_qds_s1_2_rt_dig_o[2]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_2_2_T_2[8:2]
    | {7{_u_r4_qds_s1_2_rt_dig_o[1]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_2_1_T_4[8:2]
    | {7{_u_r4_qds_s1_2_rt_dig_o[0]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_2_0_T_4[8:2];
  assign adder_7b_res_for_nxt_cycle_s0_qds_3_o =
    {7{_u_r4_qds_s1_3_rt_dig_o[4]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_3_4_T_4[8:2]
    | {7{_u_r4_qds_s1_3_rt_dig_o[3]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_3_3_T_4[8:2]
    | {7{_u_r4_qds_s1_3_rt_dig_o[2]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_3_2_T_2[8:2]
    | {7{_u_r4_qds_s1_3_rt_dig_o[1]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_3_1_T_4[8:2]
    | {7{_u_r4_qds_s1_3_rt_dig_o[0]}} & _adder_9b_for_nxt_cycle_s0_qds_spec_3_0_T_4[8:2];
  assign adder_9b_res_for_nxt_cycle_s1_qds_0_o =
    {9{_u_r4_qds_s1_0_rt_dig_o[4]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_0_4_T_4[9:1]
    | {9{_u_r4_qds_s1_0_rt_dig_o[3]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_0_3_T_4[9:1]
    | {9{_u_r4_qds_s1_0_rt_dig_o[2]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_0_2_T_2[9:1]
    | {9{_u_r4_qds_s1_0_rt_dig_o[1]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_0_1_T_4[9:1]
    | {9{_u_r4_qds_s1_0_rt_dig_o[0]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_0_0_T_4[9:1];
  assign adder_9b_res_for_nxt_cycle_s1_qds_1_o =
    {9{_u_r4_qds_s1_1_rt_dig_o[4]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_1_4_T_4[9:1]
    | {9{_u_r4_qds_s1_1_rt_dig_o[3]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_1_3_T_4[9:1]
    | {9{_u_r4_qds_s1_1_rt_dig_o[2]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_1_2_T_2[9:1]
    | {9{_u_r4_qds_s1_1_rt_dig_o[1]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_1_1_T_4[9:1]
    | {9{_u_r4_qds_s1_1_rt_dig_o[0]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_1_0_T_4[9:1];
  assign adder_9b_res_for_nxt_cycle_s1_qds_2_o =
    {9{_u_r4_qds_s1_2_rt_dig_o[4]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_2_4_T_4[9:1]
    | {9{_u_r4_qds_s1_2_rt_dig_o[3]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_2_3_T_4[9:1]
    | {9{_u_r4_qds_s1_2_rt_dig_o[2]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_2_2_T_2[9:1]
    | {9{_u_r4_qds_s1_2_rt_dig_o[1]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_2_1_T_4[9:1]
    | {9{_u_r4_qds_s1_2_rt_dig_o[0]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_2_0_T_4[9:1];
  assign adder_9b_res_for_nxt_cycle_s1_qds_3_o =
    {9{_u_r4_qds_s1_3_rt_dig_o[4]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_3_4_T_4[9:1]
    | {9{_u_r4_qds_s1_3_rt_dig_o[3]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_3_3_T_4[9:1]
    | {9{_u_r4_qds_s1_3_rt_dig_o[2]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_3_2_T_2[9:1]
    | {9{_u_r4_qds_s1_3_rt_dig_o[1]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_3_1_T_4[9:1]
    | {9{_u_r4_qds_s1_3_rt_dig_o[0]}} & _adder_10b_for_nxt_cycle_s1_qds_spec_3_0_T_4[9:1];
  assign m_neg_1_to_nxt_cycle_0_o =
    {7{_u_r4_qds_s1_0_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_0_m_neg_1_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_0_m_neg_1_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_0_m_neg_1_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_0_m_neg_1_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_0_m_neg_1_o;
  assign m_neg_1_to_nxt_cycle_1_o =
    {7{_u_r4_qds_s1_1_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_1_m_neg_1_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_1_m_neg_1_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_1_m_neg_1_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_1_m_neg_1_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_1_m_neg_1_o;
  assign m_neg_1_to_nxt_cycle_2_o =
    {7{_u_r4_qds_s1_2_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_2_m_neg_1_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_2_m_neg_1_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_2_m_neg_1_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_2_m_neg_1_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_2_m_neg_1_o;
  assign m_neg_1_to_nxt_cycle_3_o =
    {7{_u_r4_qds_s1_3_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_3_m_neg_1_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_3_m_neg_1_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_3_m_neg_1_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_3_m_neg_1_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_3_m_neg_1_o;
  assign m_neg_0_to_nxt_cycle_0_o =
    {7{_u_r4_qds_s1_0_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_0_m_neg_0_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_0_m_neg_0_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_0_m_neg_0_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_0_m_neg_0_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_0_m_neg_0_o;
  assign m_neg_0_to_nxt_cycle_1_o =
    {7{_u_r4_qds_s1_1_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_1_m_neg_0_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_1_m_neg_0_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_1_m_neg_0_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_1_m_neg_0_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_1_m_neg_0_o;
  assign m_neg_0_to_nxt_cycle_2_o =
    {7{_u_r4_qds_s1_2_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_2_m_neg_0_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_2_m_neg_0_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_2_m_neg_0_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_2_m_neg_0_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_2_m_neg_0_o;
  assign m_neg_0_to_nxt_cycle_3_o =
    {7{_u_r4_qds_s1_3_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_3_m_neg_0_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_3_m_neg_0_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_3_m_neg_0_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_3_m_neg_0_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_3_m_neg_0_o;
  assign m_pos_1_to_nxt_cycle_0_o =
    {7{_u_r4_qds_s1_0_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_0_m_pos_1_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_0_m_pos_1_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_0_m_pos_1_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_0_m_pos_1_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_0_m_pos_1_o;
  assign m_pos_1_to_nxt_cycle_1_o =
    {7{_u_r4_qds_s1_1_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_1_m_pos_1_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_1_m_pos_1_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_1_m_pos_1_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_1_m_pos_1_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_1_m_pos_1_o;
  assign m_pos_1_to_nxt_cycle_2_o =
    {7{_u_r4_qds_s1_2_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_2_m_pos_1_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_2_m_pos_1_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_2_m_pos_1_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_2_m_pos_1_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_2_m_pos_1_o;
  assign m_pos_1_to_nxt_cycle_3_o =
    {7{_u_r4_qds_s1_3_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_3_m_pos_1_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_3_m_pos_1_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_3_m_pos_1_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_3_m_pos_1_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_3_m_pos_1_o;
  assign m_pos_2_to_nxt_cycle_0_o =
    {7{_u_r4_qds_s1_0_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_0_m_pos_2_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_0_m_pos_2_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_0_m_pos_2_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_0_m_pos_2_o
    | {7{_u_r4_qds_s1_0_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_0_m_pos_2_o;
  assign m_pos_2_to_nxt_cycle_1_o =
    {7{_u_r4_qds_s1_1_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_1_m_pos_2_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_1_m_pos_2_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_1_m_pos_2_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_1_m_pos_2_o
    | {7{_u_r4_qds_s1_1_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_1_m_pos_2_o;
  assign m_pos_2_to_nxt_cycle_2_o =
    {7{_u_r4_qds_s1_2_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_2_m_pos_2_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_2_m_pos_2_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_2_m_pos_2_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_2_m_pos_2_o
    | {7{_u_r4_qds_s1_2_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_2_m_pos_2_o;
  assign m_pos_2_to_nxt_cycle_3_o =
    {7{_u_r4_qds_s1_3_rt_dig_o[4]}} & _u_r4_qds_cg_spec_s1_neg_2_3_m_pos_2_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[3]}} & _u_r4_qds_cg_spec_s1_neg_1_3_m_pos_2_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[2]}} & _u_r4_qds_cg_spec_s1_neg_0_3_m_pos_2_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[1]}} & _u_r4_qds_cg_spec_s1_pos_1_3_m_pos_2_o
    | {7{_u_r4_qds_s1_3_rt_dig_o[0]}} & _u_r4_qds_cg_spec_s1_pos_2_3_m_pos_2_o;
endmodule

