





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » FPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-263344.html">
    <link rel="next" href="x86-264769.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-263344.html">Previous</a></li>


          

<li><a href="x86-245307.html">Up</a></li>


          

<li><a href="x86-264769.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">FFREE           Free register                        Exceptions: None</span></span><br /><span class="line">                                                     C3 C2 C1 C0: ? ? ? ?</span><br /><span class="line"><span class="ngb">FFREE</span> destination</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   TAG(i) ← 11 binary</span><br /><span class="line"></span><br /><span class="line">    FFREE tags the destination register as empty. It does not affect the</span><br /><span class="line">    contents of the destination register, nor does it affect the FP</span><br /><span class="line">    stack-top pointer (TOP).</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    DD C0 + i   FFREE ST(i)</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Timing</span></span><br /><span class="line">    Operand       8087         287        387      486     Pentium</span><br /><span class="line">    reg           9-16         9-16       18        3       1      NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-268908.html">FINIT</a></li>
        
          <li><a href="x86-310852.html">FPU registers</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

