$date
	Mon Aug 25 14:59:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder42_tb $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$var reg 1 # i0 $end
$var reg 1 $ i1 $end
$var reg 1 % i2 $end
$var reg 1 & i3 $end
$scope module dut $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 ) i2 $end
$var wire 1 * i3 $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
0&
0%
0$
1#
0"
0!
$end
#5
1!
1$
1(
0#
0'
#10
1"
0!
1%
1)
0$
0(
#15
1!
1&
1*
0%
0)
#20
