#-----------------------------------------------------------
# xsim v2016.4_sdx (64-bit)
# SW Build 1806307 on Thu Mar  9 15:24:31 MST 2017
# IP Build 1759159 on Thu Jan 26 07:31:30 MST 2017
# Start of session at: Thu Aug 20 20:17:29 2020
# Process ID: 13160
# Current directory: E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/Pool/xsim_script.tcl}
# Log file: E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/xsim.log
# Journal file: E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/Pool/xsim_script.tcl
source Pool.tcl
