test_clk_s_sim_clk_gen_0_0.v,verilog,xil_defaultlib,../../../bd/test_clk_s/ip/test_clk_s_sim_clk_gen_0_0/sim/test_clk_s_sim_clk_gen_0_0.v,
test_clk_s.v,verilog,xil_defaultlib,../../../bd/test_clk_s/sim/test_clk_s.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
