<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
 <HEAD>
   <TITLE> [Mono-dev] Building Mono on Linux/Alpha
   </TITLE>
   <LINK REL="Index" HREF="index.html" >
   <LINK REL="made" HREF="mailto:mono-devel-list%40lists.ximian.com?Subject=%5BMono-dev%5D%20Building%20Mono%20on%20Linux/Alpha&In-Reply-To=1157690036.4213.14.camel%40matrix.ximian.com">
   <META NAME="robots" CONTENT="index,nofollow">
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="020372.html">
   <LINK REL="Next"  HREF="020374.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Mono-dev] Building Mono on Linux/Alpha</H1>
    <B>Sergey Tikhonov</B> 
    <A HREF="mailto:mono-devel-list%40lists.ximian.com?Subject=%5BMono-dev%5D%20Building%20Mono%20on%20Linux/Alpha&In-Reply-To=1157690036.4213.14.camel%40matrix.ximian.com"
       TITLE="[Mono-dev] Building Mono on Linux/Alpha">tsv at solvo.ru
       </A><BR>
    <I>Fri Sep  8 12:09:25 EDT 2006</I>
    <P><UL>
        <LI>Previous message: <A HREF="020372.html">[Mono-dev] Building Mono on Linux/Alpha
</A></li>
        <LI>Next message: <A HREF="020374.html">[Mono-dev] Building Mono on Linux/Alpha
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20373">[ date ]</a>
              <a href="thread.html#20373">[ thread ]</a>
              <a href="subject.html#20373">[ subject ]</a>
              <a href="author.html#20373">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Massimiliano Mantione wrote:

&gt;<i>On Thu, 2006-09-07 at 12:29 -0400, Miguel de Icaza wrote:
</I>&gt;<i>  
</I>&gt;<i>
</I>&gt;&gt;<i>Hello,
</I>&gt;&gt;<i>
</I>&gt;&gt;<i>    
</I>&gt;&gt;<i>
</I>&gt;&gt;&gt;<i>I have some questions about mono_local_regalloc. Is it possible to tell 
</I>&gt;&gt;&gt;<i>its logic right now not to reuse the same
</I>&gt;&gt;&gt;<i>physical register in the same instruction? Alpha has &quot;a lot&quot; of 
</I>&gt;&gt;&gt;<i>registers and experience some penalty if the same
</I>&gt;&gt;&gt;<i>register is used in the same or next instruction when results of 
</I>&gt;&gt;&gt;<i>previous instruction are not needed for next. For example:
</I>&gt;&gt;&gt;<i>      
</I>&gt;&gt;&gt;<i>
</I>&gt;&gt;<i>This is a design consideration that might be worth including in the next
</I>&gt;&gt;<i>register allocator.
</I>&gt;&gt;<i>    
</I>&gt;&gt;<i>
</I>&gt;<i>
</I>&gt;<i>Interesting...
</I>&gt;<i>
</I>&gt;<i>This also looks relatively easy to do, I will take it into account.
</I>&gt;<i>I say &quot;relatively easy&quot; because the new regalloc, unlike the previous
</I>&gt;<i>one,
</I>&gt;<i>is able (and willing) to split liveness ranges at each definition, so
</I>&gt;<i>that
</I>&gt;<i>in practice each definition of the same vreg could go into a different
</I>&gt;<i>hard register if necessary (of course if this does not introduce too
</I>&gt;<i>many
</I>&gt;<i>useless &quot;resolution&quot; moves at BB boundaries).
</I>&gt;<i>
</I>&gt;<i>Just to be sure I got it right: when there is more than one free
</I>&gt;<i>register
</I>&gt;<i>to choose from, all else being equal, the regalloc should favor
</I>&gt;<i>registers
</I>&gt;<i>that have been freed earlier instead of later.
</I>&gt;<i>Handling free registers like a FIFO queue during the linear allocation
</I>&gt;<i>should be enough to do this trick: at BB boundaries the heuristic could
</I>&gt;<i>fail, but elsewhere it should do exactly what Sergey asked.
</I>&gt;<i>Of course, if a special/particular register is needed, the regalloc can
</I>&gt;<i>walk the queue and pick what it needs, this is just to get you the idea.
</I>&gt;<i>
</I>&gt;<i>Comments?
</I>&gt;<i>  
</I>&gt;<i>
</I>Well, after reading specs for alpha,x86/amd64,ia64 cpus. I see that that 
only issue that could be avoided by
using new register is WAW (write-after-write) problem. Current code 
pattern has a lot of instructions like this:
load from memory to temp reg
save temp reg to memory
load from memory to temp reg
save temp reg to memory
The second load/save could not be issued at the same time (by current 
out of order cpus), because it has to use
the same temp register as the first load/store. I think your solution 
should work.
Is there place in current design where instruction scheduling at IR 
level could be implemented? (before local regalloc assignment)
Just wandering. :)

Regards,

-- 
Sergey Tikhonov

Solvo Ltd.
Saint-Petersburg, Russia
<A HREF="http://lists.ximian.com/mailman/listinfo/mono-devel-list">tsv at solvo.ru</A>


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="020372.html">[Mono-dev] Building Mono on Linux/Alpha
</A></li>
	<LI>Next message: <A HREF="020374.html">[Mono-dev] Building Mono on Linux/Alpha
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20373">[ date ]</a>
              <a href="thread.html#20373">[ thread ]</a>
              <a href="subject.html#20373">[ subject ]</a>
              <a href="author.html#20373">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="http://lists.ximian.com/mailman/listinfo/mono-devel-list">More information about the Mono-devel-list
mailing list</a><br>
</body></html>
