Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\micae\Documents\Senior-Design-B\WABSCBR\nano-system\HW\DE2_115_Qsys.qsys --block-symbol-file --output-directory=C:\Users\micae\Documents\Senior-Design-B\WABSCBR\nano-system\HW\DE2_115_Qsys --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading HW/DE2_115_Qsys.qsys
Progress: Reading input file
Progress: Adding CY7C67200_IF_0 [CY7C67200_IF 1.0]
Progress: Parameterizing module CY7C67200_IF_0
Progress: Adding SEG7_Display [seg7_lut_8 1.0.1]
Progress: Parameterizing module SEG7_Display
Progress: Adding button_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_100 [clock_source 16.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_io [clock_source 16.1]
Progress: Parameterizing module clk_io
Progress: Adding cpu_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 16.1]
Progress: Parameterizing module lcd_16207_0
Progress: Adding led_green [altera_avalon_pio 16.1]
Progress: Parameterizing module led_green
Progress: Adding led_red [altera_avalon_pio 16.1]
Progress: Parameterizing module led_red
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram_0
Progress: Adding switch_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module switch_pio
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE2_115_Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_Qsys.lcd_16207_0: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_Qsys.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\micae\Documents\Senior-Design-B\WABSCBR\nano-system\HW\DE2_115_Qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\micae\Documents\Senior-Design-B\WABSCBR\nano-system\HW\DE2_115_Qsys\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading HW/DE2_115_Qsys.qsys
Progress: Reading input file
Progress: Adding CY7C67200_IF_0 [CY7C67200_IF 1.0]
Progress: Parameterizing module CY7C67200_IF_0
Progress: Adding SEG7_Display [seg7_lut_8 1.0.1]
Progress: Parameterizing module SEG7_Display
Progress: Adding button_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_100 [clock_source 16.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_io [clock_source 16.1]
Progress: Parameterizing module clk_io
Progress: Adding cpu_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 16.1]
Progress: Parameterizing module lcd_16207_0
Progress: Adding led_green [altera_avalon_pio 16.1]
Progress: Parameterizing module led_green
Progress: Adding led_red [altera_avalon_pio 16.1]
Progress: Parameterizing module led_red
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram_0
Progress: Adding switch_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module switch_pio
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE2_115_Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_Qsys.lcd_16207_0: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_Qsys.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_Qsys: Generating DE2_115_Qsys "DE2_115_Qsys" for QUARTUS_SYNTH
Info: CY7C67200_IF_0: "DE2_115_Qsys" instantiated CY7C67200_IF "CY7C67200_IF_0"
Info: SEG7_Display: "DE2_115_Qsys" instantiated seg7_lut_8 "SEG7_Display"
Info: button_pio: Starting RTL generation for module 'DE2_115_Qsys_button_pio'
Info: button_pio:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_Qsys_button_pio --dir=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0004_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0004_button_pio_gen//DE2_115_Qsys_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'DE2_115_Qsys_button_pio'
Info: button_pio: "DE2_115_Qsys" instantiated altera_avalon_pio "button_pio"
Info: cpu_0: "DE2_115_Qsys" instantiated altera_nios2_gen2 "cpu_0"
Info: jtag_uart_0: Starting RTL generation for module 'DE2_115_Qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_Qsys_jtag_uart_0 --dir=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0005_jtag_uart_0_gen//DE2_115_Qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'DE2_115_Qsys_jtag_uart_0'
Info: jtag_uart_0: "DE2_115_Qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: lcd_16207_0: Starting RTL generation for module 'DE2_115_Qsys_lcd_16207_0'
Info: lcd_16207_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_Qsys_lcd_16207_0 --dir=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0006_lcd_16207_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0006_lcd_16207_0_gen//DE2_115_Qsys_lcd_16207_0_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_16207_0: Done RTL generation for module 'DE2_115_Qsys_lcd_16207_0'
Info: lcd_16207_0: "DE2_115_Qsys" instantiated altera_avalon_lcd_16207 "lcd_16207_0"
Info: led_green: Starting RTL generation for module 'DE2_115_Qsys_led_green'
Info: led_green:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_Qsys_led_green --dir=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0007_led_green_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0007_led_green_gen//DE2_115_Qsys_led_green_component_configuration.pl  --do_build_sim=0  ]
Info: led_green: Done RTL generation for module 'DE2_115_Qsys_led_green'
Info: led_green: "DE2_115_Qsys" instantiated altera_avalon_pio "led_green"
Info: led_red: Starting RTL generation for module 'DE2_115_Qsys_led_red'
Info: led_red:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_Qsys_led_red --dir=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0008_led_red_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0008_led_red_gen//DE2_115_Qsys_led_red_component_configuration.pl  --do_build_sim=0  ]
Info: led_red: Done RTL generation for module 'DE2_115_Qsys_led_red'
Info: led_red: "DE2_115_Qsys" instantiated altera_avalon_pio "led_red"
Info: mm_clock_crossing_bridge_0: "DE2_115_Qsys" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: sdram_0: Starting RTL generation for module 'DE2_115_Qsys_sdram_0'
Info: sdram_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_Qsys_sdram_0 --dir=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0010_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0010_sdram_0_gen//DE2_115_Qsys_sdram_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_0: Done RTL generation for module 'DE2_115_Qsys_sdram_0'
Info: sdram_0: "DE2_115_Qsys" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info: switch_pio: Starting RTL generation for module 'DE2_115_Qsys_switch_pio'
Info: switch_pio:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_Qsys_switch_pio --dir=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0011_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0011_switch_pio_gen//DE2_115_Qsys_switch_pio_component_configuration.pl  --do_build_sim=0  ]
Info: switch_pio: Done RTL generation for module 'DE2_115_Qsys_switch_pio'
Info: switch_pio: "DE2_115_Qsys" instantiated altera_avalon_pio "switch_pio"
Info: timer_0: Starting RTL generation for module 'DE2_115_Qsys_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_Qsys_timer_0 --dir=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0012_timer_0_gen//DE2_115_Qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'DE2_115_Qsys_timer_0'
Info: timer_0: "DE2_115_Qsys" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE2_115_Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE2_115_Qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE2_115_Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE2_115_Qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE2_115_Qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DE2_115_Qsys_cpu_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_Qsys_cpu_0_cpu --dir=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/micae/AppData/Local/Temp/alt9044_881212055400181715.dir/0016_cpu_gen//DE2_115_Qsys_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.02.20 18:09:09 (*) Starting Nios II generation
Info: cpu: # 2022.02.20 18:09:09 (*)   Checking for plaintext license.
Info: cpu: # 2022.02.20 18:09:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2022.02.20 18:09:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.02.20 18:09:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.02.20 18:09:09 (*)   Plaintext license not found.
Info: cpu: # 2022.02.20 18:09:09 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.02.20 18:09:10 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2022.02.20 18:09:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.02.20 18:09:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.02.20 18:09:10 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2022.02.20 18:09:10 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.02.20 18:09:10 (*)   Creating all objects for CPU
Info: cpu: # 2022.02.20 18:09:10 (*)     Testbench
Info: cpu: # 2022.02.20 18:09:10 (*)     Instruction decoding
Info: cpu: # 2022.02.20 18:09:10 (*)       Instruction fields
Info: cpu: # 2022.02.20 18:09:10 (*)       Instruction decodes
Info: cpu: # 2022.02.20 18:09:10 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.02.20 18:09:10 (*)       Instruction controls
Info: cpu: # 2022.02.20 18:09:10 (*)     Pipeline frontend
Info: cpu: # 2022.02.20 18:09:10 (*)     Pipeline backend
Info: cpu: # 2022.02.20 18:09:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.02.20 18:09:13 (*)   Creating encrypted RTL
Info: cpu: # 2022.02.20 18:09:14 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE2_115_Qsys_cpu_0_cpu'
Info: cpu: "cpu_0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cpu_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_0_instruction_master_limiter"
Info: Reusing file C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/HW/DE2_115_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DE2_115_Qsys: Done "DE2_115_Qsys" with 45 modules, 69 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
