

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_wrapper_4_0_x0'
================================================================
* Date:           Mon Jul 25 22:19:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   303905|   303905|  1.013 ms|  1.013 ms|  303905|  303905|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_wrapper_4_0_x0_loop_1         |   303904|   303904|     18994|          -|          -|    16|        no|
        | + C_drain_IO_L1_out_wrapper_4_0_x0_loop_2        |    18992|    18992|      1187|          -|          -|    16|        no|
        |  ++ C_drain_IO_L1_out_wrapper_4_0_x0_loop_3      |     1040|     1040|       130|          -|          -|     8|        no|
        |   +++ C_drain_IO_L1_out_wrapper_4_0_x0_loop_4    |      128|      128|        16|          -|          -|     8|        no|
        |    ++++ C_drain_IO_L1_out_wrapper_4_0_x0_loop_5  |        8|        8|         1|          -|          -|     8|        no|
        |  ++ C_drain_IO_L1_out_wrapper_4_0_x0_loop_6      |      144|      144|        18|          -|          -|     8|        no|
        |   +++ C_drain_IO_L1_out_wrapper_4_0_x0_loop_7    |       16|       16|         2|          -|          -|     8|        no|
        |   +++ C_drain_IO_L1_out_wrapper_4_0_x0_loop_8    |       16|       16|         2|          -|          -|     8|        no|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 13 
5 --> 6 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 3 
14 --> 15 16 13 
15 --> 14 
16 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0261, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0260, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_4_x0196, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0261, void @empty_72, i32 0, i32 0, void @empty_1243, i32 0, i32 0, void @empty_1243, void @empty_1243, void @empty_1243, i32 0, i32 0, i32 0, i32 0, void @empty_1243, void @empty_1243"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0260, void @empty_72, i32 0, i32 0, void @empty_1243, i32 0, i32 0, void @empty_1243, void @empty_1243, void @empty_1243, i32 0, i32 0, i32 0, i32 0, void @empty_1243, void @empty_1243"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_4_x0196, void @empty_72, i32 0, i32 0, void @empty_1243, i32 0, i32 0, void @empty_1243, void @empty_1243, void @empty_1243, i32 0, i32 0, i32 0, i32 0, void @empty_1243, void @empty_1243"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%local_C_V_0 = alloca i64 1" [./dut.cpp:15092]   --->   Operation 23 'alloca' 'local_C_V_0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.68ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:15101]   --->   Operation 24 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_addr_218 = getelementptr i16 %data_split_V, i64 0, i64 7"   --->   Operation 25 'getelementptr' 'data_split_V_addr_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_split_V_addr_219 = getelementptr i16 %data_split_V, i64 0, i64 6"   --->   Operation 26 'getelementptr' 'data_split_V_addr_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_split_V_addr_220 = getelementptr i16 %data_split_V, i64 0, i64 5"   --->   Operation 27 'getelementptr' 'data_split_V_addr_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr_221 = getelementptr i16 %data_split_V, i64 0, i64 4"   --->   Operation 28 'getelementptr' 'data_split_V_addr_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_addr_222 = getelementptr i16 %data_split_V, i64 0, i64 3"   --->   Operation 29 'getelementptr' 'data_split_V_addr_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_addr_223 = getelementptr i16 %data_split_V, i64 0, i64 2"   --->   Operation 30 'getelementptr' 'data_split_V_addr_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_addr_224 = getelementptr i16 %data_split_V, i64 0, i64 1"   --->   Operation 31 'getelementptr' 'data_split_V_addr_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_split_V_addr_225 = getelementptr i16 %data_split_V, i64 0, i64 0"   --->   Operation 32 'getelementptr' 'data_split_V_addr_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln15096 = br void" [./dut.cpp:15096]   --->   Operation 33 'br' 'br_ln15096' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 34 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 35 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 36 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln15096 = br i1 %icmp_ln890, void %.split28, void" [./dut.cpp:15096]   --->   Operation 38 'br' 'br_ln15096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln15096 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1315" [./dut.cpp:15096]   --->   Operation 39 'specloopname' 'specloopname_ln15096' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln15097 = br void" [./dut.cpp:15097]   --->   Operation 40 'br' 'br_ln15097' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln15157 = ret" [./dut.cpp:15157]   --->   Operation 41 'ret' 'ret_ln15157' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%c1_V = phi i5 0, void %.split28, i5 %add_ln691_689, void"   --->   Operation 42 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln691_689 = add i5 %c1_V, i5 1"   --->   Operation 43 'add' 'add_ln691_689' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln890_532 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 44 'icmp' 'icmp_ln890_532' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln15097 = br i1 %icmp_ln890_532, void %.split26, void" [./dut.cpp:15097]   --->   Operation 46 'br' 'br_ln15097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln15101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1217" [./dut.cpp:15101]   --->   Operation 47 'specloopname' 'specloopname_ln15101' <Predicate = (!icmp_ln890_532)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln15104 = br void" [./dut.cpp:15104]   --->   Operation 48 'br' 'br_ln15104' <Predicate = (!icmp_ln890_532)> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln890_532)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_690, void, i4 0, void %.split26"   --->   Operation 50 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln691_690 = add i4 %c6_V, i4 1"   --->   Operation 51 'add' 'add_ln691_690' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.65ns)   --->   "%icmp_ln890_533 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 52 'icmp' 'icmp_ln890_533' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln15104 = br i1 %icmp_ln890_533, void %.split18, void %.preheader5.preheader" [./dut.cpp:15104]   --->   Operation 54 'br' 'br_ln15104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln15104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1307" [./dut.cpp:15104]   --->   Operation 55 'specloopname' 'specloopname_ln15104' <Predicate = (!icmp_ln890_533)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c6_V"   --->   Operation 56 'trunc' 'empty' <Predicate = (!icmp_ln890_533)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%idxprom = zext i3 %empty"   --->   Operation 57 'zext' 'idxprom' <Predicate = (!icmp_ln890_533)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i16 %data_split_V, i64 0, i64 %idxprom"   --->   Operation 58 'getelementptr' 'data_split_V_addr' <Predicate = (!icmp_ln890_533)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln15106 = br void" [./dut.cpp:15106]   --->   Operation 59 'br' 'br_ln15106' <Predicate = (!icmp_ln890_533)> <Delay = 0.38>
ST_4 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 60 'br' 'br_ln890' <Predicate = (icmp_ln890_533)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_691, void, i4 0, void %.split18"   --->   Operation 61 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln691_691 = add i4 %c7_V, i4 1"   --->   Operation 62 'add' 'add_ln691_691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c7_V"   --->   Operation 63 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.65ns)   --->   "%icmp_ln890_535 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 64 'icmp' 'icmp_ln890_535' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln15106 = br i1 %icmp_ln890_535, void %.split16, void" [./dut.cpp:15106]   --->   Operation 66 'br' 'br_ln15106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%local_C_V_0_addr = getelementptr i128 %local_C_V_0, i64 0, i64 %zext_ln890" [./dut.cpp:15113]   --->   Operation 67 'getelementptr' 'local_C_V_0_addr' <Predicate = (!icmp_ln890_535)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (0.73ns)   --->   "%out_data_V = load i3 %local_C_V_0_addr" [./dut.cpp:15113]   --->   Operation 68 'load' 'out_data_V' <Predicate = (!icmp_ln890_535)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (icmp_ln890_535)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln15106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1309" [./dut.cpp:15106]   --->   Operation 70 'specloopname' 'specloopname_ln15106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.21ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_0_4_x0196" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 72 [1/2] (0.73ns)   --->   "%out_data_V = load i3 %local_C_V_0_addr" [./dut.cpp:15113]   --->   Operation 72 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_6 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln15114 = br void" [./dut.cpp:15114]   --->   Operation 73 'br' 'br_ln15114' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%n_V = phi i4 %add_ln691_692, void %.split, i4 0, void %.split16"   --->   Operation 74 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %zext_ln1497, void %.split, i128 %out_data_V, void %.split16"   --->   Operation 75 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln691_692 = add i4 %n_V, i4 1"   --->   Operation 76 'add' 'add_ln691_692' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %n_V"   --->   Operation 77 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 78 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln15114 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:15114]   --->   Operation 80 'br' 'br_ln15114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1308"   --->   Operation 81 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 82 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%data_split_V_addr_28 = getelementptr i16 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:15115]   --->   Operation 83 'getelementptr' 'data_split_V_addr_28' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.68ns)   --->   "%store_ln15115 = store i16 %trunc_ln674, i3 %data_split_V_addr_28" [./dut.cpp:15115]   --->   Operation 84 'store' 'store_ln15115' <Predicate = (!icmp_ln878)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%r = partselect i112 @_ssdm_op_PartSelect.i112.i128.i32.i32, i128 %p_Val2_s, i32 16, i32 127"   --->   Operation 85 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i112 %r"   --->   Operation 86 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.68ns)   --->   "%store_ln15123 = store i16 %tmp, i3 %data_split_V_addr" [./dut.cpp:15123]   --->   Operation 88 'store' 'store_ln15123' <Predicate = (icmp_ln878)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 89 [2/2] (0.68ns)   --->   "%v2_V = load i3 %data_split_V_addr_225"   --->   Operation 89 'load' 'v2_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 90 [2/2] (0.68ns)   --->   "%v2_V_8079 = load i3 %data_split_V_addr_224"   --->   Operation 90 'load' 'v2_V_8079' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 0.68>
ST_9 : Operation 91 [1/2] (0.68ns)   --->   "%v2_V = load i3 %data_split_V_addr_225"   --->   Operation 91 'load' 'v2_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 92 [1/2] (0.68ns)   --->   "%v2_V_8079 = load i3 %data_split_V_addr_224"   --->   Operation 92 'load' 'v2_V_8079' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 93 [2/2] (0.68ns)   --->   "%v2_V_8080 = load i3 %data_split_V_addr_223"   --->   Operation 93 'load' 'v2_V_8080' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 94 [2/2] (0.68ns)   --->   "%v2_V_8081 = load i3 %data_split_V_addr_222"   --->   Operation 94 'load' 'v2_V_8081' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 0.68>
ST_10 : Operation 95 [1/2] (0.68ns)   --->   "%v2_V_8080 = load i3 %data_split_V_addr_223"   --->   Operation 95 'load' 'v2_V_8080' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 96 [1/2] (0.68ns)   --->   "%v2_V_8081 = load i3 %data_split_V_addr_222"   --->   Operation 96 'load' 'v2_V_8081' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 97 [2/2] (0.68ns)   --->   "%v2_V_8082 = load i3 %data_split_V_addr_221"   --->   Operation 97 'load' 'v2_V_8082' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 98 [2/2] (0.68ns)   --->   "%v2_V_8083 = load i3 %data_split_V_addr_220"   --->   Operation 98 'load' 'v2_V_8083' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 0.68>
ST_11 : Operation 99 [1/2] (0.68ns)   --->   "%v2_V_8082 = load i3 %data_split_V_addr_221"   --->   Operation 99 'load' 'v2_V_8082' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 100 [1/2] (0.68ns)   --->   "%v2_V_8083 = load i3 %data_split_V_addr_220"   --->   Operation 100 'load' 'v2_V_8083' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 101 [2/2] (0.68ns)   --->   "%v2_V_8084 = load i3 %data_split_V_addr_219"   --->   Operation 101 'load' 'v2_V_8084' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 102 [2/2] (0.68ns)   --->   "%v1_V = load i3 %data_split_V_addr_218"   --->   Operation 102 'load' 'v1_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 1.41>
ST_12 : Operation 103 [1/2] (0.68ns)   --->   "%v2_V_8084 = load i3 %data_split_V_addr_219"   --->   Operation 103 'load' 'v2_V_8084' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 104 [1/2] (0.68ns)   --->   "%v1_V = load i3 %data_split_V_addr_218"   --->   Operation 104 'load' 'v1_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V, i16 %v2_V_8084, i16 %v2_V_8083, i16 %v2_V_8082, i16 %v2_V_8081, i16 %v2_V_8080, i16 %v2_V_8079, i16 %v2_V"   --->   Operation 105 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.73ns)   --->   "%store_ln15125 = store i128 %p_Result_s, i3 %local_C_V_0_addr" [./dut.cpp:15125]   --->   Operation 106 'store' 'store_ln15125' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.77>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_695, void %.loopexit, i4 0, void %.preheader5.preheader"   --->   Operation 108 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln691_695 = add i4 %c4_V, i4 1"   --->   Operation 109 'add' 'add_ln691_695' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.65ns)   --->   "%icmp_ln890_534 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 110 'icmp' 'icmp_ln890_534' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln15129 = br i1 %icmp_ln890_534, void %.split24, void" [./dut.cpp:15129]   --->   Operation 112 'br' 'br_ln15129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1313"   --->   Operation 113 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_534)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c4_V, i4 0"   --->   Operation 114 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_534)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln15132 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:15132]   --->   Operation 115 'br' 'br_ln15132' <Predicate = (!icmp_ln890_534)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 116 'br' 'br_ln890' <Predicate = (!icmp_ln890_534 & !icmp_ln870)> <Delay = 0.38>
ST_13 : Operation 117 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 117 'br' 'br_ln890' <Predicate = (!icmp_ln890_534 & icmp_ln870)> <Delay = 0.38>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 118 'br' 'br_ln0' <Predicate = (icmp_ln890_534)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.73>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%c5_V_35 = phi i4 %add_ln691_694, void %.split20, i4 0, void %.preheader.preheader"   --->   Operation 119 'phi' 'c5_V_35' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.70ns)   --->   "%add_ln691_694 = add i4 %c5_V_35, i4 1"   --->   Operation 120 'add' 'add_ln691_694' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.65ns)   --->   "%icmp_ln890_537 = icmp_eq  i4 %c5_V_35, i4 8"   --->   Operation 121 'icmp' 'icmp_ln890_537' <Predicate = (!icmp_ln870)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln15144 = br i1 %icmp_ln890_537, void %.split20, void %.loopexit.loopexit" [./dut.cpp:15144]   --->   Operation 123 'br' 'br_ln15144' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_537)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%c5_V = phi i4 %add_ln691_693, void %.split22, i4 0, void %.preheader3.preheader"   --->   Operation 125 'phi' 'c5_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.70ns)   --->   "%add_ln691_693 = add i4 %c5_V, i4 1"   --->   Operation 126 'add' 'add_ln691_693' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln890_92 = zext i4 %c5_V"   --->   Operation 127 'zext' 'zext_ln890_92' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.65ns)   --->   "%icmp_ln890_536 = icmp_eq  i4 %c5_V, i4 8"   --->   Operation 128 'icmp' 'icmp_ln890_536' <Predicate = (icmp_ln870)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln15133 = br i1 %icmp_ln890_536, void %.split22, void %.loopexit.loopexit74" [./dut.cpp:15133]   --->   Operation 130 'br' 'br_ln15133' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%local_C_V_0_addr_28 = getelementptr i128 %local_C_V_0, i64 0, i64 %zext_ln890_92" [./dut.cpp:15138]   --->   Operation 131 'getelementptr' 'local_C_V_0_addr_28' <Predicate = (icmp_ln870 & !icmp_ln890_536)> <Delay = 0.00>
ST_14 : Operation 132 [2/2] (0.73ns)   --->   "%local_C_V_0_load = load i3 %local_C_V_0_addr_28" [./dut.cpp:15138]   --->   Operation 132 'load' 'local_C_V_0_load' <Predicate = (icmp_ln870 & !icmp_ln890_536)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_536)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 134 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_536) | (!icmp_ln870 & icmp_ln890_537)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 2.43>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln15144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1311" [./dut.cpp:15144]   --->   Operation 135 'specloopname' 'specloopname_ln15144' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.21ns)   --->   "%tmp_101 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x0261" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'read' 'tmp_101' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 137 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0260, i128 %tmp_101" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 138 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 1.94>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln15133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1269" [./dut.cpp:15133]   --->   Operation 139 'specloopname' 'specloopname_ln15133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/2] (0.73ns)   --->   "%local_C_V_0_load = load i3 %local_C_V_0_addr_28" [./dut.cpp:15138]   --->   Operation 140 'load' 'local_C_V_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_16 : Operation 141 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x0260, i128 %local_C_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 142 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_4_1_x0261]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_4_0_x0260]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_0_4_x0196]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
local_C_V_0           (alloca           ) [ 00111111111111111]
data_split_V          (alloca           ) [ 00111111111111111]
data_split_V_addr_218 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_219 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_220 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_221 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_222 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_223 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_224 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_225 (getelementptr    ) [ 00111111111111111]
br_ln15096            (br               ) [ 01111111111111111]
c0_V                  (phi              ) [ 00100000000000000]
add_ln691             (add              ) [ 01111111111111111]
icmp_ln890            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15096            (br               ) [ 00000000000000000]
specloopname_ln15096  (specloopname     ) [ 00000000000000000]
br_ln15097            (br               ) [ 00111111111111111]
ret_ln15157           (ret              ) [ 00000000000000000]
c1_V                  (phi              ) [ 00010000000000000]
add_ln691_689         (add              ) [ 00111111111111111]
icmp_ln890_532        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15097            (br               ) [ 00000000000000000]
specloopname_ln15101  (specloopname     ) [ 00000000000000000]
br_ln15104            (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 01111111111111111]
c6_V                  (phi              ) [ 00001000000000000]
add_ln691_690         (add              ) [ 00111111111111111]
icmp_ln890_533        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15104            (br               ) [ 00000000000000000]
specloopname_ln15104  (specloopname     ) [ 00000000000000000]
empty                 (trunc            ) [ 00000000000000000]
idxprom               (zext             ) [ 00000000000000000]
data_split_V_addr     (getelementptr    ) [ 00000111111110000]
br_ln15106            (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
c7_V                  (phi              ) [ 00000100000000000]
add_ln691_691         (add              ) [ 00111111111111111]
zext_ln890            (zext             ) [ 00000000000000000]
icmp_ln890_535        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15106            (br               ) [ 00000000000000000]
local_C_V_0_addr      (getelementptr    ) [ 00000011111110000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln15106  (specloopname     ) [ 00000000000000000]
tmp                   (read             ) [ 00000001000000000]
out_data_V            (load             ) [ 00111111111111111]
br_ln15114            (br               ) [ 00111111111111111]
n_V                   (phi              ) [ 00000001000000000]
p_Val2_s              (phi              ) [ 00000001000000000]
add_ln691_692         (add              ) [ 00111111111111111]
zext_ln878            (zext             ) [ 00000000000000000]
icmp_ln878            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15114            (br               ) [ 00000000000000000]
specloopname_ln674    (specloopname     ) [ 00000000000000000]
trunc_ln674           (trunc            ) [ 00000000000000000]
data_split_V_addr_28  (getelementptr    ) [ 00000000000000000]
store_ln15115         (store            ) [ 00000000000000000]
r                     (partselect       ) [ 00000000000000000]
zext_ln1497           (zext             ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
store_ln15123         (store            ) [ 00000000000000000]
v2_V                  (load             ) [ 00000000001110000]
v2_V_8079             (load             ) [ 00000000001110000]
v2_V_8080             (load             ) [ 00000000000110000]
v2_V_8081             (load             ) [ 00000000000110000]
v2_V_8082             (load             ) [ 00000000000010000]
v2_V_8083             (load             ) [ 00000000000010000]
v2_V_8084             (load             ) [ 00000000000000000]
v1_V                  (load             ) [ 00000000000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000000000]
store_ln15125         (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c4_V                  (phi              ) [ 00000000000001000]
add_ln691_695         (add              ) [ 00111111111111111]
icmp_ln890_534        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15129            (br               ) [ 00000000000000000]
specloopname_ln1616   (specloopname     ) [ 00000000000000000]
icmp_ln870            (icmp             ) [ 00111111111111111]
br_ln15132            (br               ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
c5_V_35               (phi              ) [ 00000000000000100]
add_ln691_694         (add              ) [ 00111111111111111]
icmp_ln890_537        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15144            (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00000000000000000]
c5_V                  (phi              ) [ 00000000000000100]
add_ln691_693         (add              ) [ 00111111111111111]
zext_ln890_92         (zext             ) [ 00000000000000000]
icmp_ln890_536        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln15133            (br               ) [ 00000000000000000]
local_C_V_0_addr_28   (getelementptr    ) [ 00000000000000001]
br_ln0                (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln15144  (specloopname     ) [ 00000000000000000]
tmp_101               (read             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln15133  (specloopname     ) [ 00000000000000000]
local_C_V_0_load      (load             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_4_1_x0261">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_1_x0261"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_4_0_x0260">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_0_x0260"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_0_4_x0196">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_4_x0196"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_72"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1243"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1315"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1217"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1307"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1309"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1308"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1313"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1311"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1269"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="local_C_V_0_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_split_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_101_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="128" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="0"/>
<pin id="105" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_101/15 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="128" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/15 write_ln174/16 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_split_V_addr_218_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_218/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_split_V_addr_219_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_219/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_split_V_addr_220_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_220/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_split_V_addr_221_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_221/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_split_V_addr_222_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_222/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_split_V_addr_223_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_223/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_split_V_addr_224_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_224/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_split_V_addr_225_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_225/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_split_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="local_C_V_0_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_0_addr/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln15125/12 local_C_V_0_load/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="data_split_V_addr_28_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_28/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="7"/>
<pin id="210" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="211" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="212" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="16" slack="0"/>
<pin id="213" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln15115/7 store_ln15123/7 v2_V/8 v2_V_8079/8 v2_V_8080/9 v2_V_8081/9 v2_V_8082/10 v2_V_8083/10 v2_V_8084/11 v1_V/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="local_C_V_0_addr_28_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_0_addr_28/14 "/>
</bind>
</comp>

<comp id="222" class="1005" name="c0_V_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="c0_V_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="c1_V_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="1"/>
<pin id="235" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="c1_V_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="c6_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="1"/>
<pin id="246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="c6_V_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/4 "/>
</bind>
</comp>

<comp id="255" class="1005" name="c7_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="c7_V_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="n_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="n_V_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_Val2_s_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="279" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Val2_s_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="112" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="128" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="286" class="1005" name="c4_V_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="1"/>
<pin id="288" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="c4_V_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/13 "/>
</bind>
</comp>

<comp id="297" class="1005" name="c5_V_35_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_35 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="c5_V_35_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_35/14 "/>
</bind>
</comp>

<comp id="308" class="1005" name="c5_V_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="c5_V_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/14 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln691_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln890_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln691_689_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_689/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln890_532_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_532/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln691_690_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_690/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln890_533_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_533/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="empty_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="idxprom_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln691_691_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_691/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln890_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln890_535_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_535/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln691_692_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_692/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln878_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln878_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln674_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="128" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="r_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="112" slack="0"/>
<pin id="405" dir="0" index="1" bw="128" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="0" index="3" bw="8" slack="0"/>
<pin id="408" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln1497_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="112" slack="0"/>
<pin id="415" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_Result_s_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="128" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="0" index="2" bw="16" slack="0"/>
<pin id="421" dir="0" index="3" bw="16" slack="1"/>
<pin id="422" dir="0" index="4" bw="16" slack="1"/>
<pin id="423" dir="0" index="5" bw="16" slack="2"/>
<pin id="424" dir="0" index="6" bw="16" slack="2"/>
<pin id="425" dir="0" index="7" bw="16" slack="3"/>
<pin id="426" dir="0" index="8" bw="16" slack="3"/>
<pin id="427" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln691_695_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_695/13 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln890_534_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_534/13 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln870_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/13 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln691_694_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_694/14 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln890_537_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_537/14 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln691_693_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_693/14 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln890_92_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_92/14 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln890_536_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="0" index="1" bw="4" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_536/14 "/>
</bind>
</comp>

<comp id="479" class="1005" name="data_split_V_addr_218_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="10"/>
<pin id="481" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="data_split_V_addr_218 "/>
</bind>
</comp>

<comp id="484" class="1005" name="data_split_V_addr_219_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="10"/>
<pin id="486" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="data_split_V_addr_219 "/>
</bind>
</comp>

<comp id="489" class="1005" name="data_split_V_addr_220_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="9"/>
<pin id="491" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="data_split_V_addr_220 "/>
</bind>
</comp>

<comp id="494" class="1005" name="data_split_V_addr_221_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="9"/>
<pin id="496" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="data_split_V_addr_221 "/>
</bind>
</comp>

<comp id="499" class="1005" name="data_split_V_addr_222_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="8"/>
<pin id="501" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_222 "/>
</bind>
</comp>

<comp id="504" class="1005" name="data_split_V_addr_223_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="8"/>
<pin id="506" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_223 "/>
</bind>
</comp>

<comp id="509" class="1005" name="data_split_V_addr_224_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="7"/>
<pin id="511" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_224 "/>
</bind>
</comp>

<comp id="514" class="1005" name="data_split_V_addr_225_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="7"/>
<pin id="516" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_225 "/>
</bind>
</comp>

<comp id="519" class="1005" name="add_ln691_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="527" class="1005" name="add_ln691_689_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_689 "/>
</bind>
</comp>

<comp id="535" class="1005" name="add_ln691_690_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_690 "/>
</bind>
</comp>

<comp id="543" class="1005" name="data_split_V_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="3"/>
<pin id="545" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="add_ln691_691_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_691 "/>
</bind>
</comp>

<comp id="556" class="1005" name="local_C_V_0_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="1"/>
<pin id="558" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_0_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="1"/>
<pin id="563" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="566" class="1005" name="out_data_V_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="128" slack="1"/>
<pin id="568" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="571" class="1005" name="add_ln691_692_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_692 "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln1497_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="128" slack="0"/>
<pin id="581" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="584" class="1005" name="v2_V_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="3"/>
<pin id="586" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="589" class="1005" name="v2_V_8079_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="3"/>
<pin id="591" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="v2_V_8079 "/>
</bind>
</comp>

<comp id="594" class="1005" name="v2_V_8080_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="2"/>
<pin id="596" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="v2_V_8080 "/>
</bind>
</comp>

<comp id="599" class="1005" name="v2_V_8081_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="2"/>
<pin id="601" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="v2_V_8081 "/>
</bind>
</comp>

<comp id="604" class="1005" name="v2_V_8082_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="1"/>
<pin id="606" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_8082 "/>
</bind>
</comp>

<comp id="609" class="1005" name="v2_V_8083_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="1"/>
<pin id="611" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_8083 "/>
</bind>
</comp>

<comp id="614" class="1005" name="add_ln691_695_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_695 "/>
</bind>
</comp>

<comp id="622" class="1005" name="icmp_ln870_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="626" class="1005" name="add_ln691_694_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_694 "/>
</bind>
</comp>

<comp id="634" class="1005" name="add_ln691_693_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_693 "/>
</bind>
</comp>

<comp id="642" class="1005" name="local_C_V_0_addr_28_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="1"/>
<pin id="644" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_0_addr_28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="82" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="84" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="102" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="92" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="92" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="92" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="92" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="92" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="92" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="92" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="92" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="192" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="289"><net_src comp="54" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="226" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="226" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="237" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="237" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="248" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="248" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="248" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="368"><net_src comp="259" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="259" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="379"><net_src comp="259" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="270" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="270" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="396"><net_src comp="270" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="280" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="280" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="72" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="416"><net_src comp="403" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="428"><net_src comp="76" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="429"><net_src comp="204" pin="7"/><net_sink comp="417" pin=1"/></net>

<net id="430"><net_src comp="204" pin="3"/><net_sink comp="417" pin=2"/></net>

<net id="431"><net_src comp="417" pin="9"/><net_sink comp="192" pin=1"/></net>

<net id="436"><net_src comp="290" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="290" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="58" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="290" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="54" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="301" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="301" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="58" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="312" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="312" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="477"><net_src comp="312" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="116" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="487"><net_src comp="124" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="492"><net_src comp="132" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="497"><net_src comp="140" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="502"><net_src comp="148" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="507"><net_src comp="156" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="512"><net_src comp="164" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="517"><net_src comp="172" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="522"><net_src comp="319" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="530"><net_src comp="331" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="538"><net_src comp="343" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="546"><net_src comp="180" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="551"><net_src comp="364" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="559"><net_src comp="186" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="564"><net_src comp="96" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="569"><net_src comp="192" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="574"><net_src comp="381" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="582"><net_src comp="413" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="587"><net_src comp="204" pin="7"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="417" pin=8"/></net>

<net id="592"><net_src comp="204" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="417" pin=7"/></net>

<net id="597"><net_src comp="204" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="417" pin=6"/></net>

<net id="602"><net_src comp="204" pin="7"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="417" pin=5"/></net>

<net id="607"><net_src comp="204" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="417" pin=4"/></net>

<net id="612"><net_src comp="204" pin="7"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="417" pin=3"/></net>

<net id="617"><net_src comp="432" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="625"><net_src comp="444" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="450" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="637"><net_src comp="462" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="645"><net_src comp="214" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_4_0_x0260 | {15 16 }
 - Input state : 
	Port: C_drain_IO_L1_out_wrapper_4_0_x0 : fifo_C_drain_C_drain_IO_L1_out_4_1_x0261 | {15 }
	Port: C_drain_IO_L1_out_wrapper_4_0_x0 : fifo_C_drain_PE_0_4_x0196 | {6 }
  - Chain level:
	State 1
		data_split_V_addr_218 : 1
		data_split_V_addr_219 : 1
		data_split_V_addr_220 : 1
		data_split_V_addr_221 : 1
		data_split_V_addr_222 : 1
		data_split_V_addr_223 : 1
		data_split_V_addr_224 : 1
		data_split_V_addr_225 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln15096 : 2
	State 3
		add_ln691_689 : 1
		icmp_ln890_532 : 1
		br_ln15097 : 2
	State 4
		add_ln691_690 : 1
		icmp_ln890_533 : 1
		br_ln15104 : 2
		empty : 1
		idxprom : 2
		data_split_V_addr : 3
	State 5
		add_ln691_691 : 1
		zext_ln890 : 1
		icmp_ln890_535 : 1
		br_ln15106 : 2
		local_C_V_0_addr : 2
		out_data_V : 3
	State 6
	State 7
		add_ln691_692 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln15114 : 2
		trunc_ln674 : 1
		data_split_V_addr_28 : 2
		store_ln15115 : 3
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
		p_Result_s : 1
		store_ln15125 : 2
	State 13
		add_ln691_695 : 1
		icmp_ln890_534 : 1
		br_ln15129 : 2
		icmp_ln870 : 1
		br_ln15132 : 2
	State 14
		add_ln691_694 : 1
		icmp_ln890_537 : 1
		br_ln15144 : 2
		add_ln691_693 : 1
		zext_ln890_92 : 1
		icmp_ln890_536 : 1
		br_ln15133 : 2
		local_C_V_0_addr_28 : 2
		local_C_V_0_load : 3
	State 15
	State 16
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln691_fu_319   |    0    |    12   |
|          |  add_ln691_689_fu_331 |    0    |    12   |
|          |  add_ln691_690_fu_343 |    0    |    12   |
|    add   |  add_ln691_691_fu_364 |    0    |    12   |
|          |  add_ln691_692_fu_381 |    0    |    12   |
|          |  add_ln691_695_fu_432 |    0    |    12   |
|          |  add_ln691_694_fu_450 |    0    |    12   |
|          |  add_ln691_693_fu_462 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_325   |    0    |    9    |
|          | icmp_ln890_532_fu_337 |    0    |    9    |
|          | icmp_ln890_533_fu_349 |    0    |    9    |
|          | icmp_ln890_535_fu_375 |    0    |    9    |
|   icmp   |   icmp_ln878_fu_392   |    0    |    9    |
|          | icmp_ln890_534_fu_438 |    0    |    9    |
|          |   icmp_ln870_fu_444   |    0    |    9    |
|          | icmp_ln890_537_fu_456 |    0    |    9    |
|          | icmp_ln890_536_fu_473 |    0    |    9    |
|----------|-----------------------|---------|---------|
|   read   |     tmp_read_fu_96    |    0    |    0    |
|          |  tmp_101_read_fu_102  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_108   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |      empty_fu_355     |    0    |    0    |
|          |   trunc_ln674_fu_398  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     idxprom_fu_359    |    0    |    0    |
|          |   zext_ln890_fu_370   |    0    |    0    |
|   zext   |   zext_ln878_fu_387   |    0    |    0    |
|          |   zext_ln1497_fu_413  |    0    |    0    |
|          |  zext_ln890_92_fu_468 |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|        r_fu_403       |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   p_Result_s_fu_417   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   177   |
|----------|-----------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   16   |   17   |
| local_C_V_0|    0   |   128  |   129  |
+------------+--------+--------+--------+
|    Total   |    0   |   144  |   146  |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_689_reg_527    |    5   |
|    add_ln691_690_reg_535    |    4   |
|    add_ln691_691_reg_548    |    4   |
|    add_ln691_692_reg_571    |    4   |
|    add_ln691_693_reg_634    |    4   |
|    add_ln691_694_reg_626    |    4   |
|    add_ln691_695_reg_614    |    4   |
|      add_ln691_reg_519      |    5   |
|         c0_V_reg_222        |    5   |
|         c1_V_reg_233        |    5   |
|         c4_V_reg_286        |    4   |
|       c5_V_35_reg_297       |    4   |
|         c5_V_reg_308        |    4   |
|         c6_V_reg_244        |    4   |
|         c7_V_reg_255        |    4   |
|data_split_V_addr_218_reg_479|    3   |
|data_split_V_addr_219_reg_484|    3   |
|data_split_V_addr_220_reg_489|    3   |
|data_split_V_addr_221_reg_494|    3   |
|data_split_V_addr_222_reg_499|    3   |
|data_split_V_addr_223_reg_504|    3   |
|data_split_V_addr_224_reg_509|    3   |
|data_split_V_addr_225_reg_514|    3   |
|  data_split_V_addr_reg_543  |    3   |
|      icmp_ln870_reg_622     |    1   |
| local_C_V_0_addr_28_reg_642 |    3   |
|   local_C_V_0_addr_reg_556  |    3   |
|         n_V_reg_266         |    4   |
|      out_data_V_reg_566     |   128  |
|       p_Val2_s_reg_277      |   128  |
|         tmp_reg_561         |   16   |
|      v2_V_8079_reg_589      |   16   |
|      v2_V_8080_reg_594      |   16   |
|      v2_V_8081_reg_599      |   16   |
|      v2_V_8082_reg_604      |   16   |
|      v2_V_8083_reg_609      |   16   |
|         v2_V_reg_584        |   16   |
|     zext_ln1497_reg_579     |   128  |
+-----------------------------+--------+
|            Total            |   598  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_108 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_192 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_204 |  p0  |   6  |   3  |   18   ||    31   |
| grp_access_fu_204 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_204 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   318  || 2.19786 ||    89   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   177  |
|   Memory  |    0   |    -   |   144  |   146  |
|Multiplexer|    -   |    2   |    -   |   89   |
|  Register |    -   |    -   |   598  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   742  |   412  |
+-----------+--------+--------+--------+--------+
