$date
	Fri Aug 12 23:38:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module example_tb $end
$var wire 1 ! t_z $end
$var reg 1 " t_x $end
$var reg 1 # t_y $end
$scope module ckt $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#5
1#
#10
0#
1"
#15
1!
1#
