{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494960211790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494960211799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 12:43:30 2017 " "Processing started: Tue May 16 12:43:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494960211799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960211799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta KPN -c KPN " "Command: quartus_sta KPN -c KPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960211800 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1494960212575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960212892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960212892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960212998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960212999 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "396 " "TimeQuest Timing Analyzer is analyzing 396 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960213981 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KPN.sdc " "Synopsys Design Constraints File file not found: 'KPN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214137 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214137 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider_module:clk_inst\|divcounter\[23\] clock_divider_module:clk_inst\|divcounter\[23\] " "create_clock -period 1.000 -name clock_divider_module:clk_inst\|divcounter\[23\] clock_divider_module:clk_inst\|divcounter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494960214146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494960214146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst4\|buffer\[0\] lcd_fifo:fifo_module_inst4\|buffer\[0\] " "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst4\|buffer\[0\] lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494960214146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst4\|full_reg lcd_fifo:fifo_module_inst4\|full_reg " "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst4\|full_reg lcd_fifo:fifo_module_inst4\|full_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494960214146 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214146 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_module_inst4\|Equal1~0  from: dataa  to: combout " "Cell: fifo_module_inst4\|Equal1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494960214156 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214156 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214179 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1494960214183 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494960214203 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494960214353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.539 " "Worst-case setup slack is -39.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.539            -819.892 clock_divider_module:clk_inst\|divcounter\[23\]  " "  -39.539            -819.892 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.822             -49.772 clk  " "   -3.822             -49.772 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.596            -360.257 lcd_fifo:fifo_module_inst4\|full_reg  " "   -2.596            -360.257 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.593            -364.689 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -2.593            -364.689 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.838 " "Worst-case hold slack is -0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838             -41.707 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -0.838             -41.707 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.779             -33.533 lcd_fifo:fifo_module_inst4\|full_reg  " "   -0.779             -33.533 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 clock_divider_module:clk_inst\|divcounter\[23\]  " "    0.080               0.000 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 clk  " "    0.635               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.000 clk  " "   -3.000             -39.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -224.483 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -2.693            -224.483 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 lcd_fifo:fifo_module_inst4\|full_reg  " "    0.227               0.000 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "    0.269               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960214418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960214418 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494960215065 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960215065 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494960215135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960215190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960216306 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_module_inst4\|Equal1~0  from: dataa  to: combout " "Cell: fifo_module_inst4\|Equal1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494960216506 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960216506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960216526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494960216579 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960216579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.780 " "Worst-case setup slack is -35.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.780            -736.820 clock_divider_module:clk_inst\|divcounter\[23\]  " "  -35.780            -736.820 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.371             -42.876 clk  " "   -3.371             -42.876 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.354            -368.061 lcd_fifo:fifo_module_inst4\|full_reg  " "   -2.354            -368.061 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264            -339.833 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -2.264            -339.833 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960216593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.800 " "Worst-case hold slack is -0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800             -45.980 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -0.800             -45.980 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654             -25.378 lcd_fifo:fifo_module_inst4\|full_reg  " "   -0.654             -25.378 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 clock_divider_module:clk_inst\|divcounter\[23\]  " "    0.029               0.000 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 clk  " "    0.579               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960216623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960216662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960216708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.000 clk  " "   -3.000             -39.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -223.119 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -2.649            -223.119 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 lcd_fifo:fifo_module_inst4\|full_reg  " "    0.096               0.000 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "    0.145               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960216754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960216754 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494960217433 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960217433 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494960217509 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_module_inst4\|Equal1~0  from: dataa  to: combout " "Cell: fifo_module_inst4\|Equal1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494960217882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960217882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960217901 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494960217915 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960217915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.042 " "Worst-case setup slack is -19.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960217965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960217965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.042            -343.531 clock_divider_module:clk_inst\|divcounter\[23\]  " "  -19.042            -343.531 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960217965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.935            -153.094 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -1.935            -153.094 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960217965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.810            -108.227 lcd_fifo:fifo_module_inst4\|full_reg  " "   -1.810            -108.227 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960217965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.440             -14.182 clk  " "   -1.440             -14.182 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960217965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960217965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.685 " "Worst-case hold slack is -0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685             -65.984 lcd_fifo:fifo_module_inst4\|full_reg  " "   -0.685             -65.984 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587             -44.164 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -0.587             -44.164 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.285 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -0.066              -0.285 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 clk  " "    0.288               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960218004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960218080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960218100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.279 clk  " "   -3.000             -27.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -125.004 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -1.000            -125.004 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "    0.271               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 lcd_fifo:fifo_module_inst4\|full_reg  " "    0.276               0.000 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494960218149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960218149 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494960218930 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960218930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960220471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960220473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494960220874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 12:43:40 2017 " "Processing ended: Tue May 16 12:43:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494960220874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494960220874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494960220874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494960220874 ""}
