// Seed: 3970552102
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = ~1'b0;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(.id_7(1))
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0(
      id_4
  );
  assign id_1 = id_6;
  assign id_4 = 1'h0;
endmodule
program module_2;
  assign id_1 = 1;
  assign id_1 = id_1;
  assign id_1 = id_1 == id_1;
endprogram
