digraph "CFG for 'vec_log2f' function" {
	label="CFG for 'vec_log2f' function";

	Node0x59fe270 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = icmp ult i64 %13, %0\l  br i1 %14, label %15, label %25\l|{<s0>T|<s1>F}}"];
	Node0x59fe270:s0 -> Node0x59ff010;
	Node0x59fe270:s1 -> Node0x5a00280;
	Node0x59ff010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds float, float addrspace(1)* %2, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = tail call i1 @llvm.amdgcn.class.f32(float %17, i32 144)\l  %19 = select i1 %18, float 0x41F0000000000000, float 1.000000e+00\l  %20 = fmul float %17, %19\l  %21 = tail call float @llvm.log2.f32(float %20)\l  %22 = select i1 %18, float 3.200000e+01, float 0.000000e+00\l  %23 = fsub float %21, %22\l  %24 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %23, float addrspace(1)* %24, align 4, !tbaa !7\l  br label %25\l}"];
	Node0x59ff010 -> Node0x5a00280;
	Node0x5a00280 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  ret void\l}"];
}
