WARNING: [vitis-run 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/scheduler_hls 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/scheduler_hls/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/scheduler_hls'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.hpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.hpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_tb.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=scheduler_hls' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg(13)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM_Including_heads/scheduler_hls/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_tb.cpp in debug mode
   Compiling ../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp in debug mode
   Compiling ../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp in debug mode
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:621:3: error: cannot jump from switch statement to this case label
  case S_STREAM_OUT:
  ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:386:13: note: jump bypasses variable initialization
    HeadCtx head_group[HEADS_PARALLEL];
            ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:385:15: note: jump bypasses variable initialization
    const int group_base = group_idx * HEADS_PARALLEL;
              ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:611:3: error: cannot jump from switch statement to this case label
  case S_LOOP_CHECK:
  ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:386:13: note: jump bypasses variable initialization
    HeadCtx head_group[HEADS_PARALLEL];
            ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:385:15: note: jump bypasses variable initialization
    const int group_base = group_idx * HEADS_PARALLEL;
              ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:598:3: error: cannot jump from switch statement to this case label
  case S_LAYER_NORM_2:
  ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:386:13: note: jump bypasses variable initialization
    HeadCtx head_group[HEADS_PARALLEL];
            ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:385:15: note: jump bypasses variable initialization
    const int group_base = group_idx * HEADS_PARALLEL;
              ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:585:3: error: cannot jump from switch statement to this case label
  case S_RES_ADD_2:
  ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:386:13: note: jump bypasses variable initialization
    HeadCtx head_group[HEADS_PARALLEL];
            ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:385:15: note: jump bypasses variable initialization
    const int group_base = group_idx * HEADS_PARALLEL;
              ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:508:3: error: cannot jump from switch statement to this case label
  case S_FFN:
  ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:386:13: note: jump bypasses variable initialization
    HeadCtx head_group[HEADS_PARALLEL];
            ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:385:15: note: jump bypasses variable initialization
    const int group_base = group_idx * HEADS_PARALLEL;
              ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:495:3: error: cannot jump from switch statement to this case label
  case S_LAYER_NORM_1:
  ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:386:13: note: jump bypasses variable initialization
    HeadCtx head_group[HEADS_PARALLEL];
            ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:385:15: note: jump bypasses variable initialization
    const int group_base = group_idx * HEADS_PARALLEL;
              ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:482:3: error: cannot jump from switch statement to this case label
  case S_RES_ADD_1:
  ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:386:13: note: jump bypasses variable initialization
    HeadCtx head_group[HEADS_PARALLEL];
            ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:385:15: note: jump bypasses variable initialization
    const int group_base = group_idx * HEADS_PARALLEL;
              ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:452:3: error: cannot jump from switch statement to this case label
  case S_OUT_PROJECTION:
  ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:386:13: note: jump bypasses variable initialization
    HeadCtx head_group[HEADS_PARALLEL];
            ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:385:15: note: jump bypasses variable initialization
    const int group_base = group_idx * HEADS_PARALLEL;
              ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:439:3: error: cannot jump from switch statement to this case label
  case S_HEAD_CONCAT:
  ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:386:13: note: jump bypasses variable initialization
    HeadCtx head_group[HEADS_PARALLEL];
            ^
../../../../../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:385:15: note: jump bypasses variable initialization
    const int group_base = group_idx * HEADS_PARALLEL;
              ^
9 errors generated.
make: *** [csim.mk:100: obj/Scheduler_FSM.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 2.53 seconds. Total CPU system time: 0.75 seconds. Total elapsed time: 3.25 seconds; peak allocated memory: 445.105 MB.
