parent	,	V_27
ENOMEM	,	V_37
irq_set_chained_handler	,	F_25
IRQ_NOREQUEST	,	V_29
IRQ_NOPROBE	,	V_30
enable	,	V_57
irq_desc	,	V_2
do_bad_IRQ	,	F_6
CPU_CLEAR	,	V_13
clr	,	V_28
wake_enabled	,	V_60
irq_gc_mask_disable_reg	,	V_53
wake_active	,	V_22
full_name	,	V_43
"failed to allocate generic irq chip\n"	,	L_3
domain	,	V_14
pr_err	,	F_20
saved_mask	,	V_20
GFP_KERNEL	,	V_36
chained_irq_enter	,	F_4
parent_irq	,	V_39
irq_data	,	V_15
status	,	V_8
irq_mask	,	V_52
IRQ_NOAUTOEN	,	V_31
kfree	,	F_31
brcmstb_l2_intc_irq_handle	,	F_1
device_node	,	V_25
out	,	V_12
__raw_writel	,	F_8
irq_data_get_irq_chip_data	,	F_13
out_unmap	,	V_41
__raw_readl	,	F_5
irq_generic_chip_ops	,	V_42
out_free_domain	,	V_45
irq_resume	,	V_59
brcmstb_l2_intc_suspend	,	F_12
b	,	V_5
chip	,	V_7
irq_gc_unmask_enable_reg	,	V_56
d	,	V_16
irq_gc_ack_set_bit	,	V_49
pr_info	,	F_28
irq	,	V_1
irq_ack	,	V_48
brcmstb_l2_intc_of_init	,	F_17
regs	,	V_50
brcmstb_l2_intc_resume	,	F_16
EINVAL	,	V_40
ct	,	V_34
brcmstb_l2_intc_data	,	V_4
disable	,	V_54
irq_domain_remove	,	F_29
__init	,	T_2
of_iomap	,	F_19
of_property_read_bool	,	F_27
data	,	V_32
CPU_MASK_CLEAR	,	V_24
out_free	,	V_38
irq_suspend	,	V_58
ack	,	V_51
irq_gc_lock	,	F_14
u32	,	T_1
CPU_MASK_SET	,	V_23
ret	,	V_35
irq_domain_add_linear	,	F_22
CPU_STATUS	,	V_10
irq_get_domain_generic_chip	,	F_26
"registered L2 intc (mem: 0x%p, parent irq: %d)\n"	,	L_5
ffs	,	F_7
irq_desc_get_chip	,	F_3
irq_gc_set_wake	,	V_62
irq_of_parse_and_map	,	F_21
generic_handle_irq	,	F_9
irq_set_wake	,	V_61
desc	,	V_3
iounmap	,	F_30
private	,	V_19
np	,	V_26
chained_irq_exit	,	F_11
"failed to remap intc L2 registers\n"	,	L_1
chip_types	,	V_47
irq_alloc_domain_generic_chips	,	F_23
irq_chip_type	,	V_33
can_wake	,	V_21
"brcm,irq-can-wake"	,	L_4
"failed to find parent interrupt\n"	,	L_2
kzalloc	,	F_18
irq_find_mapping	,	F_10
irq_chip_generic	,	V_17
reg_base	,	V_46
gc	,	V_18
irq_chip	,	V_6
handle_edge_irq	,	V_44
irq_unmask	,	V_55
irq_gc_unlock	,	F_15
irq_set_handler_data	,	F_24
irq_desc_get_handler_data	,	F_2
base	,	V_9
CPU_MASK_STATUS	,	V_11
