
AVRASM ver. 2.1.30  C:\cvavreval\BIN\Debug\List\adc.asm Wed May 10 14:07:09 2023

C:\cvavreval\BIN\Debug\List\adc.asm(1090): warning: Register r5 already defined by the .DEF directive
C:\cvavreval\BIN\Debug\List\adc.asm(1091): warning: Register r4 already defined by the .DEF directive
C:\cvavreval\BIN\Debug\List\adc.asm(1092): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.10 Evaluation
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega128A
                 ;Program type           : Application
                 ;Clock frequency        : 16.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : long, width, precision
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128A
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 006c 	JMP  __RESET
000002 940c 009c 	JMP  _ext_int0_isr
000004 940c 009d 	JMP  _ext_int1_isr
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 _0x0:
000046 2f41
000047 2044
000048 6f63
000049 766e      	.DB  0x41,0x2F,0x44,0x20,0x63,0x6F,0x6E,0x76
00004a 7265
00004b 6973
00004c 6e6f
00004d 3100      	.DB  0x65,0x72,0x73,0x69,0x6F,0x6E,0x0,0x31
00004e 6236
00004f 7469
000050 4420
000051 7461      	.DB  0x36,0x62,0x69,0x74,0x20,0x44,0x61,0x74
000052 2061
000053 203d
000054 6425
000055 202c      	.DB  0x61,0x20,0x3D,0x20,0x25,0x64,0x2C,0x20
000056 3425
000057 322e
000058 5b66
000059 5d76      	.DB  0x25,0x34,0x2E,0x32,0x66,0x5B,0x76,0x5D
00005a 3800
00005b 6962
00005c 2074
00005d 6144      	.DB  0x0,0x38,0x62,0x69,0x74,0x20,0x44,0x61
00005e 6174
00005f 3d20
000060 2520
000061 2c64      	.DB  0x74,0x61,0x20,0x3D,0x20,0x25,0x64,0x2C
000062 2520
000063 2e34
000064 6632
000065 765b      	.DB  0x20,0x25,0x34,0x2E,0x32,0x66,0x5B,0x76
000066 005d      	.DB  0x5D,0x0
                 _0x2000003:
000067 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000068 0002      	.DW  0x02
000069 0500      	.DW  __base_y_G100
00006a 00ce      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00006b 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00006c 94f8      	CLI
00006d 27ee      	CLR  R30
00006e bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00006f e0f1      	LDI  R31,1
000070 bff5      	OUT  MCUCR,R31
000071 bfe5      	OUT  MCUCR,R30
000072 93e0 006c 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
000074 e08d      	LDI  R24,(14-2)+1
000075 e0a2      	LDI  R26,2
000076 27bb      	CLR  R27
                 __CLEAR_REG:
000077 93ed      	ST   X+,R30
000078 958a      	DEC  R24
000079 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00007a e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00007b e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00007c e0a0      	LDI  R26,LOW(__SRAM_START)
00007d e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
00007e 93ed      	ST   X+,R30
00007f 9701      	SBIW R24,1
000080 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000081 ede0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000082 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000083 9185      	LPM  R24,Z+
000084 9195      	LPM  R25,Z+
000085 9700      	SBIW R24,0
000086 f061      	BREQ __GLOBAL_INI_END
000087 91a5      	LPM  R26,Z+
000088 91b5      	LPM  R27,Z+
000089 9005      	LPM  R0,Z+
00008a 9015      	LPM  R1,Z+
00008b 01bf      	MOVW R22,R30
00008c 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00008d 9005      	LPM  R0,Z+
00008e 920d      	ST   X+,R0
00008f 9701      	SBIW R24,1
000090 f7e1      	BRNE __GLOBAL_INI_LOOP
000091 01fb      	MOVW R30,R22
000092 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
000093 bf8b      	OUT  RAMPZ,R24
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000094 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000095 bfed      	OUT  SPL,R30
000096 e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000097 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000098 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000099 e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00009a 940c 00ac 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.10 Evaluation
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 2023-05-10
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega128A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*******************************************************/
                 ;
                 ;#include <mega128a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;#include <alcd.h>
                 ;
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 001F {
                 
                 	.CSEG
                 _ext_int0_isr:
                 ; .FSTART _ext_int0_isr
                 ; 0000 0020 // Place your code here
                 ; 0000 0021 
                 ; 0000 0022 }
00009c 9518      	RETI
                 ; .FEND
                 ;
                 ;// External Interrupt 1 service routine
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 0026 {
                 _ext_int1_isr:
                 ; .FSTART _ext_int1_isr
                 ; 0000 0027 // Place your code here
                 ; 0000 0028 
                 ; 0000 0029 }
00009d 9518      	RETI
                 ; .FEND
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0033 {   /*
                 ; 0000 0034     int i;
                 ; 0000 0035     unsigned char led;
                 ; 0000 0036     char data[80];
                 ; 0000 0037     unsigned char adc_value;
                 ; 0000 0038 
                 ; 0000 0039     */
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 003A 
                 ; 0000 003B 
                 ; 0000 003C ADMUX=adc_input | ADC_VREF_TYPE;
00009e 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
00009f 81e8      	LD   R30,Y
0000a0 b9e7      	OUT  0x7,R30
                 ; 0000 003D // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 003E delay_us(10);
                +
0000a1 e385     +LDI R24 , LOW ( 53 )
                +__DELAY_USB_LOOP :
0000a2 958a     +DEC R24
0000a3 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 53
                 ; 0000 003F // Start the AD conversion
                 ; 0000 0040 ADCSRA|=(1<<ADSC);
0000a4 9a36      	SBI  0x6,6
                 ; 0000 0041 // Wait for the AD conversion to complete
                 ; 0000 0042 while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
0000a5 9b34      	SBIS 0x6,4
0000a6 cffe      	RJMP _0x3
                 ; 0000 0043 ADCSRA|=(1<<ADIF);
0000a7 9a34      	SBI  0x6,4
                 ; 0000 0044 return ADCW;
0000a8 b1e4      	IN   R30,0x4
0000a9 b1f5      	IN   R31,0x4+1
0000aa 940c 01e2 	JMP  _0x2080002
                 ; 0000 0045 }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0048 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0049 
                 ; 0000 004A     int i;
                 ; 0000 004B     unsigned char led;
                 ; 0000 004C     char data[80];
                 ; 0000 004D     unsigned char adc_value;
                 ; 0000 004E     unsigned char adc_16t;
                 ; 0000 004F     unsigned char adc_8t;
                 ; 0000 0050 // Declare your local variables here
                 ; 0000 0051 
                 ; 0000 0052 // Input/Output Ports initialization
                 ; 0000 0053 // Port A initialization
                 ; 0000 0054 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0055 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000ac 97ef      	SBIW R28,63
0000ad 9761      	SBIW R28,17
                 ;	i -> R16,R17
                 ;	led -> R19
                 ;	data -> Y+0
                 ;	adc_value -> R18
                 ;	adc_16t -> R21
                 ;	adc_8t -> R20
0000ae e0e0      	LDI  R30,LOW(0)
0000af bbea      	OUT  0x1A,R30
                 ; 0000 0056 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0057 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000b0 bbeb      	OUT  0x1B,R30
                 ; 0000 0058 
                 ; 0000 0059 // Port B initialization
                 ; 0000 005A // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 005B DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
0000b1 efef      	LDI  R30,LOW(255)
0000b2 bbe7      	OUT  0x17,R30
                 ; 0000 005C // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 005D PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000b3 e0e0      	LDI  R30,LOW(0)
0000b4 bbe8      	OUT  0x18,R30
                 ; 0000 005E 
                 ; 0000 005F // Port C initialization
                 ; 0000 0060 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0061 DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000b5 efef      	LDI  R30,LOW(255)
0000b6 bbe4      	OUT  0x14,R30
                 ; 0000 0062 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0063 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000b7 e0e0      	LDI  R30,LOW(0)
0000b8 bbe5      	OUT  0x15,R30
                 ; 0000 0064 
                 ; 0000 0065 // Port D initialization
                 ; 0000 0066 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0067 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000b9 bbe1      	OUT  0x11,R30
                 ; 0000 0068 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0069 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000ba bbe2      	OUT  0x12,R30
                 ; 0000 006A 
                 ; 0000 006B // Port E initialization
                 ; 0000 006C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 006D DDRE=(0<<DDE7) | (0<<DDE6) | (0<<DDE5) | (0<<DDE4) | (0<<DDE3) | (0<<DDE2) | (0<<DDE1) | (0<<DDE0);
0000bb b9e2      	OUT  0x2,R30
                 ; 0000 006E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 006F PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
0000bc b9e3      	OUT  0x3,R30
                 ; 0000 0070 
                 ; 0000 0071 // Port F initialization
                 ; 0000 0072 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0073 DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
0000bd 93e0 0061 	STS  97,R30
                 ; 0000 0074 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0075 PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
0000bf 93e0 0062 	STS  98,R30
                 ; 0000 0076 
                 ; 0000 0077 // Port G initialization
                 ; 0000 0078 // Function: Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0079 DDRG=(0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
0000c1 93e0 0064 	STS  100,R30
                 ; 0000 007A // State: Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 007B PORTG=(0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
0000c3 93e0 0065 	STS  101,R30
                 ; 0000 007C 
                 ; 0000 007D // Timer/Counter 0 initialization
                 ; 0000 007E // Clock source: System Clock
                 ; 0000 007F // Clock value: Timer 0 Stopped
                 ; 0000 0080 // Mode: Normal top=0xFF
                 ; 0000 0081 // OC0 output: Disconnected
                 ; 0000 0082 ASSR=0<<AS0;
0000c5 bfe0      	OUT  0x30,R30
                 ; 0000 0083 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000c6 bfe3      	OUT  0x33,R30
                 ; 0000 0084 TCNT0=0x00;
0000c7 bfe2      	OUT  0x32,R30
                 ; 0000 0085 OCR0=0x00;
0000c8 bfe1      	OUT  0x31,R30
                 ; 0000 0086 
                 ; 0000 0087 // Timer/Counter 1 initialization
                 ; 0000 0088 // Clock source: System Clock
                 ; 0000 0089 // Clock value: Timer1 Stopped
                 ; 0000 008A // Mode: Normal top=0xFFFF
                 ; 0000 008B // OC1A output: Disconnected
                 ; 0000 008C // OC1B output: Disconnected
                 ; 0000 008D // OC1C output: Disconnected
                 ; 0000 008E // Noise Canceler: Off
                 ; 0000 008F // Input Capture on Falling Edge
                 ; 0000 0090 // Timer1 Overflow Interrupt: Off
                 ; 0000 0091 // Input Capture Interrupt: Off
                 ; 0000 0092 // Compare A Match Interrupt: Off
                 ; 0000 0093 // Compare B Match Interrupt: Off
                 ; 0000 0094 // Compare C Match Interrupt: Off
                 ; 0000 0095 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
0000c9 bdef      	OUT  0x2F,R30
                 ; 0000 0096 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000ca bdee      	OUT  0x2E,R30
                 ; 0000 0097 TCNT1H=0x00;
0000cb bded      	OUT  0x2D,R30
                 ; 0000 0098 TCNT1L=0x00;
0000cc bdec      	OUT  0x2C,R30
                 ; 0000 0099 ICR1H=0x00;
0000cd bde7      	OUT  0x27,R30
                 ; 0000 009A ICR1L=0x00;
0000ce bde6      	OUT  0x26,R30
                 ; 0000 009B OCR1AH=0x00;
0000cf bdeb      	OUT  0x2B,R30
                 ; 0000 009C OCR1AL=0x00;
0000d0 bdea      	OUT  0x2A,R30
                 ; 0000 009D OCR1BH=0x00;
0000d1 bde9      	OUT  0x29,R30
                 ; 0000 009E OCR1BL=0x00;
0000d2 bde8      	OUT  0x28,R30
                 ; 0000 009F OCR1CH=0x00;
0000d3 93e0 0079 	STS  121,R30
                 ; 0000 00A0 OCR1CL=0x00;
0000d5 93e0 0078 	STS  120,R30
                 ; 0000 00A1 
                 ; 0000 00A2 // Timer/Counter 2 initialization
                 ; 0000 00A3 // Clock source: System Clock
                 ; 0000 00A4 // Clock value: Timer2 Stopped
                 ; 0000 00A5 // Mode: Normal top=0xFF
                 ; 0000 00A6 // OC2 output: Disconnected
                 ; 0000 00A7 TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000d7 bde5      	OUT  0x25,R30
                 ; 0000 00A8 TCNT2=0x00;
0000d8 bde4      	OUT  0x24,R30
                 ; 0000 00A9 OCR2=0x00;
0000d9 bde3      	OUT  0x23,R30
                 ; 0000 00AA 
                 ; 0000 00AB // Timer/Counter 3 initialization
                 ; 0000 00AC // Clock source: System Clock
                 ; 0000 00AD // Clock value: Timer3 Stopped
                 ; 0000 00AE // Mode: Normal top=0xFFFF
                 ; 0000 00AF // OC3A output: Disconnected
                 ; 0000 00B0 // OC3B output: Disconnected
                 ; 0000 00B1 // OC3C output: Disconnected
                 ; 0000 00B2 // Noise Canceler: Off
                 ; 0000 00B3 // Input Capture on Falling Edge
                 ; 0000 00B4 // Timer3 Overflow Interrupt: Off
                 ; 0000 00B5 // Input Capture Interrupt: Off
                 ; 0000 00B6 // Compare A Match Interrupt: Off
                 ; 0000 00B7 // Compare B Match Interrupt: Off
                 ; 0000 00B8 // Compare C Match Interrupt: Off
                 ; 0000 00B9 TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
0000da 93e0 008b 	STS  139,R30
                 ; 0000 00BA TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
0000dc 93e0 008a 	STS  138,R30
                 ; 0000 00BB TCNT3H=0x00;
0000de 93e0 0089 	STS  137,R30
                 ; 0000 00BC TCNT3L=0x00;
0000e0 93e0 0088 	STS  136,R30
                 ; 0000 00BD ICR3H=0x00;
0000e2 93e0 0081 	STS  129,R30
                 ; 0000 00BE ICR3L=0x00;
0000e4 93e0 0080 	STS  128,R30
                 ; 0000 00BF OCR3AH=0x00;
0000e6 93e0 0087 	STS  135,R30
                 ; 0000 00C0 OCR3AL=0x00;
0000e8 93e0 0086 	STS  134,R30
                 ; 0000 00C1 OCR3BH=0x00;
0000ea 93e0 0085 	STS  133,R30
                 ; 0000 00C2 OCR3BL=0x00;
0000ec 93e0 0084 	STS  132,R30
                 ; 0000 00C3 OCR3CH=0x00;
0000ee 93e0 0083 	STS  131,R30
                 ; 0000 00C4 OCR3CL=0x00;
0000f0 93e0 0082 	STS  130,R30
                 ; 0000 00C5 
                 ; 0000 00C6 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00C7 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000f2 bfe7      	OUT  0x37,R30
                 ; 0000 00C8 ETIMSK=(0<<TICIE3) | (0<<OCIE3A) | (0<<OCIE3B) | (0<<TOIE3) | (0<<OCIE3C) | (0<<OCIE1C);
0000f3 93e0 007d 	STS  125,R30
                 ; 0000 00C9 
                 ; 0000 00CA // External Interrupt(s) initialization
                 ; 0000 00CB // INT0: On
                 ; 0000 00CC // INT0 Mode: Low level
                 ; 0000 00CD // INT1: On
                 ; 0000 00CE // INT1 Mode: Low level
                 ; 0000 00CF // INT2: Off
                 ; 0000 00D0 // INT3: Off
                 ; 0000 00D1 // INT4: Off
                 ; 0000 00D2 // INT5: Off
                 ; 0000 00D3 // INT6: Off
                 ; 0000 00D4 // INT7: Off
                 ; 0000 00D5 EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000f5 93e0 006a 	STS  106,R30
                 ; 0000 00D6 EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
0000f7 bfea      	OUT  0x3A,R30
                 ; 0000 00D7 EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (1<<INT1) | (1<<INT0);
0000f8 e0e3      	LDI  R30,LOW(3)
0000f9 bfe9      	OUT  0x39,R30
                 ; 0000 00D8 EIFR=(0<<INTF7) | (0<<INTF6) | (0<<INTF5) | (0<<INTF4) | (0<<INTF3) | (0<<INTF2) | (1<<INTF1) | (1<<INTF0);
0000fa bfe8      	OUT  0x38,R30
                 ; 0000 00D9 
                 ; 0000 00DA // USART0 initialization
                 ; 0000 00DB // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00DC // USART0 Receiver: On
                 ; 0000 00DD // USART0 Transmitter: On
                 ; 0000 00DE // USART0 Mode: Asynchronous
                 ; 0000 00DF // USART0 Baud Rate: 9600
                 ; 0000 00E0 UCSR0A=(0<<RXC0) | (0<<TXC0) | (0<<UDRE0) | (0<<FE0) | (0<<DOR0) | (0<<UPE0) | (0<<U2X0) | (0<<MPCM0);
0000fb e0e0      	LDI  R30,LOW(0)
0000fc b9eb      	OUT  0xB,R30
                 ; 0000 00E1 UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
0000fd e1e8      	LDI  R30,LOW(24)
0000fe b9ea      	OUT  0xA,R30
                 ; 0000 00E2 UCSR0C=(0<<UMSEL0) | (0<<UPM01) | (0<<UPM00) | (0<<USBS0) | (1<<UCSZ01) | (1<<UCSZ00) | (0<<UCPOL0);
0000ff e0e6      	LDI  R30,LOW(6)
000100 93e0 0095 	STS  149,R30
                 ; 0000 00E3 UBRR0H=0x00;
000102 e0e0      	LDI  R30,LOW(0)
000103 93e0 0090 	STS  144,R30
                 ; 0000 00E4 UBRR0L=0x67;
000105 e6e7      	LDI  R30,LOW(103)
000106 b9e9      	OUT  0x9,R30
                 ; 0000 00E5 
                 ; 0000 00E6 // USART1 initialization
                 ; 0000 00E7 // USART1 disabled
                 ; 0000 00E8 UCSR1B=(0<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (0<<RXEN1) | (0<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
000107 e0e0      	LDI  R30,LOW(0)
000108 93e0 009a 	STS  154,R30
                 ; 0000 00E9 
                 ; 0000 00EA // // ADC¼³Á¤
                 ; 0000 00EB // Analog Comparator initialization
                 ; 0000 00EC // Analog Comparator: Off
                 ; 0000 00ED // The Analog Comparator's positive input is
                 ; 0000 00EE // connected to the AIN0 pin
                 ; 0000 00EF // The Analog Comparator's negative input is
                 ; 0000 00F0 // connected to the AIN1 pin
                 ; 0000 00F1 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00010a e8e0      	LDI  R30,LOW(128)
00010b b9e8      	OUT  0x8,R30
                 ; 0000 00F2 
                 ; 0000 00F3 // ADC initialization
                 ; 0000 00F4 // ADC Clock frequency: 1000.000 kHz
                 ; 0000 00F5 // ADC Voltage Reference: AREF pin
                 ; 0000 00F6 ADMUX=ADC_VREF_TYPE; ////0x20, 0x21(8bit), 0x00, 0x16(bit)
00010c e0e0      	LDI  R30,LOW(0)
00010d b9e7      	OUT  0x7,R30
                 ; 0000 00F7 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (1<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00010e e8e4      	LDI  R30,LOW(132)
00010f b9e6      	OUT  0x6,R30
                 ; 0000 00F8 SFIOR=(0<<ACME);
000110 e0e0      	LDI  R30,LOW(0)
000111 bde0      	OUT  0x20,R30
                 ; 0000 00F9 
                 ; 0000 00FA // SPI initialization
                 ; 0000 00FB // SPI disabled
                 ; 0000 00FC SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000112 b9ed      	OUT  0xD,R30
                 ; 0000 00FD 
                 ; 0000 00FE // TWI initialization
                 ; 0000 00FF // TWI disabled
                 ; 0000 0100 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000113 93e0 0074 	STS  116,R30
                 ; 0000 0101 
                 ; 0000 0102 // Alphanumeric LCD initialization
                 ; 0000 0103 // Connections are specified in the
                 ; 0000 0104 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0105 // RS - PORTC Bit 0
                 ; 0000 0106 // RD - PORTC Bit 1
                 ; 0000 0107 // EN - PORTC Bit 2
                 ; 0000 0108 // D4 - PORTC Bit 4
                 ; 0000 0109 // D5 - PORTC Bit 5
                 ; 0000 010A // D6 - PORTC Bit 6
                 ; 0000 010B // D7 - PORTC Bit 7
                 ; 0000 010C // Characters/line: 16
                 ; 0000 010D lcd_init(16);
000115 e1a0      	LDI  R26,LOW(16)
000116 d0a3      	RCALL _lcd_init
                 ; 0000 010E lcd_gotoxy(0,0);
000117 d2ce      	RCALL SUBOPT_0x0
                 ; 0000 010F lcd_putsf("A/D conversion");
                +
000118 e8ac     +LDI R26 , LOW ( 2 * _0x0 + ( 0 ) )
000119 e0b0     +LDI R27 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW2FN _0x0,0
00011a d08c      	RCALL _lcd_putsf
                 ; 0000 0110 
                 ; 0000 0111 /*
                 ; 0000 0112   ADMUX=
                 ; 0000 0113 */
                 ; 0000 0114 
                 ; 0000 0115 // Global enable interrupts
                 ; 0000 0116 #asm("sei")
00011b 9478      	sei
                 ; 0000 0117 
                 ; 0000 0118 while (1)
                 _0x6:
                 ; 0000 0119       {
                 ; 0000 011A       //10bit case
                 ; 0000 011B       // Place your code here
                 ; 0000 011C       PORTB=0xaa;
00011c eaea      	LDI  R30,LOW(170)
00011d bbe8      	OUT  0x18,R30
                 ; 0000 011D       adc_16t=read_adc(0);
00011e e0a0      	LDI  R26,LOW(0)
00011f df7e      	RCALL _read_adc
000120 2f5e      	MOV  R21,R30
                 ; 0000 011E       sprintf(data, "16bit Data = %d, %4.2f[v]", adc_16t, adc_16t*0.005);
000121 d2c8      	RCALL SUBOPT_0x1
                +
000122 e9eb     +LDI R30 , LOW ( 2 * _0x0 + ( 15 ) )
000123 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 15 ) )
                 	__POINTW1FN _0x0,15
000124 93fa      	ST   -Y,R31
000125 93ea      	ST   -Y,R30
000126 2fe5      	MOV  R30,R21
000127 d2c6      	RCALL SUBOPT_0x2
000128 2fe5      	MOV  R30,R21
000129 d2c9      	RCALL SUBOPT_0x3
                 ; 0000 011F       lcd_gotoxy(0,0);
00012a d2bb      	RCALL SUBOPT_0x0
                 ; 0000 0120       lcd_puts(data);
00012b 01de      	MOVW R26,R28
00012c d06b      	RCALL _lcd_puts
                 ; 0000 0121 
                 ; 0000 0122       //8bit case
                 ; 0000 0123       ADMUX=0x21; //0010 0001 ¿ÜºÎ AREF, ÁÂÁ¤·É·Ä Ã¤³Î 1¹ø
00012d e2e1      	LDI  R30,LOW(33)
00012e b9e7      	OUT  0x7,R30
                 ; 0000 0124       ADCSRA=0xA7;//1010 0111 ADC enable, adc
00012f eae7      	LDI  R30,LOW(167)
000130 b9e6      	OUT  0x6,R30
                 ; 0000 0125       //ADCSRA  != 0x08;
                 ; 0000 0126       ADCSRA != 0x40;
000131 b1e6      	IN   R30,0x6
000132 e4a0      	LDI  R26,LOW(64)
000133 d3e5      	RCALL __NEB12
                 ; 0000 0127       adc_8t=ADCH;
000134 b145      	IN   R20,5
                 ; 0000 0128       sprintf(data, "8bit Data = %d, %4.2f[v]", adc_8t, adc_8t*0.005);
000135 d2b4      	RCALL SUBOPT_0x1
                +
000136 ebe5     +LDI R30 , LOW ( 2 * _0x0 + ( 41 ) )
000137 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 41 ) )
                 	__POINTW1FN _0x0,41
000138 93fa      	ST   -Y,R31
000139 93ea      	ST   -Y,R30
00013a 2fe4      	MOV  R30,R20
00013b d2b2      	RCALL SUBOPT_0x2
00013c 2fe4      	MOV  R30,R20
00013d d2b5      	RCALL SUBOPT_0x3
                 ; 0000 0129       lcd_gotoxy(0,1);
00013e e0e0      	LDI  R30,LOW(0)
00013f 93ea      	ST   -Y,R30
000140 e0a1      	LDI  R26,LOW(1)
000141 d02a      	RCALL _lcd_gotoxy
                 ; 0000 012A       lcd_puts(data);
000142 01de      	MOVW R26,R28
000143 d054      	RCALL _lcd_puts
                 ; 0000 012B 
                 ; 0000 012C       PORTB=0x55;
000144 e5e5      	LDI  R30,LOW(85)
000145 bbe8      	OUT  0x18,R30
                 ; 0000 012D       delay_ms(100);
000146 e6a4      	LDI  R26,LOW(100)
000147 e0b0      	LDI  R27,0
000148 d30a      	RCALL _delay_ms
                 ; 0000 012E 
                 ; 0000 012F 
                 ; 0000 0130 
                 ; 0000 0131 
                 ; 0000 0132       }
000149 cfd2      	RJMP _0x6
                 ; 0000 0133 }
                 _0x9:
00014a cfff      	RJMP _0x9
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
00014b 93aa      	ST   -Y,R26
00014c b3e5      	IN   R30,0x15
00014d 70ef      	ANDI R30,LOW(0xF)
00014e 2fae      	MOV  R26,R30
00014f 81e8      	LD   R30,Y
000150 7fe0      	ANDI R30,LOW(0xF0)
000151 2bea      	OR   R30,R26
000152 bbe5      	OUT  0x15,R30
                +
000153 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000154 958a     +DEC R24
000155 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
000156 9aaa      	SBI  0x15,2
                +
000157 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000158 958a     +DEC R24
000159 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
00015a 98aa      	CBI  0x15,2
                +
00015b e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
00015c 958a     +DEC R24
00015d f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
00015e c083      	RJMP _0x2080002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
00015f 93aa      	ST   -Y,R26
000160 81a8      	LD   R26,Y
000161 dfe9      	RCALL __lcd_write_nibble_G100
000162 81e8          ld    r30,y
000163 95e2          swap  r30
000164 83e8          st    y,r30
000165 81a8      	LD   R26,Y
000166 dfe4      	RCALL __lcd_write_nibble_G100
                +
000167 ec88     +LDI R24 , LOW ( 200 )
000168 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000169 9701     +SBIW R24 , 1
00016a f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00016b c076      	RJMP _0x2080002
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
00016c 93aa      	ST   -Y,R26
00016d 81e8      	LD   R30,Y
00016e e0f0      	LDI  R31,0
00016f 50e0      	SUBI R30,LOW(-__base_y_G100)
000170 4ffb      	SBCI R31,HIGH(-__base_y_G100)
000171 81e0      	LD   R30,Z
000172 81a9      	LDD  R26,Y+1
000173 0fae      	ADD  R26,R30
000174 dfea      	RCALL __lcd_write_data
000175 8059      	LDD  R5,Y+1
000176 8048      	LDD  R4,Y+0
000177 9622      	ADIW R28,2
000178 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000179 e0a2      	LDI  R26,LOW(2)
00017a d285      	RCALL SUBOPT_0x4
00017b e0ac      	LDI  R26,LOW(12)
00017c dfe2      	RCALL __lcd_write_data
00017d e0a1      	LDI  R26,LOW(1)
00017e d281      	RCALL SUBOPT_0x4
00017f e0e0      	LDI  R30,LOW(0)
000180 2e4e      	MOV  R4,R30
000181 2e5e      	MOV  R5,R30
000182 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000183 93aa      	ST   -Y,R26
000184 81a8      	LD   R26,Y
000185 30aa      	CPI  R26,LOW(0xA)
000186 f011      	BREQ _0x2000005
000187 1457      	CP   R5,R7
000188 f048      	BRLO _0x2000004
                 _0x2000005:
000189 e0e0      	LDI  R30,LOW(0)
00018a 93ea      	ST   -Y,R30
00018b 9443      	INC  R4
00018c 2da4      	MOV  R26,R4
00018d dfde      	RCALL _lcd_gotoxy
00018e 81a8      	LD   R26,Y
00018f 30aa      	CPI  R26,LOW(0xA)
000190 f409      	BRNE _0x2000007
000191 c050      	RJMP _0x2080002
                 _0x2000007:
                 _0x2000004:
000192 9453      	INC  R5
000193 9aa8      	SBI  0x15,0
000194 81a8      	LD   R26,Y
000195 dfc9      	RCALL __lcd_write_data
000196 98a8      	CBI  0x15,0
000197 c04a      	RJMP _0x2080002
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
000198 93ba      	ST   -Y,R27
000199 93aa      	ST   -Y,R26
00019a 931a      	ST   -Y,R17
                 _0x2000008:
00019b 81a9      	LDD  R26,Y+1
00019c 81ba      	LDD  R27,Y+1+1
00019d 91ed      	LD   R30,X+
00019e 83a9      	STD  Y+1,R26
00019f 83ba      	STD  Y+1+1,R27
0001a0 2f1e      	MOV  R17,R30
0001a1 30e0      	CPI  R30,0
0001a2 f019      	BREQ _0x200000A
0001a3 2fa1      	MOV  R26,R17
0001a4 dfde      	RCALL _lcd_putchar
0001a5 cff5      	RJMP _0x2000008
                 _0x200000A:
0001a6 c010      	RJMP _0x2080003
                 ; .FEND
                 _lcd_putsf:
                 ; .FSTART _lcd_putsf
0001a7 93ba      	ST   -Y,R27
0001a8 93aa      	ST   -Y,R26
0001a9 931a      	ST   -Y,R17
                 _0x200000B:
0001aa 81e9      	LDD  R30,Y+1
0001ab 81fa      	LDD  R31,Y+1+1
0001ac 9631      	ADIW R30,1
0001ad 83e9      	STD  Y+1,R30
0001ae 83fa      	STD  Y+1+1,R31
0001af 9731      	SBIW R30,1
0001b0 91e4      	LPM  R30,Z
0001b1 2f1e      	MOV  R17,R30
0001b2 30e0      	CPI  R30,0
0001b3 f019      	BREQ _0x200000D
0001b4 2fa1      	MOV  R26,R17
0001b5 dfcd      	RCALL _lcd_putchar
0001b6 cff3      	RJMP _0x200000B
                 _0x200000D:
                 _0x2080003:
0001b7 8118      	LDD  R17,Y+0
0001b8 9623      	ADIW R28,3
0001b9 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0001ba 93aa      	ST   -Y,R26
0001bb b3e4      	IN   R30,0x14
0001bc 6fe0      	ORI  R30,LOW(0xF0)
0001bd bbe4      	OUT  0x14,R30
0001be 9aa2      	SBI  0x14,2
0001bf 9aa0      	SBI  0x14,0
0001c0 9aa1      	SBI  0x14,1
0001c1 98aa      	CBI  0x15,2
0001c2 98a8      	CBI  0x15,0
0001c3 98a9      	CBI  0x15,1
0001c4 8078      	LDD  R7,Y+0
0001c5 81e8      	LD   R30,Y
0001c6 58e0      	SUBI R30,-LOW(128)
                +
0001c7 93e0 0502+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0001c9 81e8      	LD   R30,Y
0001ca 54e0      	SUBI R30,-LOW(192)
                +
0001cb 93e0 0503+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
0001cd e1a4      	LDI  R26,LOW(20)
0001ce e0b0      	LDI  R27,0
0001cf d283      	RCALL _delay_ms
0001d0 d233      	RCALL SUBOPT_0x5
0001d1 d232      	RCALL SUBOPT_0x5
0001d2 d231      	RCALL SUBOPT_0x5
0001d3 e2a0      	LDI  R26,LOW(32)
0001d4 df76      	RCALL __lcd_write_nibble_G100
                +
0001d5 e980     +LDI R24 , LOW ( 400 )
0001d6 e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
0001d7 9701     +SBIW R24 , 1
0001d8 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
0001d9 e2a8      	LDI  R26,LOW(40)
0001da df84      	RCALL __lcd_write_data
0001db e0a4      	LDI  R26,LOW(4)
0001dc df82      	RCALL __lcd_write_data
0001dd e8a5      	LDI  R26,LOW(133)
0001de df80      	RCALL __lcd_write_data
0001df e0a6      	LDI  R26,LOW(6)
0001e0 df7e      	RCALL __lcd_write_data
0001e1 df97      	RCALL _lcd_clear
                 _0x2080002:
0001e2 9621      	ADIW R28,1
0001e3 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G101:
                 ; .FSTART _put_buff_G101
0001e4 93ba      	ST   -Y,R27
0001e5 93aa      	ST   -Y,R26
0001e6 931a      	ST   -Y,R17
0001e7 930a      	ST   -Y,R16
0001e8 81aa      	LDD  R26,Y+2
0001e9 81bb      	LDD  R27,Y+2+1
0001ea 9612      	ADIW R26,2
0001eb d35b      	RCALL __GETW1P
0001ec 9730      	SBIW R30,0
0001ed f109      	BREQ _0x2020010
0001ee 81aa      	LDD  R26,Y+2
0001ef 81bb      	LDD  R27,Y+2+1
0001f0 9614      	ADIW R26,4
0001f1 d355      	RCALL __GETW1P
0001f2 018f      	MOVW R16,R30
0001f3 9730      	SBIW R30,0
0001f4 f061      	BREQ _0x2020012
                +
0001f5 3002     +CPI R16 , LOW ( 2 )
0001f6 e0e0     +LDI R30 , HIGH ( 2 )
0001f7 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
0001f8 f078      	BRLO _0x2020013
0001f9 01f8      	MOVW R30,R16
0001fa 9731      	SBIW R30,1
0001fb 018f      	MOVW R16,R30
                +
0001fc 81aa     +LDD R26 , Y + 2
0001fd 81bb     +LDD R27 , Y + 2 + 1
0001fe 9614     +ADIW R26 , 4
0001ff 93ed     +ST X + , R30
000200 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2020012:
000201 81aa      	LDD  R26,Y+2
000202 81bb      	LDD  R27,Y+2+1
000203 9612      	ADIW R26,2
000204 d206      	RCALL SUBOPT_0x6
000205 9731      	SBIW R30,1
000206 81ac      	LDD  R26,Y+4
000207 83a0      	STD  Z+0,R26
                 _0x2020013:
000208 81aa      	LDD  R26,Y+2
000209 81bb      	LDD  R27,Y+2+1
00020a d33c      	RCALL __GETW1P
00020b 23ff      	TST  R31
00020c f00a      	BRMI _0x2020014
00020d d1fd      	RCALL SUBOPT_0x6
                 _0x2020014:
00020e c006      	RJMP _0x2020015
                 _0x2020010:
00020f 81aa      	LDD  R26,Y+2
000210 81bb      	LDD  R27,Y+2+1
000211 efef      	LDI  R30,LOW(65535)
000212 efff      	LDI  R31,HIGH(65535)
000213 93ed      	ST   X+,R30
000214 93fc      	ST   X,R31
                 _0x2020015:
000215 8119      	LDD  R17,Y+1
000216 8108      	LDD  R16,Y+0
000217 9625      	ADIW R28,5
000218 9508      	RET
                 ; .FEND
                 __print_G101:
                 ; .FSTART __print_G101
000219 93ba      	ST   -Y,R27
00021a 93aa      	ST   -Y,R26
00021b 972c      	SBIW R28,12
00021c d33d      	RCALL __SAVELOCR6
00021d e010      	LDI  R17,0
00021e 89aa      	LDD  R26,Y+18
00021f 89bb      	LDD  R27,Y+18+1
000220 e0e0      	LDI  R30,LOW(0)
000221 e0f0      	LDI  R31,HIGH(0)
000222 93ed      	ST   X+,R30
000223 93fc      	ST   X,R31
                 _0x2020016:
000224 8de8      	LDD  R30,Y+24
000225 8df9      	LDD  R31,Y+24+1
000226 9631      	ADIW R30,1
000227 8fe8      	STD  Y+24,R30
000228 8ff9      	STD  Y+24+1,R31
000229 9731      	SBIW R30,1
00022a 91e4      	LPM  R30,Z
00022b 2f2e      	MOV  R18,R30
00022c 30e0      	CPI  R30,0
00022d f409      	BRNE PC+2
00022e c16b      	RJMP _0x2020018
00022f 2fe1      	MOV  R30,R17
000230 30e0      	CPI  R30,0
000231 f431      	BRNE _0x202001C
000232 3225      	CPI  R18,37
000233 f411      	BRNE _0x202001D
000234 e011      	LDI  R17,LOW(1)
000235 c001      	RJMP _0x202001E
                 _0x202001D:
000236 d1da      	RCALL SUBOPT_0x7
                 _0x202001E:
000237 c161      	RJMP _0x202001B
                 _0x202001C:
000238 30e1      	CPI  R30,LOW(0x1)
000239 f4b9      	BRNE _0x202001F
00023a 3225      	CPI  R18,37
00023b f411      	BRNE _0x2020020
00023c d1d4      	RCALL SUBOPT_0x7
00023d c15a      	RJMP _0x20200E7
                 _0x2020020:
00023e e012      	LDI  R17,LOW(2)
00023f e0e0      	LDI  R30,LOW(0)
000240 8be9      	STD  Y+17,R30
000241 e000      	LDI  R16,LOW(0)
000242 322d      	CPI  R18,45
000243 f411      	BRNE _0x2020021
000244 e001      	LDI  R16,LOW(1)
000245 c153      	RJMP _0x202001B
                 _0x2020021:
000246 322b      	CPI  R18,43
000247 f419      	BRNE _0x2020022
000248 e2eb      	LDI  R30,LOW(43)
000249 8be9      	STD  Y+17,R30
00024a c14e      	RJMP _0x202001B
                 _0x2020022:
00024b 3220      	CPI  R18,32
00024c f419      	BRNE _0x2020023
00024d e2e0      	LDI  R30,LOW(32)
00024e 8be9      	STD  Y+17,R30
00024f c149      	RJMP _0x202001B
                 _0x2020023:
000250 c002      	RJMP _0x2020024
                 _0x202001F:
000251 30e2      	CPI  R30,LOW(0x2)
000252 f439      	BRNE _0x2020025
                 _0x2020024:
000253 e050      	LDI  R21,LOW(0)
000254 e013      	LDI  R17,LOW(3)
000255 3320      	CPI  R18,48
000256 f411      	BRNE _0x2020026
000257 6800      	ORI  R16,LOW(128)
000258 c140      	RJMP _0x202001B
                 _0x2020026:
000259 c002      	RJMP _0x2020027
                 _0x2020025:
00025a 30e3      	CPI  R30,LOW(0x3)
00025b f491      	BRNE _0x2020028
                 _0x2020027:
00025c 3320      	CPI  R18,48
00025d f010      	BRLO _0x202002A
00025e 332a      	CPI  R18,58
00025f f008      	BRLO _0x202002B
                 _0x202002A:
000260 c007      	RJMP _0x2020029
                 _0x202002B:
000261 e0aa      	LDI  R26,LOW(10)
000262 9f5a      	MUL  R21,R26
000263 2d50      	MOV  R21,R0
000264 2fe2      	MOV  R30,R18
000265 53e0      	SUBI R30,LOW(48)
000266 0f5e      	ADD  R21,R30
000267 c131      	RJMP _0x202001B
                 _0x2020029:
000268 e040      	LDI  R20,LOW(0)
000269 322e      	CPI  R18,46
00026a f411      	BRNE _0x202002C
00026b e014      	LDI  R17,LOW(4)
00026c c12c      	RJMP _0x202001B
                 _0x202002C:
00026d c00e      	RJMP _0x202002D
                 _0x2020028:
00026e 30e4      	CPI  R30,LOW(0x4)
00026f f491      	BRNE _0x202002F
000270 3320      	CPI  R18,48
000271 f010      	BRLO _0x2020031
000272 332a      	CPI  R18,58
000273 f008      	BRLO _0x2020032
                 _0x2020031:
000274 c007      	RJMP _0x2020030
                 _0x2020032:
000275 e0aa      	LDI  R26,LOW(10)
000276 9f4a      	MUL  R20,R26
000277 2d40      	MOV  R20,R0
000278 2fe2      	MOV  R30,R18
000279 53e0      	SUBI R30,LOW(48)
00027a 0f4e      	ADD  R20,R30
00027b c11d      	RJMP _0x202001B
                 _0x2020030:
                 _0x202002D:
00027c 362c      	CPI  R18,108
00027d f419      	BRNE _0x2020033
00027e 6002      	ORI  R16,LOW(2)
00027f e015      	LDI  R17,LOW(5)
000280 c118      	RJMP _0x202001B
                 _0x2020033:
000281 c003      	RJMP _0x2020034
                 _0x202002F:
000282 30e5      	CPI  R30,LOW(0x5)
000283 f009      	BREQ PC+2
000284 c114      	RJMP _0x202001B
                 _0x2020034:
000285 2fe2      	MOV  R30,R18
000286 36e3      	CPI  R30,LOW(0x63)
000287 f439      	BRNE _0x2020039
000288 d18f      	RCALL SUBOPT_0x8
000289 89ee      	LDD  R30,Y+22
00028a 89ff      	LDD  R31,Y+22+1
00028b 81a4      	LDD  R26,Z+4
00028c 93aa      	ST   -Y,R26
00028d d190      	RCALL SUBOPT_0x9
00028e c109      	RJMP _0x202003A
                 _0x2020039:
00028f 37e3      	CPI  R30,LOW(0x73)
000290 f429      	BRNE _0x202003C
000291 d186      	RCALL SUBOPT_0x8
000292 d191      	RCALL SUBOPT_0xA
000293 d139      	RCALL _strlen
000294 2f1e      	MOV  R17,R30
000295 c007      	RJMP _0x202003D
                 _0x202003C:
000296 37e0      	CPI  R30,LOW(0x70)
000297 f489      	BRNE _0x202003F
000298 d17f      	RCALL SUBOPT_0x8
000299 d18a      	RCALL SUBOPT_0xA
00029a d13e      	RCALL _strlenf
00029b 2f1e      	MOV  R17,R30
00029c 6008      	ORI  R16,LOW(8)
                 _0x202003D:
00029d 770f      	ANDI R16,LOW(127)
00029e 3040      	CPI  R20,0
00029f f011      	BREQ _0x2020041
0002a0 1741      	CP   R20,R17
0002a1 f008      	BRLO _0x2020042
                 _0x2020041:
0002a2 c001      	RJMP _0x2020040
                 _0x2020042:
0002a3 2f14      	MOV  R17,R20
                 _0x2020040:
0002a4 e040      	LDI  R20,LOW(0)
0002a5 e0e0      	LDI  R30,LOW(0)
0002a6 8be8      	STD  Y+16,R30
0002a7 e030      	LDI  R19,LOW(0)
0002a8 c062      	RJMP _0x2020043
                 _0x202003F:
0002a9 36e4      	CPI  R30,LOW(0x64)
0002aa f011      	BREQ _0x2020046
0002ab 36e9      	CPI  R30,LOW(0x69)
0002ac f411      	BRNE _0x2020047
                 _0x2020046:
0002ad 6004      	ORI  R16,LOW(4)
0002ae c002      	RJMP _0x2020048
                 _0x2020047:
0002af 37e5      	CPI  R30,LOW(0x75)
0002b0 f491      	BRNE _0x2020049
                 _0x2020048:
0002b1 e0ea      	LDI  R30,LOW(10)
0002b2 8be8      	STD  Y+16,R30
0002b3 ff01      	SBRS R16,1
0002b4 c007      	RJMP _0x202004A
                +
0002b5 e0e0     +LDI R30 , LOW ( 0x3B9ACA00 )
0002b6 ecfa     +LDI R31 , HIGH ( 0x3B9ACA00 )
0002b7 e96a     +LDI R22 , BYTE3 ( 0x3B9ACA00 )
0002b8 e37b     +LDI R23 , BYTE4 ( 0x3B9ACA00 )
                 	__GETD1N 0x3B9ACA00
0002b9 d173      	RCALL SUBOPT_0xB
0002ba e01a      	LDI  R17,LOW(10)
0002bb c01f      	RJMP _0x202004B
                 _0x202004A:
                +
0002bc e1e0     +LDI R30 , LOW ( 0x2710 )
0002bd e2f7     +LDI R31 , HIGH ( 0x2710 )
0002be e060     +LDI R22 , BYTE3 ( 0x2710 )
0002bf e070     +LDI R23 , BYTE4 ( 0x2710 )
                 	__GETD1N 0x2710
0002c0 d16c      	RCALL SUBOPT_0xB
0002c1 e015      	LDI  R17,LOW(5)
0002c2 c018      	RJMP _0x202004B
                 _0x2020049:
0002c3 35e8      	CPI  R30,LOW(0x58)
0002c4 f411      	BRNE _0x202004D
0002c5 6008      	ORI  R16,LOW(8)
0002c6 c003      	RJMP _0x202004E
                 _0x202004D:
0002c7 37e8      	CPI  R30,LOW(0x78)
0002c8 f009      	BREQ PC+2
0002c9 c0ce      	RJMP _0x202008C
                 _0x202004E:
0002ca e1e0      	LDI  R30,LOW(16)
0002cb 8be8      	STD  Y+16,R30
0002cc ff01      	SBRS R16,1
0002cd c007      	RJMP _0x2020050
                +
0002ce e0e0     +LDI R30 , LOW ( 0x10000000 )
0002cf e0f0     +LDI R31 , HIGH ( 0x10000000 )
0002d0 e060     +LDI R22 , BYTE3 ( 0x10000000 )
0002d1 e170     +LDI R23 , BYTE4 ( 0x10000000 )
                 	__GETD1N 0x10000000
0002d2 d15a      	RCALL SUBOPT_0xB
0002d3 e018      	LDI  R17,LOW(8)
0002d4 c006      	RJMP _0x202004B
                 _0x2020050:
                +
0002d5 e0e0     +LDI R30 , LOW ( 0x1000 )
0002d6 e1f0     +LDI R31 , HIGH ( 0x1000 )
0002d7 e060     +LDI R22 , BYTE3 ( 0x1000 )
0002d8 e070     +LDI R23 , BYTE4 ( 0x1000 )
                 	__GETD1N 0x1000
0002d9 d153      	RCALL SUBOPT_0xB
0002da e014      	LDI  R17,LOW(4)
                 _0x202004B:
0002db 3040      	CPI  R20,0
0002dc f011      	BREQ _0x2020051
0002dd 770f      	ANDI R16,LOW(127)
0002de c001      	RJMP _0x2020052
                 _0x2020051:
0002df e041      	LDI  R20,LOW(1)
                 _0x2020052:
0002e0 ff01      	SBRS R16,1
0002e1 c006      	RJMP _0x2020053
0002e2 d135      	RCALL SUBOPT_0x8
0002e3 89ae      	LDD  R26,Y+22
0002e4 89bf      	LDD  R27,Y+22+1
0002e5 9614      	ADIW R26,4
0002e6 d264      	RCALL __GETD1P
0002e7 c00a      	RJMP _0x20200E8
                 _0x2020053:
0002e8 ff02      	SBRS R16,2
0002e9 c004      	RJMP _0x2020055
0002ea d12d      	RCALL SUBOPT_0x8
0002eb d146      	RCALL SUBOPT_0xC
0002ec d227      	RCALL __CWD1
0002ed c004      	RJMP _0x20200E8
                 _0x2020055:
0002ee d129      	RCALL SUBOPT_0x8
0002ef d142      	RCALL SUBOPT_0xC
0002f0 2766      	CLR  R22
0002f1 2777      	CLR  R23
                 _0x20200E8:
                +
0002f2 87ec     +STD Y + 12 , R30
0002f3 87fd     +STD Y + 12 + 1 , R31
0002f4 876e     +STD Y + 12 + 2 , R22
0002f5 877f     +STD Y + 12 + 3 , R23
                 	__PUTD1S 12
0002f6 ff02      	SBRS R16,2
0002f7 c012      	RJMP _0x2020057
0002f8 85af      	LDD  R26,Y+15
0002f9 23aa      	TST  R26
0002fa f442      	BRPL _0x2020058
                +
0002fb 85ec     +LDD R30 , Y + 12
0002fc 85fd     +LDD R31 , Y + 12 + 1
0002fd 856e     +LDD R22 , Y + 12 + 2
0002fe 857f     +LDD R23 , Y + 12 + 3
                 	__GETD1S 12
0002ff d20c      	RCALL __ANEGD1
000300 d136      	RCALL SUBOPT_0xD
000301 e2ed      	LDI  R30,LOW(45)
000302 8be9      	STD  Y+17,R30
                 _0x2020058:
000303 89e9      	LDD  R30,Y+17
000304 30e0      	CPI  R30,0
000305 f019      	BREQ _0x2020059
000306 5f1f      	SUBI R17,-LOW(1)
000307 5f4f      	SUBI R20,-LOW(1)
000308 c001      	RJMP _0x202005A
                 _0x2020059:
000309 7f0b      	ANDI R16,LOW(251)
                 _0x202005A:
                 _0x2020057:
00030a 2f34      	MOV  R19,R20
                 _0x2020043:
00030b fd00      	SBRC R16,0
00030c c013      	RJMP _0x202005B
                 _0x202005C:
00030d 1715      	CP   R17,R21
00030e f410      	BRSH _0x202005F
00030f 1735      	CP   R19,R21
000310 f008      	BRLO _0x2020060
                 _0x202005F:
000311 c00e      	RJMP _0x202005E
                 _0x2020060:
000312 ff07      	SBRS R16,7
000313 c008      	RJMP _0x2020061
000314 ff02      	SBRS R16,2
000315 c004      	RJMP _0x2020062
000316 7f0b      	ANDI R16,LOW(251)
000317 8929      	LDD  R18,Y+17
000318 5011      	SUBI R17,LOW(1)
000319 c001      	RJMP _0x2020063
                 _0x2020062:
00031a e320      	LDI  R18,LOW(48)
                 _0x2020063:
00031b c001      	RJMP _0x2020064
                 _0x2020061:
00031c e220      	LDI  R18,LOW(32)
                 _0x2020064:
00031d d0f3      	RCALL SUBOPT_0x7
00031e 5051      	SUBI R21,LOW(1)
00031f cfed      	RJMP _0x202005C
                 _0x202005E:
                 _0x202005B:
                 _0x2020065:
000320 1714      	CP   R17,R20
000321 f488      	BRSH _0x2020067
000322 6100      	ORI  R16,LOW(16)
000323 ff02      	SBRS R16,2
000324 c006      	RJMP _0x2020068
000325 d116      	RCALL SUBOPT_0xE
000326 3050      	CPI  R21,0
000327 f009      	BREQ _0x2020069
000328 5051      	SUBI R21,LOW(1)
                 _0x2020069:
000329 5011      	SUBI R17,LOW(1)
00032a 5041      	SUBI R20,LOW(1)
                 _0x2020068:
00032b e3e0      	LDI  R30,LOW(48)
00032c 93ea      	ST   -Y,R30
00032d d0f0      	RCALL SUBOPT_0x9
00032e 3050      	CPI  R21,0
00032f f009      	BREQ _0x202006A
000330 5051      	SUBI R21,LOW(1)
                 _0x202006A:
000331 5041      	SUBI R20,LOW(1)
000332 cfed      	RJMP _0x2020065
                 _0x2020067:
000333 2f31      	MOV  R19,R17
000334 89e8      	LDD  R30,Y+16
000335 30e0      	CPI  R30,0
000336 f4b1      	BRNE _0x202006B
                 _0x202006C:
000337 3030      	CPI  R19,0
000338 f099      	BREQ _0x202006E
000339 ff03      	SBRS R16,3
00033a c006      	RJMP _0x202006F
00033b 81ee      	LDD  R30,Y+6
00033c 81ff      	LDD  R31,Y+6+1
00033d 9125      	LPM  R18,Z+
00033e 83ee      	STD  Y+6,R30
00033f 83ff      	STD  Y+6+1,R31
000340 c005      	RJMP _0x2020070
                 _0x202006F:
000341 81ae      	LDD  R26,Y+6
000342 81bf      	LDD  R27,Y+6+1
000343 912d      	LD   R18,X+
000344 83ae      	STD  Y+6,R26
000345 83bf      	STD  Y+6+1,R27
                 _0x2020070:
000346 d0ca      	RCALL SUBOPT_0x7
000347 3050      	CPI  R21,0
000348 f009      	BREQ _0x2020071
000349 5051      	SUBI R21,LOW(1)
                 _0x2020071:
00034a 5031      	SUBI R19,LOW(1)
00034b cfeb      	RJMP _0x202006C
                 _0x202006E:
00034c c042      	RJMP _0x2020072
                 _0x202006B:
                 _0x2020074:
00034d d0f2      	RCALL SUBOPT_0xF
00034e d1cf      	RCALL __DIVD21U
00034f 2f2e      	MOV  R18,R30
000350 302a      	CPI  R18,10
000351 f030      	BRLO _0x2020076
000352 ff03      	SBRS R16,3
000353 c002      	RJMP _0x2020077
000354 5c29      	SUBI R18,-LOW(55)
000355 c001      	RJMP _0x2020078
                 _0x2020077:
000356 5a29      	SUBI R18,-LOW(87)
                 _0x2020078:
000357 c001      	RJMP _0x2020079
                 _0x2020076:
000358 5d20      	SUBI R18,-LOW(48)
                 _0x2020079:
000359 fd04      	SBRC R16,4
00035a c01e      	RJMP _0x202007B
00035b 3321      	CPI  R18,49
00035c f448      	BRSH _0x202007D
00035d d0eb      	RCALL SUBOPT_0x10
                +
00035e 30a1     +CPI R26 , LOW ( 0x1 )
00035f e0e0     +LDI R30 , HIGH ( 0x1 )
000360 07be     +CPC R27 , R30
000361 e0e0     +LDI R30 , BYTE3 ( 0x1 )
000362 078e     +CPC R24 , R30
000363 e0e0     +LDI R30 , BYTE4 ( 0x1 )
000364 079e     +CPC R25 , R30
                 	__CPD2N 0x1
000365 f409      	BRNE _0x202007C
                 _0x202007D:
000366 c00b      	RJMP _0x202007F
                 _0x202007C:
000367 1743      	CP   R20,R19
000368 f440      	BRSH _0x20200E9
000369 1753      	CP   R21,R19
00036a f010      	BRLO _0x2020082
00036b ff00      	SBRS R16,0
00036c c001      	RJMP _0x2020083
                 _0x2020082:
00036d c00f      	RJMP _0x2020081
                 _0x2020083:
00036e e220      	LDI  R18,LOW(32)
00036f ff07      	SBRS R16,7
000370 c008      	RJMP _0x2020084
                 _0x20200E9:
000371 e320      	LDI  R18,LOW(48)
                 _0x202007F:
000372 6100      	ORI  R16,LOW(16)
000373 ff02      	SBRS R16,2
000374 c004      	RJMP _0x2020085
000375 d0c6      	RCALL SUBOPT_0xE
000376 3050      	CPI  R21,0
000377 f009      	BREQ _0x2020086
000378 5051      	SUBI R21,LOW(1)
                 _0x2020086:
                 _0x2020085:
                 _0x2020084:
                 _0x202007B:
000379 d097      	RCALL SUBOPT_0x7
00037a 3050      	CPI  R21,0
00037b f009      	BREQ _0x2020087
00037c 5051      	SUBI R21,LOW(1)
                 _0x2020087:
                 _0x2020081:
00037d 5031      	SUBI R19,LOW(1)
00037e d0c1      	RCALL SUBOPT_0xF
00037f d1c3      	RCALL __MODD21U
000380 d0b6      	RCALL SUBOPT_0xD
000381 89e8      	LDD  R30,Y+16
000382 d0c6      	RCALL SUBOPT_0x10
000383 27ff      	CLR  R31
000384 2766      	CLR  R22
000385 2777      	CLR  R23
000386 d197      	RCALL __DIVD21U
000387 d0a5      	RCALL SUBOPT_0xB
                +
000388 85e8     +LDD R30 , Y + 8
000389 85f9     +LDD R31 , Y + 8 + 1
00038a 856a     +LDD R22 , Y + 8 + 2
00038b 857b     +LDD R23 , Y + 8 + 3
                 	__GETD1S 8
00038c d1c9      	RCALL __CPD10
00038d f009      	BREQ _0x2020075
00038e cfbe      	RJMP _0x2020074
                 _0x2020075:
                 _0x2020072:
00038f ff00      	SBRS R16,0
000390 c007      	RJMP _0x2020088
                 _0x2020089:
000391 3050      	CPI  R21,0
000392 f029      	BREQ _0x202008B
000393 5051      	SUBI R21,LOW(1)
000394 e2e0      	LDI  R30,LOW(32)
000395 93ea      	ST   -Y,R30
000396 d087      	RCALL SUBOPT_0x9
000397 cff9      	RJMP _0x2020089
                 _0x202008B:
                 _0x2020088:
                 _0x202008C:
                 _0x202003A:
                 _0x20200E7:
000398 e010      	LDI  R17,LOW(0)
                 _0x202001B:
000399 ce8a      	RJMP _0x2020016
                 _0x2020018:
00039a 89aa      	LDD  R26,Y+18
00039b 89bb      	LDD  R27,Y+18+1
00039c d1aa      	RCALL __GETW1P
00039d d1c3      	RCALL __LOADLOCR6
00039e 966a      	ADIW R28,26
00039f 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
0003a0 92ff      	PUSH R15
0003a1 2ef8      	MOV  R15,R24
0003a2 9726      	SBIW R28,6
0003a3 d1b8      	RCALL __SAVELOCR4
0003a4 d0a9      	RCALL SUBOPT_0x11
0003a5 9730      	SBIW R30,0
0003a6 f419      	BRNE _0x202008D
0003a7 efef      	LDI  R30,LOW(65535)
0003a8 efff      	LDI  R31,HIGH(65535)
0003a9 c01f      	RJMP _0x2080001
                 _0x202008D:
0003aa 01de      	MOVW R26,R28
0003ab 9616      	ADIW R26,6
0003ac d15b      	RCALL __ADDW2R15
0003ad 018d      	MOVW R16,R26
0003ae d09f      	RCALL SUBOPT_0x11
0003af 83ee      	STD  Y+6,R30
0003b0 83ff      	STD  Y+6+1,R31
0003b1 e0e0      	LDI  R30,LOW(0)
0003b2 87e8      	STD  Y+8,R30
0003b3 87e9      	STD  Y+8+1,R30
0003b4 01de      	MOVW R26,R28
0003b5 961a      	ADIW R26,10
0003b6 d151      	RCALL __ADDW2R15
0003b7 d18f      	RCALL __GETW1P
0003b8 93fa      	ST   -Y,R31
0003b9 93ea      	ST   -Y,R30
0003ba 931a      	ST   -Y,R17
0003bb 930a      	ST   -Y,R16
0003bc eee4      	LDI  R30,LOW(_put_buff_G101)
0003bd e0f1      	LDI  R31,HIGH(_put_buff_G101)
0003be 93fa      	ST   -Y,R31
0003bf 93ea      	ST   -Y,R30
0003c0 01de      	MOVW R26,R28
0003c1 961a      	ADIW R26,10
0003c2 de56      	RCALL __print_G101
0003c3 019f      	MOVW R18,R30
0003c4 81ae      	LDD  R26,Y+6
0003c5 81bf      	LDD  R27,Y+6+1
0003c6 e0e0      	LDI  R30,LOW(0)
0003c7 93ec      	ST   X,R30
0003c8 01f9      	MOVW R30,R18
                 _0x2080001:
0003c9 d199      	RCALL __LOADLOCR4
0003ca 962a      	ADIW R28,10
0003cb 90ff      	POP  R15
0003cc 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
0003cd 93ba      	ST   -Y,R27
0003ce 93aa      	ST   -Y,R26
0003cf 91a9          ld   r26,y+
0003d0 91b9          ld   r27,y+
0003d1 27ee          clr  r30
0003d2 27ff          clr  r31
                 strlen0:
0003d3 916d          ld   r22,x+
0003d4 2366          tst  r22
0003d5 f011          breq strlen1
0003d6 9631          adiw r30,1
0003d7 cffb          rjmp strlen0
                 strlen1:
0003d8 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
0003d9 93ba      	ST   -Y,R27
0003da 93aa      	ST   -Y,R26
0003db 27aa          clr  r26
0003dc 27bb          clr  r27
0003dd 91e9          ld   r30,y+
0003de 91f9          ld   r31,y+
                 strlenf0:
0003df 9005      	lpm  r0,z+
0003e0 2000          tst  r0
0003e1 f011          breq strlenf1
0003e2 9611          adiw r26,1
0003e3 cffb          rjmp strlenf0
                 strlenf1:
0003e4 01fd          movw r30,r26
0003e5 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G100:
000500           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0003e6 e0e0      	LDI  R30,LOW(0)
0003e7 93ea      	ST   -Y,R30
0003e8 e0a0      	LDI  R26,LOW(0)
0003e9 cd82      	RJMP _lcd_gotoxy
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
0003ea 01fe      	MOVW R30,R28
0003eb 93fa      	ST   -Y,R31
0003ec 93ea      	ST   -Y,R30
0003ed 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
0003ee 27ff      	CLR  R31
0003ef 2766      	CLR  R22
0003f0 2777      	CLR  R23
0003f1 d15f      	RCALL __PUTPARD1
0003f2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x3:
0003f3 e0f0      	LDI  R31,0
0003f4 d11f      	RCALL __CWD1
0003f5 d096      	RCALL __CDF1
                +
0003f6 e0aa     +LDI R26 , LOW ( 0x3BA3D70A )
0003f7 edb7     +LDI R27 , HIGH ( 0x3BA3D70A )
0003f8 ea83     +LDI R24 , BYTE3 ( 0x3BA3D70A )
0003f9 e39b     +LDI R25 , BYTE4 ( 0x3BA3D70A )
                 	__GETD2N 0x3BA3D70A
0003fa d0bf      	RCALL __MULF12
0003fb d155      	RCALL __PUTPARD1
0003fc e088      	LDI  R24,8
0003fd dfa2      	RCALL _sprintf
0003fe 962c      	ADIW R28,12
0003ff 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
000400 dd5e      	RCALL __lcd_write_data
000401 e0a3      	LDI  R26,LOW(3)
000402 e0b0      	LDI  R27,0
000403 c04f      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x5:
000404 e3a0      	LDI  R26,LOW(48)
000405 dd45      	RCALL __lcd_write_nibble_G100
                +
000406 e980     +LDI R24 , LOW ( 400 )
000407 e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
000408 9701     +SBIW R24 , 1
000409 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
00040a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
00040b 91ed      	LD   R30,X+
00040c 91fd      	LD   R31,X+
00040d 9631      	ADIW R30,1
00040e 93fe      	ST   -X,R31
00040f 93ee      	ST   -X,R30
000410 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x7:
000411 932a      	ST   -Y,R18
000412 89ab      	LDD  R26,Y+19
000413 89bc      	LDD  R27,Y+19+1
000414 89ed      	LDD  R30,Y+21
000415 89fe      	LDD  R31,Y+21+1
000416 9509      	ICALL
000417 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x8:
000418 89ee      	LDD  R30,Y+22
000419 89ff      	LDD  R31,Y+22+1
00041a 9734      	SBIW R30,4
00041b 8bee      	STD  Y+22,R30
00041c 8bff      	STD  Y+22+1,R31
00041d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:14 WORDS
                 SUBOPT_0x9:
00041e 89ab      	LDD  R26,Y+19
00041f 89bc      	LDD  R27,Y+19+1
000420 89ed      	LDD  R30,Y+21
000421 89fe      	LDD  R31,Y+21+1
000422 9509      	ICALL
000423 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0xA:
000424 89ae      	LDD  R26,Y+22
000425 89bf      	LDD  R27,Y+22+1
000426 9614      	ADIW R26,4
000427 d11f      	RCALL __GETW1P
000428 83ee      	STD  Y+6,R30
000429 83ff      	STD  Y+6+1,R31
00042a 81ae      	LDD  R26,Y+6
00042b 81bf      	LDD  R27,Y+6+1
00042c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0xB:
                +
00042d 87e8     +STD Y + 8 , R30
00042e 87f9     +STD Y + 8 + 1 , R31
00042f 876a     +STD Y + 8 + 2 , R22
000430 877b     +STD Y + 8 + 3 , R23
                 	__PUTD1S 8
000431 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xC:
000432 89ae      	LDD  R26,Y+22
000433 89bf      	LDD  R27,Y+22+1
000434 9614      	ADIW R26,4
000435 d111      	RCALL __GETW1P
000436 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xD:
                +
000437 87ec     +STD Y + 12 , R30
000438 87fd     +STD Y + 12 + 1 , R31
000439 876e     +STD Y + 12 + 2 , R22
00043a 877f     +STD Y + 12 + 3 , R23
                 	__PUTD1S 12
00043b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xE:
00043c 7f0b      	ANDI R16,LOW(251)
00043d 89e9      	LDD  R30,Y+17
00043e 93ea      	ST   -Y,R30
00043f cfde      	RJMP SUBOPT_0x9
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0xF:
                +
000440 85e8     +LDD R30 , Y + 8
000441 85f9     +LDD R31 , Y + 8 + 1
000442 856a     +LDD R22 , Y + 8 + 2
000443 857b     +LDD R23 , Y + 8 + 3
                 	__GETD1S 8
                +
000444 85ac     +LDD R26 , Y + 12
000445 85bd     +LDD R27 , Y + 12 + 1
000446 858e     +LDD R24 , Y + 12 + 2
000447 859f     +LDD R25 , Y + 12 + 3
                 	__GETD2S 12
000448 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x10:
                +
000449 85a8     +LDD R26 , Y + 8
00044a 85b9     +LDD R27 , Y + 8 + 1
00044b 858a     +LDD R24 , Y + 8 + 2
00044c 859b     +LDD R25 , Y + 8 + 3
                 	__GETD2S 8
00044d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x11:
00044e 01de      	MOVW R26,R28
00044f 961c      	ADIW R26,12
000450 d0b7      	RCALL __ADDW2R15
000451 d0f5      	RCALL __GETW1P
000452 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000453 9610      	adiw r26,0
000454 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000455 ea80     +LDI R24 , LOW ( 0xFA0 )
000456 e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
000457 9701     +SBIW R24 , 1
000458 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
000459 95a8      	wdr
00045a 9711      	sbiw r26,1
00045b f7c9      	brne __delay_ms0
                 __delay_ms1:
00045c 9508      	ret
                 
                 __ROUND_REPACK:
00045d 2355      	TST  R21
00045e f442      	BRPL __REPACK
00045f 3850      	CPI  R21,0x80
000460 f411      	BRNE __ROUND_REPACK0
000461 ffe0      	SBRS R30,0
000462 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000463 9631      	ADIW R30,1
000464 1f69      	ADC  R22,R25
000465 1f79      	ADC  R23,R25
000466 f06b      	BRVS __REPACK1
                 
                 __REPACK:
000467 e850      	LDI  R21,0x80
000468 2757      	EOR  R21,R23
000469 f411      	BRNE __REPACK0
00046a 935f      	PUSH R21
00046b c03c      	RJMP __ZERORES
                 __REPACK0:
00046c 3f5f      	CPI  R21,0xFF
00046d f031      	BREQ __REPACK1
00046e 0f66      	LSL  R22
00046f 0c00      	LSL  R0
000470 9557      	ROR  R21
000471 9567      	ROR  R22
000472 2f75      	MOV  R23,R21
000473 9508      	RET
                 __REPACK1:
000474 935f      	PUSH R21
000475 2000      	TST  R0
000476 f00a      	BRMI __REPACK2
000477 c03c      	RJMP __MAXRES
                 __REPACK2:
000478 c035      	RJMP __MINRES
                 
                 __UNPACK:
000479 e850      	LDI  R21,0x80
00047a 2e19      	MOV  R1,R25
00047b 2215      	AND  R1,R21
00047c 0f88      	LSL  R24
00047d 1f99      	ROL  R25
00047e 2795      	EOR  R25,R21
00047f 0f55      	LSL  R21
000480 9587      	ROR  R24
                 
                 __UNPACK1:
000481 e850      	LDI  R21,0x80
000482 2e07      	MOV  R0,R23
000483 2205      	AND  R0,R21
000484 0f66      	LSL  R22
000485 1f77      	ROL  R23
000486 2775      	EOR  R23,R21
000487 0f55      	LSL  R21
000488 9567      	ROR  R22
000489 9508      	RET
                 
                 __CDF1U:
00048a 9468      	SET
00048b c001      	RJMP __CDF1U0
                 __CDF1:
00048c 94e8      	CLT
                 __CDF1U0:
00048d 9730      	SBIW R30,0
00048e 4060      	SBCI R22,0
00048f 4070      	SBCI R23,0
000490 f0b1      	BREQ __CDF10
000491 2400      	CLR  R0
000492 f026      	BRTS __CDF11
000493 2377      	TST  R23
000494 f412      	BRPL __CDF11
000495 9400      	COM  R0
000496 d075      	RCALL __ANEGD1
                 __CDF11:
000497 2e17      	MOV  R1,R23
000498 e17e      	LDI  R23,30
000499 2011      	TST  R1
                 __CDF12:
00049a f032      	BRMI __CDF13
00049b 957a      	DEC  R23
00049c 0fee      	LSL  R30
00049d 1fff      	ROL  R31
00049e 1f66      	ROL  R22
00049f 1c11      	ROL  R1
0004a0 cff9      	RJMP __CDF12
                 __CDF13:
0004a1 2fef      	MOV  R30,R31
0004a2 2ff6      	MOV  R31,R22
0004a3 2d61      	MOV  R22,R1
0004a4 935f      	PUSH R21
0004a5 dfc1      	RCALL __REPACK
0004a6 915f      	POP  R21
                 __CDF10:
0004a7 9508      	RET
                 
                 __ZERORES:
0004a8 27ee      	CLR  R30
0004a9 27ff      	CLR  R31
0004aa 2766      	CLR  R22
0004ab 2777      	CLR  R23
0004ac 915f      	POP  R21
0004ad 9508      	RET
                 
                 __MINRES:
0004ae efef      	SER  R30
0004af efff      	SER  R31
0004b0 e76f      	LDI  R22,0x7F
0004b1 ef7f      	SER  R23
0004b2 915f      	POP  R21
0004b3 9508      	RET
                 
                 __MAXRES:
0004b4 efef      	SER  R30
0004b5 efff      	SER  R31
0004b6 e76f      	LDI  R22,0x7F
0004b7 e77f      	LDI  R23,0x7F
0004b8 915f      	POP  R21
0004b9 9508      	RET
                 
                 __MULF12:
0004ba 935f      	PUSH R21
0004bb dfbd      	RCALL __UNPACK
0004bc 3870      	CPI  R23,0x80
0004bd f351      	BREQ __ZERORES
0004be 3890      	CPI  R25,0x80
0004bf f341      	BREQ __ZERORES
0004c0 2401      	EOR  R0,R1
0004c1 9408      	SEC
0004c2 1f79      	ADC  R23,R25
0004c3 f423      	BRVC __MULF124
0004c4 f31c      	BRLT __ZERORES
                 __MULF125:
0004c5 2000      	TST  R0
0004c6 f33a      	BRMI __MINRES
0004c7 cfec      	RJMP __MAXRES
                 __MULF124:
0004c8 920f      	PUSH R0
0004c9 931f      	PUSH R17
0004ca 932f      	PUSH R18
0004cb 933f      	PUSH R19
0004cc 934f      	PUSH R20
0004cd 2711      	CLR  R17
0004ce 2722      	CLR  R18
0004cf 2799      	CLR  R25
0004d0 9f68      	MUL  R22,R24
0004d1 01a0      	MOVW R20,R0
0004d2 9f8f      	MUL  R24,R31
0004d3 2d30      	MOV  R19,R0
0004d4 0d41      	ADD  R20,R1
0004d5 1f59      	ADC  R21,R25
0004d6 9f6b      	MUL  R22,R27
0004d7 0d30      	ADD  R19,R0
0004d8 1d41      	ADC  R20,R1
0004d9 1f59      	ADC  R21,R25
0004da 9f8e      	MUL  R24,R30
0004db d027      	RCALL __MULF126
0004dc 9fbf      	MUL  R27,R31
0004dd d025      	RCALL __MULF126
0004de 9f6a      	MUL  R22,R26
0004df d023      	RCALL __MULF126
0004e0 9fbe      	MUL  R27,R30
0004e1 d01d      	RCALL __MULF127
0004e2 9faf      	MUL  R26,R31
0004e3 d01b      	RCALL __MULF127
0004e4 9fae      	MUL  R26,R30
0004e5 0d11      	ADD  R17,R1
0004e6 1f29      	ADC  R18,R25
0004e7 1f39      	ADC  R19,R25
0004e8 1f49      	ADC  R20,R25
0004e9 1f59      	ADC  R21,R25
0004ea 2fe3      	MOV  R30,R19
0004eb 2ff4      	MOV  R31,R20
0004ec 2f65      	MOV  R22,R21
0004ed 2f52      	MOV  R21,R18
0004ee 914f      	POP  R20
0004ef 913f      	POP  R19
0004f0 912f      	POP  R18
0004f1 911f      	POP  R17
0004f2 900f      	POP  R0
0004f3 2366      	TST  R22
0004f4 f02a      	BRMI __MULF122
0004f5 0f55      	LSL  R21
0004f6 1fee      	ROL  R30
0004f7 1fff      	ROL  R31
0004f8 1f66      	ROL  R22
0004f9 c002      	RJMP __MULF123
                 __MULF122:
0004fa 9573      	INC  R23
0004fb f24b      	BRVS __MULF125
                 __MULF123:
0004fc df60      	RCALL __ROUND_REPACK
0004fd 915f      	POP  R21
0004fe 9508      	RET
                 
                 __MULF127:
0004ff 0d10      	ADD  R17,R0
000500 1d21      	ADC  R18,R1
000501 1f39      	ADC  R19,R25
000502 c002      	RJMP __MULF128
                 __MULF126:
000503 0d20      	ADD  R18,R0
000504 1d31      	ADC  R19,R1
                 __MULF128:
000505 1f49      	ADC  R20,R25
000506 1f59      	ADC  R21,R25
000507 9508      	RET
                 
                 __ADDW2R15:
000508 2400      	CLR  R0
000509 0daf      	ADD  R26,R15
00050a 1db0      	ADC  R27,R0
00050b 9508      	RET
                 
                 __ANEGD1:
00050c 95f0      	COM  R31
00050d 9560      	COM  R22
00050e 9570      	COM  R23
00050f 95e1      	NEG  R30
000510 4fff      	SBCI R31,-1
000511 4f6f      	SBCI R22,-1
000512 4f7f      	SBCI R23,-1
000513 9508      	RET
                 
                 __CWD1:
000514 2f6f      	MOV  R22,R31
000515 0f66      	ADD  R22,R22
000516 0b66      	SBC  R22,R22
000517 2f76      	MOV  R23,R22
000518 9508      	RET
                 
                 __NEB12:
000519 17ea      	CP   R30,R26
00051a e0e1      	LDI  R30,1
00051b f409      	BRNE __NEB12T
00051c 27ee      	CLR  R30
                 __NEB12T:
00051d 9508      	RET
                 
                 __DIVD21U:
00051e 933f      	PUSH R19
00051f 934f      	PUSH R20
000520 935f      	PUSH R21
000521 2400      	CLR  R0
000522 2411      	CLR  R1
000523 2744      	CLR  R20
000524 2755      	CLR  R21
000525 e230      	LDI  R19,32
                 __DIVD21U1:
000526 0faa      	LSL  R26
000527 1fbb      	ROL  R27
000528 1f88      	ROL  R24
000529 1f99      	ROL  R25
00052a 1c00      	ROL  R0
00052b 1c11      	ROL  R1
00052c 1f44      	ROL  R20
00052d 1f55      	ROL  R21
00052e 1a0e      	SUB  R0,R30
00052f 0a1f      	SBC  R1,R31
000530 0b46      	SBC  R20,R22
000531 0b57      	SBC  R21,R23
000532 f428      	BRCC __DIVD21U2
000533 0e0e      	ADD  R0,R30
000534 1e1f      	ADC  R1,R31
000535 1f46      	ADC  R20,R22
000536 1f57      	ADC  R21,R23
000537 c001      	RJMP __DIVD21U3
                 __DIVD21U2:
000538 60a1      	SBR  R26,1
                 __DIVD21U3:
000539 953a      	DEC  R19
00053a f759      	BRNE __DIVD21U1
00053b 01fd      	MOVW R30,R26
00053c 01bc      	MOVW R22,R24
00053d 01d0      	MOVW R26,R0
00053e 01ca      	MOVW R24,R20
00053f 915f      	POP  R21
000540 914f      	POP  R20
000541 913f      	POP  R19
000542 9508      	RET
                 
                 __MODD21U:
000543 dfda      	RCALL __DIVD21U
000544 01fd      	MOVW R30,R26
000545 01bc      	MOVW R22,R24
000546 9508      	RET
                 
                 __GETW1P:
000547 91ed      	LD   R30,X+
000548 91fc      	LD   R31,X
000549 9711      	SBIW R26,1
00054a 9508      	RET
                 
                 __GETD1P:
00054b 91ed      	LD   R30,X+
00054c 91fd      	LD   R31,X+
00054d 916d      	LD   R22,X+
00054e 917c      	LD   R23,X
00054f 9713      	SBIW R26,3
000550 9508      	RET
                 
                 __PUTPARD1:
000551 937a      	ST   -Y,R23
000552 936a      	ST   -Y,R22
000553 93fa      	ST   -Y,R31
000554 93ea      	ST   -Y,R30
000555 9508      	RET
                 
                 __CPD10:
000556 9730      	SBIW R30,0
000557 4060      	SBCI R22,0
000558 4070      	SBCI R23,0
000559 9508      	RET
                 
                 __SAVELOCR6:
00055a 935a      	ST   -Y,R21
                 __SAVELOCR5:
00055b 934a      	ST   -Y,R20
                 __SAVELOCR4:
00055c 933a      	ST   -Y,R19
                 __SAVELOCR3:
00055d 932a      	ST   -Y,R18
                 __SAVELOCR2:
00055e 931a      	ST   -Y,R17
00055f 930a      	ST   -Y,R16
000560 9508      	RET
                 
                 __LOADLOCR6:
000561 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000562 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000563 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000564 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000565 8119      	LDD  R17,Y+1
000566 8108      	LD   R16,Y
000567 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128A register use summary:
r0 :  30 r1 :  17 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  40 r17:  40 r18:  41 r19:  23 r20:  36 r21:  62 r22:  50 r23:  38 
r24:  39 r25:  28 r26: 116 r27:  43 r28:  19 r29:   1 r30: 299 r31:  70 
x  :  23 y  : 193 z  :  14 
Registers used: 25 out of 35 (71.4%)

ATmega128A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  19 add   :  11 
adiw  :  25 and   :   2 andi  :   7 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  27 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :  10 
brlt  :   1 brmi  :   5 brne  :  40 brpl  :   3 brsh  :   4 brtc  :   0 
brts  :   1 brvc  :   1 brvs  :   2 bset  :   0 bst   :   0 call  :   0 
cbi   :   5 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  28 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   4 
cp    :   8 cpc   :   4 cpi   :  50 cpse  :   0 dec   :   7 des   :   0 
elpm  :   0 eor   :   4 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 
ijmp  :   0 in    :   6 inc   :   3 jmp   :  37 ld    :  28 ldd   :  88 
ldi   : 154 lds   :   0 lpm   :  13 lsl   :   9 lsr   :   0 mov   :  41 
movw  :  24 mul   :  11 muls  :   0 mulsu :   0 neg   :   1 nop   :   0 
or    :   1 ori   :   8 out   :  52 pop   :  14 push  :  13 rcall : 114 
ret   :  45 reti  :   2 rjmp  :  92 rol   :  15 ror   :   4 sbc   :   4 
sbci  :   8 sbi   :   7 sbic  :   0 sbis  :   1 sbiw  :  24 sbr   :   1 
sbrc  :   2 sbrs  :  15 sec   :   1 seh   :   0 sei   :   1 sen   :   0 
ser   :   5 ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  65 std   :  38 sts   :  27 sub   :   1 subi  :  23 
swap  :   1 tst   :  10 wdr   :   1 
Instructions used: 70 out of 117 (59.8%)

ATmega128A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000ad0   2692     76   2768  131072   2.1%
[.dseg] 0x000100 0x000504      0      4      4    4096   0.1%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 3 warnings
